/**
 * @file 	interrupt.c
 * @author	Anthony Schluchin
 * @date	24th October 2018
 * @version 0.0
 */

#include "interrupt.h"

#ifndef USE_SOFTETH_ON_ZYNQ
static int ResetRxCntr = 0;
#endif

/*********************** Global variables ****************/
/*********************************************************/
/** @brief Instance of SCU timer */
static XScuTimer TimerScuInstance;
/** @brief Instance of Triple Timer Counter (TTC) */
static XTtcPs TimerTtcPsInstance;
/** @brief Instance of General Interrupt Controlor */
static XScuGic Intc;
/** @brief Default settings for the TTC */
static TmrCntrSetup SettingsTable = {10, 0, 0, 0};
/** @brief Variable used to mesure the time (development) */
static XTime tStart_wdt, tEnd_wdt;

/**************** Extern global variables ****************/
/*********************************************************/
/** @brief Counter of the SCU timer*/
extern volatile int count_scu_timer;
/** @brief Instance of AXI-DMA */
extern XAxiDma AxiDmaInstance;
/** @brief Instance of the device watchdog */
extern XScuWdt WdtScuInstance;
/** @brief Pointer on the network interface */
extern struct netif *echo_netif;
/** @brief Flag raised when the Triple Timer Counter overflows */
extern volatile bool flag_ttcps_timer;
/** @brief Flag raised when the SCU timer overflows*/
extern volatile bool flag_scu_timer;
/** @brief Flag raised when the program has entered the while loop */
extern volatile bool flag_while_loop;
/** @brief Flag raised when AXI-DMA has an error */
extern volatile bool flag_axidma_error;
/** @brief Flag raised when AXI-DMA has finished an transfer, in OnDemand mode */
extern volatile bool flag_axidma_rx_done;
/** @brief Flag raised when the user send the command "start streaming" */
extern volatile bool stream_flag;
/** @brief Flag true when the list is empty (first_element = last_element) */
extern volatile bool empty_flag;
/** @brief Array of flag, one for each PMT */
extern int flag_axidma_rx[4];
/** @brief Pointer on the last element of the list used in trigger mode */
extern data_list* last_element;

/* data structure from PL */
extern InboundRingManager_t inboundRingManager;

extern int * regptr_0;
extern int * regptr_1;

/****************************************************************************/
/**
* @brief	Callback for assertion
*
* @param	File: filename where the assertion is called
* @param	Line: line number in the File
*
* @return	None
*
* @note		When this callback is called, the filename and line number are
* 			stored in the log file, and then the programm restarts
*
****************************************************************************/
void assert_callback(const char8 *File, s32 Line)
{
	char text[100];
	sprintf((char *)text, "Assert in file %s @ line %d", File, (int)Line);
	log_event(text, strlen(text));
	//xil_printf("%s : strlen = %d\r\n", text, strlen(text));
	sleep(1); // to see the xil_printf
	// SYSTEM RESET
	system_reset_hm();
	//Xil_AssertWait = 0; // avoid the infinity loop
}

/****************************************************************************/
/**
* @brief	Callback for all exception
*
* @param	data: ID of exception (see xil_exception.h)
*
* @return	None
*
* @note		When this callback is called, the exception's ID is
* 			stored in the log file, and then the programm restarts
*
****************************************************************************/
void exception_callback(void *data)
{
	char text[100];
	sprintf((char *)text, "Exception ID = %d", data);
	log_event(text, strlen(text));
	//xil_printf("%s : strlen = %d\r\n", text, strlen(text));
	sleep(1); // to see the xil_printf
	// SYSTEM RESET
	system_reset_hm();
	//Xil_AssertWait = 0; // avoid the infinity loop
}

/****************************************************************************/
/**
* @brief	Callback for the timer scu
*
* @param	TimerInstance: pointer on the timer's instance
*
* @return	None
*
* @note		This callback is called every 250ms
*
****************************************************************************/
void timer_scu_callback(XScuTimer * TimerInstance)
{
	count_scu_timer++;
	flag_scu_timer = true;

#ifndef USE_SOFTETH_ON_ZYNQ
	/* For providing an SW alternative for the SI #692601. Under heavy
	 * Rx traffic if at some point the Rx path becomes unresponsive, the
	 * following API call will ensures a SW reset of the Rx path. The
	 * API xemacpsif_resetrx_on_no_rxdata is called every 100 milliseconds.
	 * This ensures that if the above HW bug is hit, in the worst case,
	 * the Rx path cannot become unresponsive for more than 100
	 * milliseconds.
	 *
	 * PROBLEM : this function should be called every 100ms, but in fact with a counter
	 * of 400, it is called every 100s (original soft)
	 */
	ResetRxCntr++;
	if (ResetRxCntr >= RESET_RX_CNTR_LIMIT) {
		xemacpsif_resetrx_on_no_rxdata(echo_netif);
		ResetRxCntr = 0;
	}
	//xemacpsif_resetrx_on_no_rxdata(echo_netif); // Now the function is called every 250ms
#endif

	// Need to call this function every 250ms, but not before the network is set
	if(flag_while_loop) xemacif_input(echo_netif);
	if(!flag_while_loop) XScuWdt_RestartWdt(&WdtScuInstance);	// Reload the counter for the wdt

	// Clear timer's interrupt
	XScuTimer_ClearInterruptStatus(TimerInstance);
}

/****************************************************************************/
/**
* @brief	Callback for the timer tcps
*
* @param	TimerInstance: pointer on the timer's instance
*
* @return	None
*
* @note		This callback is called every 1sec
*
****************************************************************************/
void timer_ttcps_callback(XTtcPs * TimerInstance)
{
	u32 StatusEvent;
	StatusEvent = XTtcPs_GetInterruptStatus(TimerInstance);
	if ((StatusEvent & XTTCPS_IXR_INTERVAL_MASK) != 0){
		flag_ttcps_timer = true;
		if(!flag_while_loop) update_timefile();
	}
	XTtcPs_ClearInterruptStatus(TimerInstance, StatusEvent);
}

/****************************************************************************/
/**
* @brief	Callback when the dma finish a transfer
*
* @param	AxiDmaInst: pointer on the axidma's instance
*
* @return	None
*
* @note		-
*
****************************************************************************/
void axidma_rx_callback(XAxiDma* AxiDmaInst){
	uint32_t IrqStatus;
	/* Read pending interrupts */
	IrqStatus = XAxiDma_IntrGetIrq(AxiDmaInst, XAXIDMA_DEVICE_TO_DMA);

	/* If no interrupt is asserted, we do not do anything */
	if (!(IrqStatus & XAXIDMA_IRQ_ALL_MASK)) {
		/* Acknowledge pending interrupts */
		XAxiDma_IntrAckIrq(AxiDmaInst, IrqStatus, XAXIDMA_DEVICE_TO_DMA);
		return;
	}
	/*
	 * If error interrupt is asserted, raise error flag, reset the
	 * hardware to recover from the error, and return with no further
	 * processing.
	 */
	if ((IrqStatus & XAXIDMA_IRQ_ERROR_MASK)) {
		flag_axidma_error = true;
		/* Acknowledge pending interrupts */
		XAxiDma_IntrAckIrq(AxiDmaInst, IrqStatus, XAXIDMA_DEVICE_TO_DMA);
		return;
	}
	/* If completion interrupt is asserted, then set RxDone flag */
	if ((IrqStatus & XAXIDMA_IRQ_IOC_MASK)) {
		ControlRegisterWrite(PSBUSY_MASK,ENABLE, regptr_0);
		usleep(1);
		ControlRegisterWrite(PSBUSY_MASK,ENABLE, regptr_1);

		if(stream_flag || (!empty_flag)){

			if (inboundRingManager.pendingCount > INBOUND_RING_BUFFER_LENGTH_IN_PACKETS) {
				xil_printf("AxiDmaInterruptHandler: BUFFER OVERFLOW DETECTED IN PS... NOTHING GOOD WILL COME OF THIS!");
			}
			inboundRingManager.totalCount ++ ;
			inboundRingManager.pendingCount ++;
			// Reset circ buffer if out of bounds
			if(inboundRingManager.writePointer < inboundRingManager.lastAllowedPointer) {
				(inboundRingManager.writePointer)++;
				inboundRingManager.writeLocation++;
			} else {
				inboundRingManager.writePointer  = inboundRingManager.firstAllowedPointer;
				inboundRingManager.writeLocation = 0;
			}
			XAxiDma_SimpleTransfer_hm((UINTPTR)inboundRingManager.writePointer , SIZE_DATA_ARRAY_BYT);
		    Xil_DCacheInvalidateRange((UINTPTR)inboundRingManager.writePointer , SIZE_DATA_ARRAY_BYT);
		  	ControlRegisterWrite(PSBUSY_MASK,DISABLE,  regptr_0);
		  	usleep(1);
		  	ControlRegisterWrite(PSBUSY_MASK,DISABLE,  regptr_1);


			flag_axidma_rx_done = true;

		}
		else{
			flag_axidma_rx_done = true;
		}
	}
	/* Acknowledge pending interrupts */
	XAxiDma_IntrAckIrq(AxiDmaInst, IrqStatus, XAXIDMA_DEVICE_TO_DMA);
}

/****************************************************************************/
/**
* @brief	Callback for the timer wdt
*
* @param	WdtInstance: pointer on the timer's instance
*
* @return	None
*
* @note		This callback is called only if the wdt is used has a timer
* 			(not the case here), used only the configure the wdt period of 1sec
*
****************************************************************************/
void wdt_scu_callback(XScuWdt *WdtInstance){
	XTime_GetTime(&tEnd_wdt);
	printf("Output took %llu clock cycles.\r\n", 2*(tEnd_wdt - tStart_wdt));
	printf("Output took %.2f us.\r\n",1.0 * (tEnd_wdt - tStart_wdt) / (COUNTS_PER_SECOND/1000000));
	XTime_GetTime(&tStart_wdt);

	// Clear Watchdog's interrupt
	XScuWdt_WriteReg(WdtInstance->Config.BaseAddr,
						 XSCUWDT_ISR_OFFSET,
						 XSCUWDT_ISR_EVENT_FLAG_MASK);
	XScuWdt_RestartWdt(WdtInstance);	// Reload the counter for the wdt
}

/****************************************************************************/
/**
* @brief	Setup the timer scu interrupt
*
* @param	None
*
* @return	XST_SUCCESS or XST_FAILURE (defined in xstatus.h)
*
* @note		-
*
****************************************************************************/
int setup_scu_timer_int(void)
{
	int Status = XST_SUCCESS;
	XScuTimer_Config *ConfigPtr;
	int TimerLoadValue = 0;

	ConfigPtr = XScuTimer_LookupConfig(TIMER_DEVICE_ID);
	if (ConfigPtr == NULL){
		xil_printf("In %s: Scutimer timer Look up config failed...\r\n",
		__func__);
		return XST_FAILURE;
	}
	Status = XScuTimer_CfgInitialize(&TimerScuInstance, ConfigPtr,
			ConfigPtr->BaseAddr);
	if (Status != XST_SUCCESS) {
		xil_printf("In %s: Scutimer Cfg initialization failed...\r\n",
		__func__);
		return Status;
	}

	Status = XScuTimer_SelfTest(&TimerScuInstance);
	if (Status != XST_SUCCESS) {
		xil_printf("In %s: Scutimer Self test failed...\r\n",
		__func__);
		return Status;

	}

	XScuTimer_EnableAutoReload(&TimerScuInstance);
	/*
	 * Set for 250 ms timeout. (XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ/2 -> 1s)
	 *
	 * WARNING: If period is modified, must adapt counter in function timer_scu_callback()
	 */
	TimerLoadValue = XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ / 20;

	XScuTimer_LoadTimer(&TimerScuInstance, TimerLoadValue);
	return Status;
}

/****************************************************************************/
/**
* @brief	Setup the timer tcps interrupt
*
* @param	None
*
* @return	XST_SUCCESS or XST_FAILURE (defined in xstatus.h)
*
* @note		-
*
****************************************************************************/
int setup_ttcps_timer_int(void){
	int Status = XST_SUCCESS;
	XTtcPs_Config *ConfigPtr;
	XTtcPs *Timer;
	TmrCntrSetup *TimerSetup;


	ConfigPtr = XTtcPs_LookupConfig(TTC_TICK_DEVICE_ID);
	if (ConfigPtr == NULL){
		xil_printf("In %s: TtcPs timer Look up config failed...\r\n",
		__func__);
		return XST_FAILURE;
	}

	Status = XTtcPs_CfgInitialize(&TimerTtcPsInstance, ConfigPtr,
			ConfigPtr->BaseAddress);
	if (Status != XST_SUCCESS) {
		xil_printf("In %s: TtcPs timer Cfg initialization failed...\r\n",
		__func__);
		return Status;
	}

	Status = XTtcPs_SelfTest(&TimerTtcPsInstance);
	if (Status != XST_SUCCESS) {
		xil_printf("In %s: TtcPs timer Self test failed...\r\n",
		__func__);
		return Status;

	}

	Timer = &TimerTtcPsInstance;
	TimerSetup = &SettingsTable;
	/*
	 * Set up appropriate options for Ticker: interval mode without
	 * waveform output.
	 */
	TimerSetup->Options |= (XTTCPS_OPTION_INTERVAL_MODE | XTTCPS_OPTION_WAVE_DISABLE);
	TimerSetup->OutputHz = TTCPS_TIMER_FREQ_HZ;
	XTtcPs_SetOptions(Timer, TimerSetup->Options);

	/*
	 * Timer frequency is preset in the TimerSetup structure,
	 * however, the value is not reflected in its other fields, such as
	 * IntervalValue and PrescalerValue. The following call will map the
	 * frequency to the interval and prescaler values.
	 */
	XTtcPs_CalcIntervalFromFreq(Timer, TimerSetup->OutputHz,
		&(TimerSetup->Interval), &(TimerSetup->Prescaler));

	/*
	 * Set the interval and prescale
	 */
	XTtcPs_SetInterval(Timer, TimerSetup->Interval);
	XTtcPs_SetPrescaler(Timer, TimerSetup->Prescaler);

	return Status;
}

/****************************************************************************/
/**
* @brief	Setup the axidma interrupt
*
* @param	None
*
* @return	XST_SUCCESS or XST_FAILURE (defined in xstatus.h)
*
* @note		-
*
****************************************************************************/
int setup_axidma_int(void)
{
	int Status = XST_SUCCESS;
	XAxiDma_Config *ConfigPtr;

	ConfigPtr = XAxiDma_LookupConfig(XPAR_AXI_DMA_0_DEVICE_ID);
	if (ConfigPtr == NULL){
		xil_printf("In %s: AxiDMA Look up config failed...\r\n",
		__func__);
		return XST_FAILURE;
	}
	Status = XAxiDma_CfgInitialize(&AxiDmaInstance, ConfigPtr);
	if (Status != XST_SUCCESS) {
		xil_printf("In %s: AxiDMA Cfg initialization failed...\r\n",
		__func__);
		return Status;
	}

	Status = XAxiDma_Selftest(&AxiDmaInstance);
	if (Status != XST_SUCCESS) {
		xil_printf("In %s: AxiDMA Self test failed...\r\n",
		__func__);
		return Status;
	}

	Status = XAxiDma_HasSg(&AxiDmaInstance);
	if (Status){
		xil_printf("In %s: AxiDMA configured as SG mode...\r\n",
		__func__);
		return XST_FAILURE;
	}

	// Reset DMA
	XAxiDma_Reset(&AxiDmaInstance);
	uint32_t reg = XAxiDma_ReadReg(XPAR_AXI_DMA_0_BASEADDR+XAXIDMA_RX_OFFSET, XAXIDMA_CR_OFFSET);
	XAxiDma_WriteReg(XPAR_AXI_DMA_0_BASEADDR+XAXIDMA_RX_OFFSET,XAXIDMA_CR_OFFSET, reg | XAXIDMA_CR_RESET_MASK);
	int TimeOutCnt = 5;
	while(TimeOutCnt){
		reg = XAxiDma_ReadReg(XPAR_AXI_DMA_0_BASEADDR+XAXIDMA_RX_OFFSET, XAXIDMA_CR_OFFSET);
		if((reg &  XAXIDMA_CR_RESET_MASK) == (uint32_t)NULL) {
			break;
		}
		TimeOutCnt-=1;
		sleep(1);
	}

	if((reg &  XAXIDMA_CR_RESET_MASK) != (uint32_t)NULL) {
		xil_printf("In %s: AxiDMA Reset failed...\r\n",
		__func__);
		return XST_FAILURE;
	}

	/* Disable MM2S Sied of AXI DMA */
	reg = XAxiDma_ReadReg(XPAR_AXI_DMA_0_BASEADDR+XAXIDMA_TX_OFFSET, XAXIDMA_CR_OFFSET);
	XAxiDma_WriteReg(XPAR_AXI_DMA_0_BASEADDR+XAXIDMA_TX_OFFSET,XAXIDMA_CR_OFFSET,reg & !XAXIDMA_CR_RUNSTOP_MASK);

	return Status;
}

/****************************************************************************/
/**
* @brief	Setup the wdt interrupt
*
* @param	None
*
* @return	XST_SUCCESS or XST_FAILURE (defined in xstatus.h)
*
* @note		-
*
****************************************************************************/
int setup_scu_wdt_int(void){
	int Status = XST_SUCCESS;
	XScuWdt_Config *ConfigPtr;
	uint32_t reg;
	char text[100];

	ConfigPtr = XScuWdt_LookupConfig(WDT_DEVICE_ID);
	if (ConfigPtr == NULL){
		xil_printf("In %s: Scu Wdt Look up config failed...\r\n",
		__func__);
		return XST_FAILURE;
	}
	Status = XScuWdt_CfgInitialize(&WdtScuInstance, ConfigPtr,
			ConfigPtr->BaseAddr);
	if (Status != XST_SUCCESS) {
		xil_printf("In %s: Scu Wdt Cfg initialization failed...\r\n",
		__func__);
		return Status;
	}

	Status = XScuWdt_SelfTest(&WdtScuInstance);
	if (Status != XST_SUCCESS) {
		xil_printf("In %s: Scu Wdt Self test failed...\r\n",
		__func__);
		return Status;

	}

	/* Choose the mode for the WDT interrupt */
	XScuWdt_SetWdMode(&WdtScuInstance); // Wdt mode: no callback, reset with a flag on reboot

	if(XScuWdt_IsWdtExpired(&WdtScuInstance)){
		xil_printf("%s: Watch dog has expired\r\n", __func__);
		sprintf((char *)text, "Watchdog timer occurs!\r\n");
		log_event(text, strlen(text));
		/* Clear flag "has expired" */
		reg = XScuWdt_ReadReg(WdtScuInstance.Config.BaseAddr, XSCUWDT_RST_STS_OFFSET);
		reg = reg | XSCUWDT_RST_STS_RESET_FLAG_MASK;
		XScuWdt_WriteReg(WdtScuInstance.Config.BaseAddr, XSCUWDT_RST_STS_OFFSET, reg);
	}
	else xil_printf("Watch dog has not expired\r\n", __func__);

	return Status;
}

/****************************************************************************/
/**
* @brief	Initiate and setup all the interrupts
*
* @param	None
*
* @return	XST_SUCCESS or XST_FAILURE (defined in xstatus.h)
*
* @note		-
*
****************************************************************************/
int devices_initialization()
{
	int Status;

	Status = setup_scu_timer_int();
	if(Status != XST_SUCCESS){
		xil_printf("In %s: Scu timer failed...\r\n",
		__func__);
		return Status;
	}
	Status = setup_ttcps_timer_int();
	if(Status != XST_SUCCESS){
		xil_printf("In %s: Ttcps timer failed...\r\n",
		__func__);
		return Status;
	}
	Status = setup_axidma_int();
	if(Status != XST_SUCCESS){
		xil_printf("In %s: AxiDMA failed...\r\n",
		__func__);
		return Status;
	}
	Status = setup_scu_wdt_int();
	if(Status != XST_SUCCESS){
		xil_printf("In %s: WDT timer failed...\r\n",
		__func__);
		return Status;
	}

	return XST_SUCCESS;
}

/****************************************************************************/
/**
* @brief	Attach all the interrupt to the system and set the priority
*
* @param	None
*
* @return	XST_SUCCESS or XST_FAILURE (defined in xstatus.h)
*
* @note		-
*
****************************************************************************/
int interrupts_initialization(void)
{
	static XScuGic_Config *ConfigPtr;
	int Status = XST_SUCCESS;

	ConfigPtr = XScuGic_LookupConfig(XPAR_SCUGIC_0_DEVICE_ID);
	if (ConfigPtr == NULL){
		xil_printf("In %s: XScuGic Look up config failed...\r\n",
		__func__);
		return XST_FAILURE;
	}

	Status = XScuGic_CfgInitialize(&Intc, ConfigPtr,ConfigPtr->CpuBaseAddress);
	if (Status != XST_SUCCESS) {
		xil_printf("In %s: XScuGic Cfg initialization failed...\r\n",
		__func__);
		return Status;
	}

	Status = XScuGic_SelfTest(&Intc);
	if (Status != XST_SUCCESS) {
		xil_printf("In %s: XScuGic Self test failed...\r\n",
		__func__);
		return Status;

	}

	Xil_ExceptionInit();  // don't do anythings, prevent problem with other arm

	XScuGic_DeviceInitialize(INTC_DEVICE_ID); // probably doing the same as the three first functions

	/*
	 * Connect the interrupt controller interrupt handler to the hardware
	 * interrupt handling logic in the processor.
	 */
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_IRQ_INT,
			(Xil_ExceptionHandler)XScuGic_DeviceInterruptHandler,
			(void *)INTC_DEVICE_ID);
	/*
	 * Connect the device driver handler that will be called when an
	 * interrupt for the device occurs, the handler defined above performs
	 * the specific interrupt processing for the device.
	 */
	XScuGic_RegisterHandler(INTC_BASE_ADDR, TIMER_IRPT_INTR,
					(Xil_ExceptionHandler)timer_scu_callback,
					(void *)&TimerScuInstance);
	/*
	 * Enable the interrupt for scu timer.
	 */
	XScuGic_EnableIntr(INTC_DIST_BASE_ADDR, TIMER_IRPT_INTR);

	/*
	 * Connect the device driver handler that will be called when an
	 * interrupt for the device occurs, the handler defined above performs
	 * the specific interrupt processing for the device.
	 */
	XScuGic_RegisterHandler(INTC_BASE_ADDR, TTC_TICK_INTR_ID,
					(Xil_ExceptionHandler)timer_ttcps_callback,
					(void *)&TimerTtcPsInstance);
	/*
	 * Enable the interrupt for ttcps timer.
	 */
	XScuGic_EnableIntr(INTC_DIST_BASE_ADDR, TTC_TICK_INTR_ID);

	/*
	 * Connect the device driver handler that will be called when an
	 * interrupt for the device occurs, the handler defined above performs
	 * the specific interrupt processing for the device.
	 */
	XScuGic_RegisterHandler(INTC_BASE_ADDR, XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR,
					(Xil_ExceptionHandler)axidma_rx_callback,
					(void *)&AxiDmaInstance);
	/*
	 * Enable the interrupt for axidma.
	 */
	XScuGic_EnableIntr(INTC_DIST_BASE_ADDR, XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR);

	/*
	 * Connect the device driver handler that will be called when an
	 * interrupt for the device occurs, the handler defined above performs
	 * the specific interrupt processing for the device.
	 */
	XScuGic_RegisterHandler(INTC_BASE_ADDR, WDT_IRPT_INTR,
					(Xil_ExceptionHandler)wdt_scu_callback,
					(void *)&WdtScuInstance);
	/*
	 * Enable the interrupt for WDT timer.
	 */
	XScuGic_EnableIntr(INTC_DIST_BASE_ADDR, WDT_IRPT_INTR);

	// set the priority to 0xA0 (highest 0xF8, lowest 0x00) and a trigger for a rising edge 0x3.
	XScuGic_SetPriorityTriggerType(&Intc, TIMER_IRPT_INTR, 0xA1, 0x3);
	XScuGic_SetPriorityTriggerType(&Intc, TTC_TICK_INTR_ID, 0xA2, 0x3);
	XScuGic_SetPriorityTriggerType(&Intc, XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR, 0xA3, 0x3);
	XScuGic_SetPriorityTriggerType(&Intc, WDT_IRPT_INTR, 0xA4, 0x3);

	return Status;
}

/****************************************************************************/
/**
* @brief	Enable the interrupts and start the timers
*
* @param	None
*
* @return	None
*
* @note		-
*
****************************************************************************/
void enable_interrupts()
{
	uint32_t Reg;

	/*
	 * Enable non-critical exceptions.
	 */
	Xil_ExceptionEnableMask(XIL_EXCEPTION_IRQ);

	/* Enable every interrupts */
	XScuTimer_EnableInterrupt(&TimerScuInstance);
	XScuTimer_Start(&TimerScuInstance);

	XTtcPs_EnableInterrupts(&TimerTtcPsInstance, XTTCPS_IXR_INTERVAL_MASK);
	XTtcPs_Start(&TimerTtcPsInstance);

	XAxiDma_IntrEnable(&AxiDmaInstance, XAXIDMA_IRQ_IOC_MASK, XAXIDMA_DEVICE_TO_DMA);

	Reg = XScuWdt_GetControlReg(&WdtScuInstance);
	XScuWdt_SetControlReg(&WdtScuInstance, Reg | XSCUWDT_CONTROL_IT_ENABLE_MASK);
	/*
	 * In Watchdog mode, we must start to see the event after the reboot
	 * Useless in Time mode
	 */
	XScuWdt_Start(&WdtScuInstance);
	/*
	 * Load the watchdog counter register.
	 * When the counter is loaded, the count-down start
	 */
	XScuWdt_LoadWdt(&WdtScuInstance, WDT_LOAD_VALUE);
	XTime_GetTime(&tStart_wdt);

	/* Catch assertion */
	Xil_AssertSetCallback((Xil_AssertCallback) assert_callback);

	/* Catch exception */
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_UNDEFINED_INT, (Xil_ExceptionHandler)exception_callback, (void *) XIL_EXCEPTION_ID_UNDEFINED_INT);
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_PREFETCH_ABORT_INT, (Xil_ExceptionHandler)exception_callback, (void *) XIL_EXCEPTION_ID_PREFETCH_ABORT_INT);
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_DATA_ABORT_INT, (Xil_ExceptionHandler)exception_callback, (void *) XIL_EXCEPTION_ID_DATA_ABORT_INT);

	return;
}

/****************************************************************************/
/**
* @brief	Disable all the interrupts and stop the timers
*
* @param	wdt_too: indicates if the watchdog also needs to be disabled (trues -> disable wdt)
*
* @return	None
*
* @note		-
*
****************************************************************************/
void cleanup_interrupts(bool wdt_too)
{
	uint32_t Reg;
	XScuTimer_DisableInterrupt(&TimerScuInstance);
	XScuTimer_Stop(&TimerScuInstance);
	XTtcPs_DisableInterrupts(&TimerTtcPsInstance, XTTCPS_IXR_INTERVAL_MASK);
	XTtcPs_Stop(&TimerTtcPsInstance);
	XAxiDma_IntrDisable(&AxiDmaInstance, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);
	if(wdt_too){
		Reg = XScuWdt_GetControlReg(&WdtScuInstance);
		XScuWdt_SetControlReg(&WdtScuInstance, Reg & ~(XSCUWDT_CONTROL_IT_ENABLE_MASK));
		XScuWdt_Stop(&WdtScuInstance);
		XScuWdt_SetTimerMode(&WdtScuInstance); // Timer mode: to stop the watchdog
	}
	Xil_ICacheDisable();
	Xil_DCacheDisable();
	return;
}

void disable_interrupts(void) {
	XScuTimer_DisableInterrupt(&TimerScuInstance);
		XScuTimer_Stop(&TimerScuInstance);
		XTtcPs_DisableInterrupts(&TimerTtcPsInstance, XTTCPS_IXR_INTERVAL_MASK);
		XTtcPs_Stop(&TimerTtcPsInstance);
		XAxiDma_IntrDisable(&AxiDmaInstance, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);
}
