# Copyright 2019 Google LLC
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
#
# Base CSR template that should be followed when describing all processor supported CSRs to enable correct generation of directed test sequences
#- csr: CSR_NAME
#  description: >
#    BRIEF_DESCRIPTION
#  address: 0x###
#  privilege_mode: MODE (D/M/S/H/U)
#  rv32:
#    - MSB_FIELD_NAME:
#      - description: >
#          BRIEF_DESCRIPTION
#      - type: TYPE (WPRI/WLRL/WARL/R)
#      - reset_val: RESET_VAL
#      - msb: MSB_POS
#      - lsb: LSB_POS
#    - ...
#    - ...
#    - LSB_FIELD_NAME:
#      - description: ...
#      - type: ...
#      - ...
#  rv64:
#    - MSB_FIELD_NAME:
#      - description: >
#          BRIEF_DESCRIPTION
#      - type: TYPE (WPRI/WLRL/WARL/R)
#      - reset_val: RESET_VAL
#      - msb: MSB_POS
#      - lsb: LSB_POS
#    - ...
#    - ...
#    - LSB_FIELD_NAME:
#      - description: ...
#      - type: ...
#      - ...

# MSTATUS
- csr: mstatus
  description: >
    Machine status 
  address: 0x300
  privilege_mode: M
  rv32:
    - field_name: mie
      description: >
        M-mode interrupt enable
      type: WARL
      reset_val: 0
      msb: 3
      lsb: 3
    - field_name: mpie
      description: >
        Previous value of interrupt-enable bit
      type: WARL
      reset_val: 0
      msb: 7
      lsb: 7
    - field_name: mpp0
      desription : >
        Previous privilege mode
      type: R
      reset_val: 0x1
      msb: 11
      lsb: 11
    - field_name: mpp1
      desription : >
        Previous privilege mode
      type: R
      reset_val: 0x1
      msb: 12
      lsb: 12
    - field_name: mprv
      description: >
        Modify Privilege (Loads and stores use MPP for privilege checking)
      type: R
      reset_val: 0
      msb: 17
      lsb: 17

# MIE
- csr: mie
  description: >
    Contains interrupt information
  address: 0x304
  privilege_mode: M
  rv32:
    - field_name: msie
      description: >
        M-mode software interrupts enable
      type: WARL
      reset_val: 0
      msb: 3
      lsb: 3
    - field_name: mtie
      description: >
        M-mode timer interrupt enable
      type: WARL
      reset_val: 0
      msb: 7
      lsb: 7
    - field_name: meie
      description: >
        M-mode external interrupts enable 
      type: WARL
      reset_val: 0
      msb: 11
      lsb: 11
    - field_name: mitie1
      description: >
        internal timer 1 local interrupt enable
      type: WARL
      reset_val: 0
      msb: 28
      lsb: 28
    - field_name: mitie0
      description: >
        internal timer 0 local interrupt enable
      type: WARL
      reset_val: 0
      msb: 29
      lsb: 29
    - field_name: mceie
      description: >
        correct error local interrupt enable
      type: WARL
      reset_val: 0
      msb: 30
      lsb: 30

# MTVEC
- csr: mtvec
  description: >
    Machine trap vector base address
  address: 0x305
  privilege_mode: M
  rv32:
    - field_name: mode0
      description: >
        trap handling mode
      type: WRAL
      reset_val: 0x0
      msb: 0
      lsb: 0
    - field_name: mode1
      description: >
        trap handling mode
      type: R
      reset_val: 0x0
      msb: 1
      lsb: 1
    - field_name: base
      description: >
        trap vector base address (256 byte aligned)
      type: WARL
      reset_val: 0x000000
      msb: 31
      lsb: 2

# MSCRATCH
- csr: mscratch
  description: >
    M-mode scratch register
  address: 0x340
  privilege_mode: M
  rv32:
    - field_name: mscratch
      description: >
        scratch register
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# MEPC
- csr: mepc
  description: >
    Stores the address of the instruction that was interrupted or caused exception
  address: 0x341
  privilege_mode: M
  rv32:
    - field_name: mepc
      description: >
        M-mode exception PC register
      type: R
      reset_val: 0
      msb: 0
      lsb: 0
    - field_name: mepc
      description: >
        M-mode exception PC register
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 1

#MCAUSE
- csr: mcause
  description: >
    Indicates trap cause
  address: 0x342
  privilege_mode: M
  rv32:
    - field_name: Exception Code
      description: >
        Indicates if trap caused by interrupt
      type: WLRL
      reset_val: 0
      msb: 30
      lsb: 0
    - field_name: Interrupt
      description: >
        Indicates if trap caused by interrupt
      type: WLRL
      reset_val: 0
      msb: 31
      lsb: 31

# MTVAL
- csr: mtval
  description: >
    Machine Trap Value register
  address: 0x343
  privilege_mode: M
  rv32:
    - field_name: mtval
      description: >
        Address of faulting instruction
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# MIP
- csr: mip
  description: >
    Contains pending interrupt information
  address: 0x344
  privilege_mode: M
  rv32:
    - field_name: mceip
      description: >
        correct error local interrupt pending
      type: R
      reset_val: 0
      msb: 30
      lsb: 30
    - field_name: mitip0
      description: >
        internal timer 0 local interrupt pending
      type: R
      reset_val: 0
      msb: 29
      lsb: 29
    - field_name: mitip1
      description: >
        internal timer 1 local interrupt pending
      type: R
      reset_val: 0
      msb: 28
      lsb: 28
    - field_name: meip
      description: >
        M-mode external interrupts pending 
      type: R
      reset_val: 0
      msb: 11
      lsb: 11
    - field_name: mtip
      description: >
        M-mode timer interrupt pending
      type: R
      reset_val: 0
      msb: 7
      lsb: 7

# TSELECT
- csr: tselect
  description: >
    Contains pending interrupt information
  address: 0x7A0
  privilege_mode: M
  rv32:
    - field_name: index
      description: >
        correct error local interrupt pending
      type: WARL
      reset_val: 0
      msb: 1
      lsb: 0
    - field_name: reserved
      description: >
        correct error local interrupt pending
      type: R
      reset_val: 0
      msb: 31
      lsb: 2

# TDATA2
- csr: tdata2
  description: >
    Contains pending interrupt information
  address: 0x7A2
  privilege_mode: M
  rv32:
    - field_name: value
      description: >
        addr or data value for match
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# mhpmc3
- csr: mhpmc3
  description: >
    performance counter 3
  address: 0xB03
  privilege_mode: M
  rv32:
    - field_name: mhpmc3
      description: >
        erformance counter 3
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# mhpmc4
- csr: mhpmc4
  description: >
    performance counter 4
  address: 0xB04
  privilege_mode: M
  rv32:
    - field_name: mhpmc4
      description: >
        performance counter4
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# mhpmc5
- csr: mhpmc5
  description: >
    performance counter 5
  address: 0xB05
  privilege_mode: M
  rv32:
    - field_name: mhpmc3
      description: >
        performance counter 5
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# mhpmc6
- csr: mhpmc6
  description: >
    performance counter 6
  address: 0xB06
  privilege_mode: M
  rv32:
    - field_name: mhpmc6
      description: >
        performance counter 6
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# mcycleh
- csr: mcycleh
  description: >
    Debug PC Register
  address: 0xB80
  privilege_mode: M
  rv32:
    - field_name: mcycleh
      description: >
        Upper word of mcycle
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# minstreth
- csr: minstreth
  description: >
    Debug PC Register
  address: 0xB82
  privilege_mode: M
  rv32:
    - field_name: mcycleh
      description: >
        Upper word of minstret
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# mhpmc3h
- csr: mhpmc3h
  description: >
    performance counter
  address: 0xB83
  privilege_mode: M
  rv32:
    - field_name: mcycleh
      description: >
        Upper word of mhpmc3
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# mhpmc4h
- csr: mhpmc4h
  description: >
    performance counter
  address: 0xB84
  privilege_mode: M
  rv32:
    - field_name: mhpmc4h
      description: >
        Upper word of mhpmc4
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# mhpmc5h
- csr: mhpmc4h
  description: >
    performance counter
  address: 0xB85
  privilege_mode: M
  rv32:
    - field_name: mhpmc5h
      description: >
        Upper word of mhpmc5
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

# mhpmc6h
- csr: mhpmc4h
  description: >
    performance counter
  address: 0xB86
  privilege_mode: M
  rv32:
    - field_name: mhpmc6h
      description: >
        Upper word of mhpmc6
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 0

#Non-standard CSRs
# MGPMC
- csr: mgpmc
  description: >
    Enable/Disable Hardware Performance Registers
  address: 0x7D0
  privilege_mode: M
  rv32:
    - field_name: enable
      description: >
        Trigger read from or write to I-Cache
      type: WARL
      reset_val: 1
      msb: 0
      lsb: 0
    - field_name: res
      description: >
        Trigger read from or write to I-Cache
      type: R
      reset_val: 0
      msb: 31
      lsb: 1

# MITB0
- csr: mitb0
  description: >
    Internal timer 0 bound
  address: 0x7D3
  privilege_mode: M
  rv32:
    - field_name: count
      description: >
        Counter Timer 0 bound
      type: WARL
      reset_val: 0xffffffff
      msb: 31
      lsb: 0

# MITCTL0
- csr: mitctl0
  description: >
    Internal timer 0 counter control
  address: 0x7D4
  privilege_mode: M
  rv32:
    - field_name: en
      description: >
        enable incrementing counter
      type: RW
      reset_val: 1
      msb: 0
      lsb: 0
    - field_name: he
      description: >
        haltenable
      type: RW
      reset_val: 0
      msb: 1
      lsb: 1
    - field_name: pe
      description: >
        pause enable
      type: RW
      reset_val: 0
      msb: 2
      lsb: 2
    - field_name: res
      description: >
        Reserved
      type: R
      reset_val: 0
      msb: 31
      lsb: 3

# MITB1
- csr: mitb1
  description: >
    Internal timer 0 bound
  address: 0x7D6
  privilege_mode: M
  rv32:
    - field_name: count
      description: >
        Counter Timer 0 bound
      type: WARL
      reset_val: 0xffffffff
      msb: 31
      lsb: 0

# MITCTL1
- csr: mitctl1
  description: >
    Internal timer 1 counter control
  address: 0x7D7
  privilege_mode: M
  rv32:
    - field_name: en
      description: >
        enable incrementing counter
      type: RW
      reset_val: 1
      msb: 0
      lsb: 0
    - field_name: he
      description: >
        haltenable
      type: RW
      reset_val: 0
      msb: 1
      lsb: 1
    - field_name: pe
      description: >
        pause enable
      type: RW
      reset_val: 0
      msb: 2
      lsb: 2
    - field_name: res
      description: >
        Reserved
      type: R
      reset_val: 0
      msb: 31
      lsb: 3

# MCGC
- csr: mcgc
  description: >
    Clock gating
  address: 0x7F8
  privilege_mode: M
  rv32:
    - field_name: mcgc
      description: >
        Clock gating overrides
      type: WARL
      reset_val: 0
      msb: 8
      lsb: 0
    - field_name: res
      description: >
        Clock gating overrides
      type: R
      reset_val: 0
      msb: 31
      lsb: 9

# MFDC
- csr: mfdc
  description: >
    Feature Disable Control Register
  address: 0x7F9
  privilege_mode: M
  rv32:
    - field_name: dqc
      description: >
        DMA QoS Control
      type: WARL
      reset_val: 7
      msb: 18
      lsb: 16
    - field_name: did
      description: >
        Dual Issue disable
      type: WARL
      reset_val: 0
      msb: 10
      lsb: 10
    - field_name: cecd0
      description: >
        Core ECC check Disable
      type: WARL
      reset_val: 0
      msb: 9
      lsb: 9
    - field_name: cecd
      description: >
        Core ECC check Disable
      type: WARL
      reset_val: 0
      msb: 8
      lsb: 8
    - field_name: sad
      description: >
        Sec ALU disable
      type: WARL
      reset_val: 0
      msb: 7
      lsb: 7
    - field_name: sespd
      description: >
        Side effect store pipelining disable
      type: WARL
      reset_val: 1
      msb: 6
      lsb: 6
    - field_name: ldnbd
      description: >
        LSU/DIV non-blocking disable
      type: WARL
      reset_val: 0
      msb: 5
      lsb: 5
    - field_name: fdd
      description: >
        Fast divide disable
      type: WARL
      reset_val: 0
      msb: 4
      lsb: 4
    - field_name: bpd
      description: >
        Branch prediction disable
      type: WARL
      reset_val: 0
      msb: 3
      lsb: 3
    - field_name: wbcd
      description: >
        Write Buffer coalescing disable
      type: WARL
      reset_val: 0
      msb: 2
      lsb: 2
    - field_name: pd0
      description: >
        pipelining disable
      type: WARL
      reset_val: 0
      msb: 1
      lsb: 1
    - field_name: pd
      description: >
        pipelining disable
      type: WARL
      reset_val: 0
      msb: 0
      lsb: 0

# MDEAU
- csr: mdeau
  description: >
    Bus error address unlock
  address: 0xBC0
  privilege_mode: M
  rv32:
    - field_name: pd
      description: >
        pipelining disable
      type: R
      reset_val: 0x0
      msb: 31
      lsb: 0

# MEIVT
- csr: meivt
  description: >
    External Interrupt Vector Table
  address: 0xBC8
  privilege_mode: M
  rv32:
    - field_name: base
      description: >
        Base address of external Interrupt Vector Table
      type: WARL
      reset_val: 0
      msb: 31
      lsb: 10

# MEIPT
- csr: meipt
  description: >
    External Interrupt Priority Threshold Register
  address: 0xBC9
  privilege_mode: M
  rv32:
    - field_name: prithresh
      description: >
        External Interrupt priority threshold
      type: WARL
      reset_val: 0
      msb: 3
      lsb: 0

# MEICPCT
- csr: meicpct
  description: >
    snapshot of highest priority source
  address: 0xBCA
  privilege_mode: M
  rv32:
    - field_name: prithresh
      description: >
        External Interrupt priority threshold
      type: R
      reset_val: 0
      msb: 31
      lsb: 0

# MEICIDPL
- csr: meicidpl
  description: >
    External Interrupt Claim ID's Priority Level
  address: 0xBCB
  privilege_mode: M
  rv32:
    - field_name: clidpri
      description: >
        Priority level of preempting external intpt src
      type: WARL
      reset_val: 0
      msb: 3
      lsb: 0

# MHPMEVENT3
- csr: mhpmevent3
  description: >
    Event counter
  address: 0x323
  privilege_mode: M
  rv32:
    - field_name: event
      description: >
        Event counter
      type: WARL
      reset_val: 0
      msb: 5
      lsb: 0

# MHPMEVENT4
- csr: mhpmevent4
  description: >
    Event counter
  address: 0x324
  privilege_mode: M
  rv32:
    - field_name: event
      description: >
        Event counter
      type: WARL
      reset_val: 0
      msb: 5
      lsb: 0

# MHPMEVENT5
- csr: mhpmevent5
  description: >
    Event counter
  address: 0x325
  privilege_mode: M
  rv32:
    - field_name: event
      description: >
        Event counter
      type: WARL
      reset_val: 0
      msb: 5
      lsb: 0

# MHPMEVENT6
- csr: mhpmevent6
  description: >
    Event counter
  address: 0x326
  privilege_mode: M
  rv32:
    - field_name: event
      description: >
        Event counter
      type: WARL
      reset_val: 0
      msb: 5
      lsb: 0
