// Seed: 1664856501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6,
    input wire id_7,
    input tri1 id_8,
    input wor id_9,
    input wor id_10,
    output wand id_11,
    input wire id_12,
    output wand id_13,
    input supply1 id_14,
    output wor id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri id_18,
    input supply1 id_19,
    output wor id_20,
    output wor id_21,
    input tri1 id_22,
    input wand id_23,
    input tri id_24,
    input supply0 id_25
    , id_48,
    input tri0 id_26,
    output tri1 id_27
    , id_49, id_50, id_51,
    output uwire id_28,
    output tri1 id_29
    , id_52,
    output supply0 id_30,
    input tri id_31
    , id_53,
    output wand id_32,
    output uwire id_33,
    input tri id_34,
    input wor id_35,
    input supply1 id_36,
    output supply1 id_37,
    output tri1 id_38
    , id_54,
    input tri id_39,
    output supply1 id_40,
    output tri0 id_41,
    input supply0 id_42,
    input tri id_43,
    output logic id_44,
    output wor id_45
    , id_55,
    input wire id_46
);
  wor  id_56;
  wire id_57;
  module_0(
      id_55, id_53, id_54, id_55, id_49, id_49, id_52, id_53
  );
  always @(posedge 1 or posedge id_56 < 1) begin
    if (1) begin
      id_44 = new[1'b0];
    end else begin
      #1 begin
        id_58;
      end
    end
  end
endmodule
