[options]
mode prove
depth 20

[engines]
smtbmc

[script]
# FIX: Load GHDL plugin so Yosys can understand VHDL
plugin -i ghdl

# Compile VHDL using GHDL
# Override generics: 1kHz & 5ms = 5 cycles for fast proof
ghdl --std=08 -gclk_freq_hz_g=1000 -gdelay_g=5ms src/timer.vhd -e timer

# Synthesis setup
prep -top timer

[files]
src/timer.vhd