{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524778273814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524778273818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 18:31:13 2018 " "Processing started: Thu Apr 26 18:31:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524778273818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524778273818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Circuito -c Circuito --generate_functional_sim_netlist " "Command: quartus_map Circuito -c Circuito --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524778273819 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524778274057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Circuito.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Circuito.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito " "Found entity 1: Circuito" {  } { { "Circuito.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Circuito.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524778274166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524778274166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuito " "Elaborating entity \"Circuito\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524778274244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bits.bdf 1 1 " "Using design file reg4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524778275068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524778275068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits reg4bits:inst1 " "Elaborating entity \"reg4bits\" for hierarchy \"reg4bits:inst1\"" {  } { { "Circuito.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Circuito.bdf" { { 256 72 168 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524778275070 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Tristate4bits.bdf 1 1 " "Using design file Tristate4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Tristate4bits " "Found entity 1: Tristate4bits" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Tristate4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524778275103 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524778275103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tristate4bits Tristate4bits:inst9 " "Elaborating entity \"Tristate4bits\" for hierarchy \"Tristate4bits:inst9\"" {  } { { "Circuito.bdf" "inst9" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Circuito.bdf" { { 256 -48 48 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524778275108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ULA.bdf 1 1 " "Using design file ULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524778275135 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524778275135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "Circuito.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Circuito.bdf" { { 904 448 576 1032 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524778275137 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Somador.bdf 1 1 " "Using design file Somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524778275165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524778275165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador ULA:inst\|Somador:inst " "Elaborating entity \"Somador\" for hierarchy \"ULA:inst\|Somador:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/ULA.bdf" { { 112 944 1064 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524778275167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 ULA:inst\|Somador:inst\|XOR3:inst33 " "Elaborating entity \"XOR3\" for hierarchy \"ULA:inst\|Somador:inst\|XOR3:inst33\"" {  } { { "Somador.bdf" "inst33" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Somador.bdf" { { 280 696 800 360 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524778275198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:inst\|Somador:inst\|XOR3:inst33 " "Elaborated megafunction instantiation \"ULA:inst\|Somador:inst\|XOR3:inst33\"" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Somador.bdf" { { 280 696 800 360 "inst33" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524778275200 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Decodificador.bdf 1 1 " "Using design file Decodificador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524778275223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524778275223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador ULA:inst\|Decodificador:inst1 " "Elaborating entity \"Decodificador\" for hierarchy \"ULA:inst\|Decodificador:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/ULA.bdf" { { -104 264 360 24 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524778275225 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Complemento.bdf 1 1 " "Using design file Complemento.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Found entity 1: Complemento" {  } { { "Complemento.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Complemento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524778275247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524778275247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento ULA:inst\|Complemento:inst2 " "Elaborating entity \"Complemento\" for hierarchy \"ULA:inst\|Complemento:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/ULA.bdf" { { 56 480 576 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524778275248 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Zera.bdf 1 1 " "Using design file Zera.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zera " "Found entity 1: Zera" {  } { { "Zera.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Zera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524778275316 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524778275316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zera ULA:inst\|Zera:inst5 " "Elaborating entity \"Zera\" for hierarchy \"ULA:inst\|Zera:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/ULA.bdf" { { 192 616 712 320 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524778275318 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Hex.bdf 1 1 " "Using design file Hex.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Hex " "Found entity 1: Hex" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Hex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524778275347 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524778275347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex Hex:inst3 " "Elaborating entity \"Hex\" for hierarchy \"Hex:inst3\"" {  } { { "Circuito.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Circuito.bdf" { { 256 424 520 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524778275349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524778275590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 18:31:15 2018 " "Processing ended: Thu Apr 26 18:31:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524778275590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524778275590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524778275590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524778275590 ""}
