{"top":"global.Garnet",
"namespaces":{
  "global":{
    "modules":{
      "Add16_cin":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CIN","BitIn"]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "coreir_add16_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coreir_add16_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coreir_add16_inst1.in0.10","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.11","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.12","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.13","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.14","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.15","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.1","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.2","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.3","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.4","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.5","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.6","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.7","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.8","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.9","bit_const_0_None.out"],
          ["coreir_add16_inst1.out","coreir_add16_inst0.in0"],
          ["self.I1","coreir_add16_inst0.in1"],
          ["self.O","coreir_add16_inst0.out"],
          ["self.CIN","coreir_add16_inst1.in0.0"],
          ["self.I0","coreir_add16_inst1.in1"]
        ]
      },
      "Add8_cin":{
        "type":["Record",[
          ["I0",["Array",8,"BitIn"]],
          ["I1",["Array",8,"BitIn"]],
          ["O",["Array",8,"Bit"]],
          ["CIN","BitIn"]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "coreir_add8_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",8]}
          },
          "coreir_add8_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_add8_inst1.in0.1","bit_const_0_None.out"],
          ["coreir_add8_inst1.in0.2","bit_const_0_None.out"],
          ["coreir_add8_inst1.in0.3","bit_const_0_None.out"],
          ["coreir_add8_inst1.in0.4","bit_const_0_None.out"],
          ["coreir_add8_inst1.in0.5","bit_const_0_None.out"],
          ["coreir_add8_inst1.in0.6","bit_const_0_None.out"],
          ["coreir_add8_inst1.in0.7","bit_const_0_None.out"],
          ["coreir_add8_inst1.out","coreir_add8_inst0.in0"],
          ["self.I1","coreir_add8_inst0.in1"],
          ["self.O","coreir_add8_inst0.out"],
          ["self.CIN","coreir_add8_inst1.in0.0"],
          ["self.I0","coreir_add8_inst1.in1"]
        ]
      },
      "CB_addr_in":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_addr_in":{
            "modref":"global.MuxWrapperAOIImpl_20_16"
          },
          "CB_addr_in_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_addr_in.I"],
          ["self.O","CB_addr_in.O"],
          ["CB_addr_in_sel.O","CB_addr_in.S"],
          ["ZextWrapper_5_32_inst0.I","CB_addr_in_sel.O"],
          ["self.clk","CB_addr_in_sel.clk"],
          ["self.config.config_addr","CB_addr_in_sel.config_addr"],
          ["self.config.config_data","CB_addr_in_sel.config_data"],
          ["self.config.write.0","CB_addr_in_sel.config_en"],
          ["self.reset","CB_addr_in_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "CB_bit0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_bit0":{
            "modref":"global.MuxWrapperAOIImpl_20_1"
          },
          "CB_bit0_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_bit0.I"],
          ["self.O","CB_bit0.O"],
          ["CB_bit0_sel.O","CB_bit0.S"],
          ["ZextWrapper_5_32_inst0.I","CB_bit0_sel.O"],
          ["self.clk","CB_bit0_sel.clk"],
          ["self.config.config_addr","CB_bit0_sel.config_addr"],
          ["self.config.config_data","CB_bit0_sel.config_data"],
          ["self.config.write.0","CB_bit0_sel.config_en"],
          ["self.reset","CB_bit0_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "CB_bit1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_bit1":{
            "modref":"global.MuxWrapperAOIImpl_20_1"
          },
          "CB_bit1_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_bit1.I"],
          ["self.O","CB_bit1.O"],
          ["CB_bit1_sel.O","CB_bit1.S"],
          ["ZextWrapper_5_32_inst0.I","CB_bit1_sel.O"],
          ["self.clk","CB_bit1_sel.clk"],
          ["self.config.config_addr","CB_bit1_sel.config_addr"],
          ["self.config.config_data","CB_bit1_sel.config_data"],
          ["self.config.write.0","CB_bit1_sel.config_en"],
          ["self.reset","CB_bit1_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "CB_bit2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_bit2":{
            "modref":"global.MuxWrapperAOIImpl_20_1"
          },
          "CB_bit2_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_bit2.I"],
          ["self.O","CB_bit2.O"],
          ["CB_bit2_sel.O","CB_bit2.S"],
          ["ZextWrapper_5_32_inst0.I","CB_bit2_sel.O"],
          ["self.clk","CB_bit2_sel.clk"],
          ["self.config.config_addr","CB_bit2_sel.config_addr"],
          ["self.config.config_data","CB_bit2_sel.config_data"],
          ["self.config.write.0","CB_bit2_sel.config_en"],
          ["self.reset","CB_bit2_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "CB_data0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_data0":{
            "modref":"global.MuxWrapperAOIImpl_20_16"
          },
          "CB_data0_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_data0.I"],
          ["self.O","CB_data0.O"],
          ["CB_data0_sel.O","CB_data0.S"],
          ["ZextWrapper_5_32_inst0.I","CB_data0_sel.O"],
          ["self.clk","CB_data0_sel.clk"],
          ["self.config.config_addr","CB_data0_sel.config_addr"],
          ["self.config.config_data","CB_data0_sel.config_data"],
          ["self.config.write.0","CB_data0_sel.config_en"],
          ["self.reset","CB_data0_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "CB_data1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_data1":{
            "modref":"global.MuxWrapperAOIImpl_20_16"
          },
          "CB_data1_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_data1.I"],
          ["self.O","CB_data1.O"],
          ["CB_data1_sel.O","CB_data1.S"],
          ["ZextWrapper_5_32_inst0.I","CB_data1_sel.O"],
          ["self.clk","CB_data1_sel.clk"],
          ["self.config.config_addr","CB_data1_sel.config_addr"],
          ["self.config.config_data","CB_data1_sel.config_data"],
          ["self.config.write.0","CB_data1_sel.config_en"],
          ["self.reset","CB_data1_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "CB_data_in":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_data_in":{
            "modref":"global.MuxWrapperAOIImpl_20_16"
          },
          "CB_data_in_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_data_in.I"],
          ["self.O","CB_data_in.O"],
          ["CB_data_in_sel.O","CB_data_in.S"],
          ["ZextWrapper_5_32_inst0.I","CB_data_in_sel.O"],
          ["self.clk","CB_data_in_sel.clk"],
          ["self.config.config_addr","CB_data_in_sel.config_addr"],
          ["self.config.config_data","CB_data_in_sel.config_data"],
          ["self.config.write.0","CB_data_in_sel.config_en"],
          ["self.reset","CB_data_in_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "CB_f2io_1":{
        "type":["Record",[
          ["I",["Array",1,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]]
        ]],
        "instances":{
          "CB_f2io_1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          }
        },
        "connections":[
          ["self.I","CB_f2io_1.I"],
          ["self.O","CB_f2io_1.O"]
        ]
      },
      "CB_f2io_16":{
        "type":["Record",[
          ["I",["Array",1,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "CB_f2io_16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          }
        },
        "connections":[
          ["self.I","CB_f2io_16.I"],
          ["self.O","CB_f2io_16.O"]
        ]
      },
      "CB_flush":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_flush":{
            "modref":"global.MuxWrapperAOIImpl_20_1"
          },
          "CB_flush_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_flush.I"],
          ["self.O","CB_flush.O"],
          ["CB_flush_sel.O","CB_flush.S"],
          ["ZextWrapper_5_32_inst0.I","CB_flush_sel.O"],
          ["self.clk","CB_flush_sel.clk"],
          ["self.config.config_addr","CB_flush_sel.config_addr"],
          ["self.config.config_data","CB_flush_sel.config_data"],
          ["self.config.write.0","CB_flush_sel.config_en"],
          ["self.reset","CB_flush_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "CB_ren_in":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_ren_in":{
            "modref":"global.MuxWrapperAOIImpl_20_1"
          },
          "CB_ren_in_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_ren_in.I"],
          ["self.O","CB_ren_in.O"],
          ["CB_ren_in_sel.O","CB_ren_in.S"],
          ["ZextWrapper_5_32_inst0.I","CB_ren_in_sel.O"],
          ["self.clk","CB_ren_in_sel.clk"],
          ["self.config.config_addr","CB_ren_in_sel.config_addr"],
          ["self.config.config_data","CB_ren_in_sel.config_data"],
          ["self.config.write.0","CB_ren_in_sel.config_en"],
          ["self.reset","CB_ren_in_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "CB_switch_db":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_switch_db":{
            "modref":"global.MuxWrapperAOIImpl_20_1"
          },
          "CB_switch_db_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_switch_db.I"],
          ["self.O","CB_switch_db.O"],
          ["CB_switch_db_sel.O","CB_switch_db.S"],
          ["ZextWrapper_5_32_inst0.I","CB_switch_db_sel.O"],
          ["self.clk","CB_switch_db_sel.clk"],
          ["self.config.config_addr","CB_switch_db_sel.config_addr"],
          ["self.config.config_data","CB_switch_db_sel.config_data"],
          ["self.config.write.0","CB_switch_db_sel.config_en"],
          ["self.reset","CB_switch_db_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "CB_wen_in":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["I",["Array",20,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "CB_wen_in":{
            "modref":"global.MuxWrapperAOIImpl_20_1"
          },
          "CB_wen_in_sel":{
            "modref":"global.ConfigRegister_5_8_32_0"
          },
          "ZextWrapper_5_32_inst0":{
            "modref":"global.ZextWrapper_5_32"
          }
        },
        "connections":[
          ["self.I","CB_wen_in.I"],
          ["self.O","CB_wen_in.O"],
          ["CB_wen_in_sel.O","CB_wen_in.S"],
          ["ZextWrapper_5_32_inst0.I","CB_wen_in_sel.O"],
          ["self.clk","CB_wen_in_sel.clk"],
          ["self.config.config_addr","CB_wen_in_sel.config_addr"],
          ["self.config.config_data","CB_wen_in_sel.config_data"],
          ["self.config.write.0","CB_wen_in_sel.config_en"],
          ["self.reset","CB_wen_in_sel.reset"],
          ["self.read_config_data","ZextWrapper_5_32_inst0.O"]
        ]
      },
      "ConfigRegister_1_8_32_0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_0_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_1_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h01"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_1_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_10_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0a"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_10_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_11_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0b"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_11_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_12_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0c"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_12_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_13_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0d"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_13_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_14_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0e"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_14_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_15_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0f"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_15_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_16":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_16_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h10"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_16_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_17_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h11"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_17_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_18":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_18_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h12"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_18_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_19":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_19_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h13"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_19_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_2_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h02"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_2_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_3_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h03"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_3_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_4_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h04"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_4_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_5_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h05"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_5_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_6_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h06"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_6_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_7_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h07"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_7_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_8_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h08"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_8_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_1_8_32_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",1,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_9_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h09"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.I.0"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_9_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_20":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_20_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h14"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_20_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_21_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h15"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_21_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_22":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_22_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h16"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_22_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_23_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h17"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_23_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_24":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_24_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h18"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_24_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_25_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h19"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_25_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_26":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_26_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1a"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_26_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_27":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_27_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1b"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_27_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_28":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_28_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1c"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_28_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_29":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_29_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1d"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_29_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_30_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1e"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_30_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_31":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_31_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1f"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_31_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_32":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_32_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h20"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_32_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_33":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_33_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h21"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_33_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_34":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_34_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h22"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_34_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_35":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_35_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h23"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_35_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_36":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_36_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h24"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_36_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_37":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_37_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h25"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_37_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_38":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_38_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h26"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_38_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_2_8_32_39":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",2,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_39_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h27"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.I.1"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_39_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_32_8_32_0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",32,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.CLK"],
          ["self.config_data","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.I"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_0_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_32_8_32_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",32,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_1_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h01"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.CLK"],
          ["self.config_data","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.I"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_1_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_32_8_32_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",32,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_2_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h02"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.CLK"],
          ["self.config_data","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.I"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_2_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_20":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_20_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h14"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_20_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_21_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h15"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_21_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_22":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_22_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h16"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_22_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_23_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h17"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_23_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_24":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_24_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h18"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_24_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_25_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h19"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_25_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_26":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_26_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1a"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_26_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_27":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_27_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1b"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_27_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_28":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_28_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1c"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_28_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_29":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_29_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1d"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_29_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_30_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1e"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_30_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_31":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_31_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h1f"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_31_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_32":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_32_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h20"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_32_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_33":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_33_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h21"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_33_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_34":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_34_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h22"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_34_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_35":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_35_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h23"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_35_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_36":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_36_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h24"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_36_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_37":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_37_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h25"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_37_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_38":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_38_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h26"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_38_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_3_8_32_39":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",3,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_39_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h27"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.I.2"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_39_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "ConfigRegister_5_8_32_0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["O",["Array",5,"Bit"]],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"]
        ]],
        "instances":{
          "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5_inst0":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.reset","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5_inst0.ASYNCRESET"],
          ["and_inst0.out","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5_inst0.CE"],
          ["self.clk","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5_inst0.CLK"],
          ["self.config_data.0","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5_inst0.I.0"],
          ["self.config_data.1","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5_inst0.I.1"],
          ["self.config_data.2","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5_inst0.I.2"],
          ["self.config_data.3","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5_inst0.I.3"],
          ["self.config_data.4","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5_inst0.I.4"],
          ["self.O","Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5_inst0.O"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.config_en","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_0_8.out"],
          ["self.config_addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.CLK","reg_P_inst0.clk"],
          ["self.I","reg_P_inst0.in.0"],
          ["self.O","reg_P_inst0.out.0"]
        ]
      },
      "Decode08":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_0_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode108":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_10_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0a"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_10_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode118":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_11_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0b"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_11_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode128":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_12_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0c"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_12_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode138":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_13_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0d"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_13_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode148":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_14_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0e"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_14_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode158":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_15_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0f"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_15_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode168":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_16_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h10"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_16_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode18":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_1_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h01"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_1_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode28":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_2_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h02"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_2_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode38":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_3_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h03"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_3_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode48":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_4_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h04"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_4_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode58":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_5_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h05"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_5_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode68":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_6_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h06"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_6_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode78":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_7_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h07"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_7_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode88":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_8_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h08"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_8_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Decode98":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "const_9_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h09"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["coreir_eq_8_inst0.in1","const_9_8.out"],
          ["self.I","coreir_eq_8_inst0.in0"],
          ["self.O","coreir_eq_8_inst0.out"]
        ]
      },
      "Garnet":{
        "type":["Record",[
          ["jtag",["Record",[["tdi","BitIn"],["tdo","Bit"],["tms","BitIn"],["tck",["Named","coreir.clkIn"]],["trst_n",["Named","coreir.arstIn"]]]]],
          ["clk_in",["Named","coreir.clkIn"]],
          ["reset_in",["Named","coreir.arstIn"]],
          ["soc_data",["Record",[["wr_en","BitIn"],["wr_addr",["Array",22,"BitIn"]],["wr_data",["Array",64,"BitIn"]],["rd_en","BitIn"],["rd_addr",["Array",22,"BitIn"]],["rd_data",["Array",64,"Bit"]]]]],
          ["axi4_ctrl",["Record",[["awaddr",["Array",32,"BitIn"]],["awvalid","BitIn"],["awready","Bit"],["wdata",["Array",32,"BitIn"]],["wvalid","BitIn"],["wready","Bit"],["araddr",["Array",32,"BitIn"]],["arvalid","BitIn"],["arready","Bit"],["rdata",["Array",32,"Bit"]],["rresp",["Array",2,"Bit"]],["rvalid","Bit"],["rready","BitIn"],["interrupt","Bit"]]]]
        ]],
        "instances":{
          "GlobalBuffer_32_1_1_17_32_32_inst0":{
            "modref":"global.GlobalBuffer_32_1_1_17_32_32"
          },
          "GlobalController_32_32_inst0":{
            "modref":"global.GlobalController_32_32"
          },
          "Interconnect_inst0":{
            "modref":"global.Interconnect"
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["GlobalController_32_32_inst0.config","GlobalBuffer_32_1_1_17_32_32_inst0.cgra_config"],
          ["GlobalController_32_32_inst0.cgra_start_pulse","GlobalBuffer_32_1_1_17_32_32_inst0.cgra_start_pulse"],
          ["Interconnect_inst0.io2glb_16_X02_Y00","GlobalBuffer_32_1_1_17_32_32_inst0.cgra_to_io_addr_high.0"],
          ["Interconnect_inst0.io2glb_16_X03_Y00","GlobalBuffer_32_1_1_17_32_32_inst0.cgra_to_io_addr_low.0"],
          ["Interconnect_inst0.io2glb_1_X00_Y00","GlobalBuffer_32_1_1_17_32_32_inst0.cgra_to_io_rd_en"],
          ["Interconnect_inst0.io2glb_16_X01_Y00","GlobalBuffer_32_1_1_17_32_32_inst0.cgra_to_io_wr_data.0"],
          ["Interconnect_inst0.io2glb_1_X01_Y00","GlobalBuffer_32_1_1_17_32_32_inst0.cgra_to_io_wr_en"],
          ["GlobalController_32_32_inst0.clk_out","GlobalBuffer_32_1_1_17_32_32_inst0.clk"],
          ["GlobalController_32_32_inst0.config_done_pulse","GlobalBuffer_32_1_1_17_32_32_inst0.config_done_pulse"],
          ["GlobalController_32_32_inst0.config_start_pulse","GlobalBuffer_32_1_1_17_32_32_inst0.config_start_pulse"],
          ["GlobalController_32_32_inst0.glb_config","GlobalBuffer_32_1_1_17_32_32_inst0.glb_config"],
          ["GlobalController_32_32_inst0.glb_read_data_in","GlobalBuffer_32_1_1_17_32_32_inst0.glb_config_rd_data"],
          ["GlobalController_32_32_inst0.glb_sram_read","GlobalBuffer_32_1_1_17_32_32_inst0.glb_sram_config_rd"],
          ["GlobalController_32_32_inst0.glb_sram_write","GlobalBuffer_32_1_1_17_32_32_inst0.glb_sram_config_wr"],
          ["Interconnect_inst0.config","GlobalBuffer_32_1_1_17_32_32_inst0.glb_to_cgra_config"],
          ["GlobalController_32_32_inst0.glb_stall","GlobalBuffer_32_1_1_17_32_32_inst0.glc_to_io_stall"],
          ["Interconnect_inst0.glb2io_16_X00_Y00","GlobalBuffer_32_1_1_17_32_32_inst0.io_to_cgra_rd_data.0"],
          ["Interconnect_inst0.glb2io_1_X00_Y00","GlobalBuffer_32_1_1_17_32_32_inst0.io_to_cgra_rd_data_valid"],
          ["GlobalController_32_32_inst0.reset_out","GlobalBuffer_32_1_1_17_32_32_inst0.reset"],
          ["self.soc_data.rd_addr","GlobalBuffer_32_1_1_17_32_32_inst0.soc_data.rd_addr"],
          ["self.soc_data.rd_data","GlobalBuffer_32_1_1_17_32_32_inst0.soc_data.rd_data"],
          ["self.soc_data.rd_en","GlobalBuffer_32_1_1_17_32_32_inst0.soc_data.rd_en"],
          ["self.soc_data.wr_addr","GlobalBuffer_32_1_1_17_32_32_inst0.soc_data.wr_addr"],
          ["self.soc_data.wr_data","GlobalBuffer_32_1_1_17_32_32_inst0.soc_data.wr_data"],
          ["self.soc_data.wr_en","GlobalBuffer_32_1_1_17_32_32_inst0.soc_data.wr_en"],
          ["self.axi4_ctrl.araddr","GlobalController_32_32_inst0.axi4_ctrl.araddr"],
          ["self.axi4_ctrl.arready","GlobalController_32_32_inst0.axi4_ctrl.arready"],
          ["self.axi4_ctrl.arvalid","GlobalController_32_32_inst0.axi4_ctrl.arvalid"],
          ["self.axi4_ctrl.awaddr","GlobalController_32_32_inst0.axi4_ctrl.awaddr"],
          ["self.axi4_ctrl.awready","GlobalController_32_32_inst0.axi4_ctrl.awready"],
          ["self.axi4_ctrl.awvalid","GlobalController_32_32_inst0.axi4_ctrl.awvalid"],
          ["self.axi4_ctrl.interrupt","GlobalController_32_32_inst0.axi4_ctrl.interrupt"],
          ["self.axi4_ctrl.rdata","GlobalController_32_32_inst0.axi4_ctrl.rdata"],
          ["self.axi4_ctrl.rready","GlobalController_32_32_inst0.axi4_ctrl.rready"],
          ["self.axi4_ctrl.rresp","GlobalController_32_32_inst0.axi4_ctrl.rresp"],
          ["self.axi4_ctrl.rvalid","GlobalController_32_32_inst0.axi4_ctrl.rvalid"],
          ["self.axi4_ctrl.wdata","GlobalController_32_32_inst0.axi4_ctrl.wdata"],
          ["self.axi4_ctrl.wready","GlobalController_32_32_inst0.axi4_ctrl.wready"],
          ["self.axi4_ctrl.wvalid","GlobalController_32_32_inst0.axi4_ctrl.wvalid"],
          ["Interconnect_inst0.io2glb_1_X03_Y00.0","GlobalController_32_32_inst0.cgra_done_pulse"],
          ["Interconnect_inst0.glb2io_1_X03_Y00.0","GlobalController_32_32_inst0.cgra_soft_reset"],
          ["self.clk_in","GlobalController_32_32_inst0.clk_in"],
          ["Interconnect_inst0.clk","GlobalController_32_32_inst0.clk_out"],
          ["self.jtag.tck","GlobalController_32_32_inst0.jtag.tck"],
          ["self.jtag.tdi","GlobalController_32_32_inst0.jtag.tdi"],
          ["self.jtag.tdo","GlobalController_32_32_inst0.jtag.tdo"],
          ["self.jtag.tms","GlobalController_32_32_inst0.jtag.tms"],
          ["self.jtag.trst_n","GlobalController_32_32_inst0.jtag.trst_n"],
          ["Interconnect_inst0.read_config_data","GlobalController_32_32_inst0.read_data_in"],
          ["self.reset_in","GlobalController_32_32_inst0.reset_in"],
          ["Interconnect_inst0.reset","GlobalController_32_32_inst0.reset_out"],
          ["Interconnect_inst0.stall","GlobalController_32_32_inst0.stall"],
          ["const_0_16.out","Interconnect_inst0.glb2io_16_X01_Y00"],
          ["const_0_16.out","Interconnect_inst0.glb2io_16_X02_Y00"],
          ["const_0_16.out","Interconnect_inst0.glb2io_16_X03_Y00"],
          ["const_0_1.out","Interconnect_inst0.glb2io_1_X01_Y00"],
          ["const_0_1.out","Interconnect_inst0.glb2io_1_X02_Y00"]
        ]
      },
      "GlobalBuffer_32_1_1_17_32_32":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["soc_data",["Record",[["wr_en","BitIn"],["wr_addr",["Array",22,"BitIn"]],["wr_data",["Array",64,"BitIn"]],["rd_en","BitIn"],["rd_addr",["Array",22,"BitIn"]],["rd_data",["Array",64,"Bit"]]]]],
          ["cgra_to_io_wr_en",["Array",1,"BitIn"]],
          ["cgra_to_io_rd_en",["Array",1,"BitIn"]],
          ["io_to_cgra_rd_data_valid",["Array",1,"Bit"]],
          ["cgra_to_io_wr_data",["Array",1,["Array",16,"BitIn"]]],
          ["io_to_cgra_rd_data",["Array",1,["Array",16,"Bit"]]],
          ["cgra_to_io_addr_high",["Array",1,["Array",16,"BitIn"]]],
          ["cgra_to_io_addr_low",["Array",1,["Array",16,"BitIn"]]],
          ["glc_to_io_stall","BitIn"],
          ["cgra_start_pulse","BitIn"],
          ["config_start_pulse","BitIn"],
          ["config_done_pulse","Bit"],
          ["cgra_config",["Record",[["config_addr",["Array",32,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["glb_to_cgra_config",["Array",1,["Record",[["config_addr",["Array",32,"Bit"]],["config_data",["Array",32,"Bit"]],["read",["Array",1,"Bit"]],["write",["Array",1,"Bit"]]]]]],
          ["glb_config",["Record",[["config_addr",["Array",32,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["glb_config_rd_data",["Array",32,"Bit"]],
          ["glb_sram_config_wr","BitIn"],
          ["glb_sram_config_rd","BitIn"]
        ]],
        "instances":{
          "global_buffer_inst0":{
            "modref":"global.global_buffer"
          }
        },
        "connections":[
          ["self.cgra_start_pulse","global_buffer_inst0.cgra_start_pulse"],
          ["self.cgra_to_io_addr_high.0","global_buffer_inst0.cgra_to_io_addr_high"],
          ["self.cgra_to_io_addr_low.0","global_buffer_inst0.cgra_to_io_addr_low"],
          ["self.cgra_to_io_rd_en","global_buffer_inst0.cgra_to_io_rd_en"],
          ["self.cgra_to_io_wr_data.0","global_buffer_inst0.cgra_to_io_wr_data"],
          ["self.cgra_to_io_wr_en","global_buffer_inst0.cgra_to_io_wr_en"],
          ["self.clk","global_buffer_inst0.clk"],
          ["self.config_done_pulse","global_buffer_inst0.config_done_pulse"],
          ["self.config_start_pulse","global_buffer_inst0.config_start_pulse"],
          ["self.glb_config.config_addr","global_buffer_inst0.glb_config_addr"],
          ["self.glb_config.read.0","global_buffer_inst0.glb_config_rd"],
          ["self.glb_config_rd_data","global_buffer_inst0.glb_config_rd_data"],
          ["self.glb_config.write.0","global_buffer_inst0.glb_config_wr"],
          ["self.glb_config.config_data","global_buffer_inst0.glb_config_wr_data"],
          ["self.glb_sram_config_rd","global_buffer_inst0.glb_sram_config_rd"],
          ["self.glb_sram_config_wr","global_buffer_inst0.glb_sram_config_wr"],
          ["self.glb_to_cgra_config.0.config_addr","global_buffer_inst0.glb_to_cgra_cfg_addr"],
          ["self.glb_to_cgra_config.0.config_data","global_buffer_inst0.glb_to_cgra_cfg_data"],
          ["self.glb_to_cgra_config.0.read","global_buffer_inst0.glb_to_cgra_cfg_rd"],
          ["self.glb_to_cgra_config.0.write","global_buffer_inst0.glb_to_cgra_cfg_wr"],
          ["self.cgra_config.config_addr","global_buffer_inst0.glc_to_cgra_cfg_addr"],
          ["self.cgra_config.config_data","global_buffer_inst0.glc_to_cgra_cfg_data"],
          ["self.cgra_config.read.0","global_buffer_inst0.glc_to_cgra_cfg_rd"],
          ["self.cgra_config.write.0","global_buffer_inst0.glc_to_cgra_cfg_wr"],
          ["self.glc_to_io_stall","global_buffer_inst0.glc_to_io_stall"],
          ["self.soc_data.rd_addr","global_buffer_inst0.host_rd_addr"],
          ["self.soc_data.rd_data","global_buffer_inst0.host_rd_data"],
          ["self.soc_data.rd_en","global_buffer_inst0.host_rd_en"],
          ["self.soc_data.wr_addr","global_buffer_inst0.host_wr_addr"],
          ["self.soc_data.wr_data","global_buffer_inst0.host_wr_data"],
          ["self.soc_data.wr_en","global_buffer_inst0.host_wr_en"],
          ["self.io_to_cgra_rd_data.0","global_buffer_inst0.io_to_cgra_rd_data"],
          ["self.io_to_cgra_rd_data_valid","global_buffer_inst0.io_to_cgra_rd_data_valid"],
          ["self.reset","global_buffer_inst0.reset"]
        ]
      },
      "GlobalController_32_32":{
        "type":["Record",[
          ["clk_in",["Named","coreir.clkIn"]],
          ["reset_in",["Named","coreir.arstIn"]],
          ["clk_out",["Named","coreir.clk"]],
          ["reset_out",["Named","coreir.arst"]],
          ["stall",["Array",4,"Bit"]],
          ["glb_stall","Bit"],
          ["cgra_start_pulse","Bit"],
          ["cgra_done_pulse","BitIn"],
          ["cgra_soft_reset","Bit"],
          ["config_start_pulse","Bit"],
          ["config_done_pulse","BitIn"],
          ["glb_config",["Record",[["config_addr",["Array",32,"Bit"]],["config_data",["Array",32,"Bit"]],["read",["Array",1,"Bit"]],["write",["Array",1,"Bit"]]]]],
          ["glb_read_data_in",["Array",32,"BitIn"]],
          ["glb_sram_write","Bit"],
          ["glb_sram_read","Bit"],
          ["config",["Record",[["config_addr",["Array",32,"Bit"]],["config_data",["Array",32,"Bit"]],["read",["Array",1,"Bit"]],["write",["Array",1,"Bit"]]]]],
          ["read_data_in",["Array",32,"BitIn"]],
          ["jtag",["Record",[["tdi","BitIn"],["tdo","Bit"],["tms","BitIn"],["tck",["Named","coreir.clkIn"]],["trst_n",["Named","coreir.arstIn"]]]]],
          ["axi4_ctrl",["Record",[["awaddr",["Array",32,"BitIn"]],["awvalid","BitIn"],["awready","Bit"],["wdata",["Array",32,"BitIn"]],["wvalid","BitIn"],["wready","Bit"],["araddr",["Array",32,"BitIn"]],["arvalid","BitIn"],["arready","Bit"],["rdata",["Array",32,"Bit"]],["rresp",["Array",2,"Bit"]],["rvalid","Bit"],["rready","BitIn"],["interrupt","Bit"]]]]
        ]],
        "instances":{
          "global_controller_inst0":{
            "modref":"global.global_controller"
          }
        },
        "connections":[
          ["self.axi4_ctrl.araddr","global_controller_inst0.ARADDR"],
          ["self.axi4_ctrl.arready","global_controller_inst0.ARREADY"],
          ["self.axi4_ctrl.arvalid","global_controller_inst0.ARVALID"],
          ["self.axi4_ctrl.awaddr","global_controller_inst0.AWADDR"],
          ["self.axi4_ctrl.awready","global_controller_inst0.AWREADY"],
          ["self.axi4_ctrl.awvalid","global_controller_inst0.AWVALID"],
          ["self.axi4_ctrl.rdata","global_controller_inst0.RDATA"],
          ["self.axi4_ctrl.rready","global_controller_inst0.RREADY"],
          ["self.axi4_ctrl.rresp","global_controller_inst0.RRESP"],
          ["self.axi4_ctrl.rvalid","global_controller_inst0.RVALID"],
          ["self.axi4_ctrl.wdata","global_controller_inst0.WDATA"],
          ["self.axi4_ctrl.wready","global_controller_inst0.WREADY"],
          ["self.axi4_ctrl.wvalid","global_controller_inst0.WVALID"],
          ["self.cgra_done_pulse","global_controller_inst0.cgra_done_pulse"],
          ["self.cgra_soft_reset","global_controller_inst0.cgra_soft_reset"],
          ["self.stall","global_controller_inst0.cgra_stalled"],
          ["self.cgra_start_pulse","global_controller_inst0.cgra_start_pulse"],
          ["self.clk_in","global_controller_inst0.clk_in"],
          ["self.clk_out","global_controller_inst0.clk_out"],
          ["self.config.config_addr","global_controller_inst0.config_addr_out"],
          ["self.read_data_in","global_controller_inst0.config_data_in"],
          ["self.config.config_data","global_controller_inst0.config_data_out"],
          ["self.config_done_pulse","global_controller_inst0.config_done_pulse"],
          ["self.config_start_pulse","global_controller_inst0.config_start_pulse"],
          ["self.glb_config.config_addr","global_controller_inst0.glb_config_addr_out"],
          ["self.glb_read_data_in","global_controller_inst0.glb_config_data_in"],
          ["self.glb_config.config_data","global_controller_inst0.glb_config_data_out"],
          ["self.glb_config.read.0","global_controller_inst0.glb_read"],
          ["self.glb_sram_read","global_controller_inst0.glb_sram_read"],
          ["self.glb_sram_write","global_controller_inst0.glb_sram_write"],
          ["self.glb_stall","global_controller_inst0.glb_stall"],
          ["self.glb_config.write.0","global_controller_inst0.glb_write"],
          ["self.axi4_ctrl.interrupt","global_controller_inst0.interrupt"],
          ["self.config.read.0","global_controller_inst0.read"],
          ["self.reset_in","global_controller_inst0.reset_in"],
          ["self.reset_out","global_controller_inst0.reset_out"],
          ["self.jtag.tck","global_controller_inst0.tck"],
          ["self.jtag.tdi","global_controller_inst0.tdi"],
          ["self.jtag.tdo","global_controller_inst0.tdo"],
          ["self.jtag.tms","global_controller_inst0.tms"],
          ["self.jtag.trst_n","global_controller_inst0.trst_n"],
          ["self.config.write.0","global_controller_inst0.write"]
        ]
      },
      "Interconnect":{
        "type":["Record",[
          ["glb2io_1_X00_Y00",["Array",1,"BitIn"]],
          ["io2glb_1_X00_Y00",["Array",1,"Bit"]],
          ["glb2io_16_X00_Y00",["Array",16,"BitIn"]],
          ["io2glb_16_X00_Y00",["Array",16,"Bit"]],
          ["glb2io_1_X01_Y00",["Array",1,"BitIn"]],
          ["io2glb_1_X01_Y00",["Array",1,"Bit"]],
          ["glb2io_16_X01_Y00",["Array",16,"BitIn"]],
          ["io2glb_16_X01_Y00",["Array",16,"Bit"]],
          ["glb2io_1_X02_Y00",["Array",1,"BitIn"]],
          ["io2glb_1_X02_Y00",["Array",1,"Bit"]],
          ["glb2io_16_X02_Y00",["Array",16,"BitIn"]],
          ["io2glb_16_X02_Y00",["Array",16,"Bit"]],
          ["glb2io_1_X03_Y00",["Array",1,"BitIn"]],
          ["io2glb_1_X03_Y00",["Array",1,"Bit"]],
          ["glb2io_16_X03_Y00",["Array",16,"BitIn"]],
          ["io2glb_16_X03_Y00",["Array",16,"Bit"]],
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["stall",["Array",4,"BitIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["config",["Array",1,["Record",[["config_addr",["Array",32,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]]
        ]],
        "instances":{
          "Tile_X00_Y00":{
            "modref":"global.Tile_io_core"
          },
          "Tile_X00_Y01":{
            "modref":"global.Tile_PE_unq1"
          },
          "Tile_X00_Y02":{
            "modref":"global.Tile_PE"
          },
          "Tile_X01_Y00":{
            "modref":"global.Tile_io_core"
          },
          "Tile_X01_Y01":{
            "modref":"global.Tile_PE_unq2"
          },
          "Tile_X01_Y02":{
            "modref":"global.Tile_PE_unq3"
          },
          "Tile_X02_Y00":{
            "modref":"global.Tile_io_core"
          },
          "Tile_X02_Y01":{
            "modref":"global.Tile_PE_unq4"
          },
          "Tile_X02_Y02":{
            "modref":"global.Tile_PE_unq5"
          },
          "Tile_X03_Y00":{
            "modref":"global.Tile_io_core"
          },
          "Tile_X03_Y01":{
            "modref":"global.Tile_MemCore"
          },
          "Tile_X03_Y02":{
            "modref":"global.Tile_MemCore"
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_0_32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_1_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_256_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0100"]}
          },
          "const_257_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0101"]}
          },
          "const_258_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0102"]}
          },
          "const_2_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_512_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0200"]}
          },
          "const_513_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0201"]}
          },
          "const_514_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0202"]}
          },
          "const_768_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0300"]}
          },
          "const_769_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0301"]}
          },
          "const_770_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0302"]}
          },
          "read_config_data_or_final":{
            "modref":"global.Or4x32"
          }
        },
        "connections":[
          ["Tile_X00_Y01.SB_T0_NORTH_SB_OUT_B16","Tile_X00_Y00.f2io_16.0"],
          ["Tile_X00_Y01.SB_T1_NORTH_SB_OUT_B1","Tile_X00_Y00.f2io_1.0"],
          ["self.glb2io_1_X00_Y00","Tile_X00_Y00.glb2io_1"],
          ["self.glb2io_16_X00_Y00","Tile_X00_Y00.glb2io_16"],
          ["Tile_X00_Y01.SB_T1_NORTH_SB_IN_B1.0","Tile_X00_Y00.io2f_1"],
          ["Tile_X00_Y01.SB_T0_NORTH_SB_IN_B16.0","Tile_X00_Y00.io2f_16"],
          ["self.io2glb_1_X00_Y00","Tile_X00_Y00.io2glb_1"],
          ["self.io2glb_16_X00_Y00","Tile_X00_Y00.io2glb_16"],
          ["const_0_16.out","Tile_X00_Y00.tile_id"],
          ["Tile_X01_Y01.SB_T0_WEST_SB_OUT_B16","Tile_X00_Y01.SB_T0_EAST_SB_IN_B16.0"],
          ["Tile_X01_Y01.SB_T0_WEST_SB_OUT_B1","Tile_X00_Y01.SB_T0_EAST_SB_IN_B1.0"],
          ["Tile_X01_Y01.SB_T0_WEST_SB_IN_B1.0","Tile_X00_Y01.SB_T0_EAST_SB_OUT_B1"],
          ["Tile_X01_Y01.SB_T0_WEST_SB_IN_B16.0","Tile_X00_Y01.SB_T0_EAST_SB_OUT_B16"],
          ["const_0_1.out","Tile_X00_Y01.SB_T0_NORTH_SB_IN_B1.0"],
          ["Tile_X00_Y02.SB_T0_NORTH_SB_OUT_B16","Tile_X00_Y01.SB_T0_SOUTH_SB_IN_B16.0"],
          ["Tile_X00_Y02.SB_T0_NORTH_SB_OUT_B1","Tile_X00_Y01.SB_T0_SOUTH_SB_IN_B1.0"],
          ["Tile_X00_Y02.SB_T0_NORTH_SB_IN_B1.0","Tile_X00_Y01.SB_T0_SOUTH_SB_OUT_B1"],
          ["Tile_X00_Y02.SB_T0_NORTH_SB_IN_B16.0","Tile_X00_Y01.SB_T0_SOUTH_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y01.SB_T0_WEST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y01.SB_T0_WEST_SB_IN_B1.0"],
          ["Tile_X01_Y01.SB_T1_WEST_SB_OUT_B16","Tile_X00_Y01.SB_T1_EAST_SB_IN_B16.0"],
          ["Tile_X01_Y01.SB_T1_WEST_SB_OUT_B1","Tile_X00_Y01.SB_T1_EAST_SB_IN_B1.0"],
          ["Tile_X01_Y01.SB_T1_WEST_SB_IN_B1.0","Tile_X00_Y01.SB_T1_EAST_SB_OUT_B1"],
          ["Tile_X01_Y01.SB_T1_WEST_SB_IN_B16.0","Tile_X00_Y01.SB_T1_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y01.SB_T1_NORTH_SB_IN_B16.0"],
          ["Tile_X00_Y02.SB_T1_NORTH_SB_OUT_B16","Tile_X00_Y01.SB_T1_SOUTH_SB_IN_B16.0"],
          ["Tile_X00_Y02.SB_T1_NORTH_SB_OUT_B1","Tile_X00_Y01.SB_T1_SOUTH_SB_IN_B1.0"],
          ["Tile_X00_Y02.SB_T1_NORTH_SB_IN_B1.0","Tile_X00_Y01.SB_T1_SOUTH_SB_OUT_B1"],
          ["Tile_X00_Y02.SB_T1_NORTH_SB_IN_B16.0","Tile_X00_Y01.SB_T1_SOUTH_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y01.SB_T1_WEST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y01.SB_T1_WEST_SB_IN_B1.0"],
          ["Tile_X01_Y01.SB_T2_WEST_SB_OUT_B16","Tile_X00_Y01.SB_T2_EAST_SB_IN_B16.0"],
          ["Tile_X01_Y01.SB_T2_WEST_SB_OUT_B1","Tile_X00_Y01.SB_T2_EAST_SB_IN_B1.0"],
          ["Tile_X01_Y01.SB_T2_WEST_SB_IN_B1.0","Tile_X00_Y01.SB_T2_EAST_SB_OUT_B1"],
          ["Tile_X01_Y01.SB_T2_WEST_SB_IN_B16.0","Tile_X00_Y01.SB_T2_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y01.SB_T2_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y01.SB_T2_NORTH_SB_IN_B1.0"],
          ["Tile_X00_Y02.SB_T2_NORTH_SB_OUT_B16","Tile_X00_Y01.SB_T2_SOUTH_SB_IN_B16.0"],
          ["Tile_X00_Y02.SB_T2_NORTH_SB_OUT_B1","Tile_X00_Y01.SB_T2_SOUTH_SB_IN_B1.0"],
          ["Tile_X00_Y02.SB_T2_NORTH_SB_IN_B1.0","Tile_X00_Y01.SB_T2_SOUTH_SB_OUT_B1"],
          ["Tile_X00_Y02.SB_T2_NORTH_SB_IN_B16.0","Tile_X00_Y01.SB_T2_SOUTH_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y01.SB_T2_WEST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y01.SB_T2_WEST_SB_IN_B1.0"],
          ["Tile_X01_Y01.SB_T3_WEST_SB_OUT_B16","Tile_X00_Y01.SB_T3_EAST_SB_IN_B16.0"],
          ["Tile_X01_Y01.SB_T3_WEST_SB_OUT_B1","Tile_X00_Y01.SB_T3_EAST_SB_IN_B1.0"],
          ["Tile_X01_Y01.SB_T3_WEST_SB_IN_B1.0","Tile_X00_Y01.SB_T3_EAST_SB_OUT_B1"],
          ["Tile_X01_Y01.SB_T3_WEST_SB_IN_B16.0","Tile_X00_Y01.SB_T3_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y01.SB_T3_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y01.SB_T3_NORTH_SB_IN_B1.0"],
          ["Tile_X00_Y02.SB_T3_NORTH_SB_OUT_B16","Tile_X00_Y01.SB_T3_SOUTH_SB_IN_B16.0"],
          ["Tile_X00_Y02.SB_T3_NORTH_SB_OUT_B1","Tile_X00_Y01.SB_T3_SOUTH_SB_IN_B1.0"],
          ["Tile_X00_Y02.SB_T3_NORTH_SB_IN_B1.0","Tile_X00_Y01.SB_T3_SOUTH_SB_OUT_B1"],
          ["Tile_X00_Y02.SB_T3_NORTH_SB_IN_B16.0","Tile_X00_Y01.SB_T3_SOUTH_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y01.SB_T3_WEST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y01.SB_T3_WEST_SB_IN_B1.0"],
          ["Tile_X01_Y01.SB_T4_WEST_SB_OUT_B16","Tile_X00_Y01.SB_T4_EAST_SB_IN_B16.0"],
          ["Tile_X01_Y01.SB_T4_WEST_SB_OUT_B1","Tile_X00_Y01.SB_T4_EAST_SB_IN_B1.0"],
          ["Tile_X01_Y01.SB_T4_WEST_SB_IN_B1.0","Tile_X00_Y01.SB_T4_EAST_SB_OUT_B1"],
          ["Tile_X01_Y01.SB_T4_WEST_SB_IN_B16.0","Tile_X00_Y01.SB_T4_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y01.SB_T4_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y01.SB_T4_NORTH_SB_IN_B1.0"],
          ["Tile_X00_Y02.SB_T4_NORTH_SB_OUT_B16","Tile_X00_Y01.SB_T4_SOUTH_SB_IN_B16.0"],
          ["Tile_X00_Y02.SB_T4_NORTH_SB_OUT_B1","Tile_X00_Y01.SB_T4_SOUTH_SB_IN_B1.0"],
          ["Tile_X00_Y02.SB_T4_NORTH_SB_IN_B1.0","Tile_X00_Y01.SB_T4_SOUTH_SB_OUT_B1"],
          ["Tile_X00_Y02.SB_T4_NORTH_SB_IN_B16.0","Tile_X00_Y01.SB_T4_SOUTH_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y01.SB_T4_WEST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y01.SB_T4_WEST_SB_IN_B1.0"],
          ["self.clk","Tile_X00_Y01.clk"],
          ["Tile_X00_Y02.clk","Tile_X00_Y01.clk_out"],
          ["self.config.0","Tile_X00_Y01.config"],
          ["Tile_X00_Y02.config","Tile_X00_Y01.config_out"],
          ["Tile_X00_Y02.read_config_data_in","Tile_X00_Y01.read_config_data"],
          ["const_0_32.out","Tile_X00_Y01.read_config_data_in"],
          ["self.reset","Tile_X00_Y01.reset"],
          ["Tile_X00_Y02.reset","Tile_X00_Y01.reset_out"],
          ["self.stall","Tile_X00_Y01.stall"],
          ["Tile_X00_Y02.stall","Tile_X00_Y01.stall_out"],
          ["const_1_16.out","Tile_X00_Y01.tile_id"],
          ["Tile_X01_Y02.SB_T0_WEST_SB_OUT_B16","Tile_X00_Y02.SB_T0_EAST_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T0_WEST_SB_OUT_B1","Tile_X00_Y02.SB_T0_EAST_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T0_WEST_SB_IN_B1.0","Tile_X00_Y02.SB_T0_EAST_SB_OUT_B1"],
          ["Tile_X01_Y02.SB_T0_WEST_SB_IN_B16.0","Tile_X00_Y02.SB_T0_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y02.SB_T0_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y02.SB_T0_SOUTH_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X00_Y02.SB_T0_WEST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y02.SB_T0_WEST_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T1_WEST_SB_OUT_B16","Tile_X00_Y02.SB_T1_EAST_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T1_WEST_SB_OUT_B1","Tile_X00_Y02.SB_T1_EAST_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T1_WEST_SB_IN_B1.0","Tile_X00_Y02.SB_T1_EAST_SB_OUT_B1"],
          ["Tile_X01_Y02.SB_T1_WEST_SB_IN_B16.0","Tile_X00_Y02.SB_T1_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y02.SB_T1_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y02.SB_T1_SOUTH_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X00_Y02.SB_T1_WEST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y02.SB_T1_WEST_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T2_WEST_SB_OUT_B16","Tile_X00_Y02.SB_T2_EAST_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T2_WEST_SB_OUT_B1","Tile_X00_Y02.SB_T2_EAST_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T2_WEST_SB_IN_B1.0","Tile_X00_Y02.SB_T2_EAST_SB_OUT_B1"],
          ["Tile_X01_Y02.SB_T2_WEST_SB_IN_B16.0","Tile_X00_Y02.SB_T2_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y02.SB_T2_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y02.SB_T2_SOUTH_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X00_Y02.SB_T2_WEST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y02.SB_T2_WEST_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T3_WEST_SB_OUT_B16","Tile_X00_Y02.SB_T3_EAST_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T3_WEST_SB_OUT_B1","Tile_X00_Y02.SB_T3_EAST_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T3_WEST_SB_IN_B1.0","Tile_X00_Y02.SB_T3_EAST_SB_OUT_B1"],
          ["Tile_X01_Y02.SB_T3_WEST_SB_IN_B16.0","Tile_X00_Y02.SB_T3_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y02.SB_T3_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y02.SB_T3_SOUTH_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X00_Y02.SB_T3_WEST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y02.SB_T3_WEST_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T4_WEST_SB_OUT_B16","Tile_X00_Y02.SB_T4_EAST_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T4_WEST_SB_OUT_B1","Tile_X00_Y02.SB_T4_EAST_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T4_WEST_SB_IN_B1.0","Tile_X00_Y02.SB_T4_EAST_SB_OUT_B1"],
          ["Tile_X01_Y02.SB_T4_WEST_SB_IN_B16.0","Tile_X00_Y02.SB_T4_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X00_Y02.SB_T4_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y02.SB_T4_SOUTH_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X00_Y02.SB_T4_WEST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X00_Y02.SB_T4_WEST_SB_IN_B1.0"],
          ["read_config_data_or_final.I0","Tile_X00_Y02.read_config_data"],
          ["const_2_16.out","Tile_X00_Y02.tile_id"],
          ["Tile_X01_Y01.SB_T0_NORTH_SB_OUT_B16","Tile_X01_Y00.f2io_16.0"],
          ["Tile_X01_Y01.SB_T1_NORTH_SB_OUT_B1","Tile_X01_Y00.f2io_1.0"],
          ["self.glb2io_1_X01_Y00","Tile_X01_Y00.glb2io_1"],
          ["self.glb2io_16_X01_Y00","Tile_X01_Y00.glb2io_16"],
          ["Tile_X01_Y01.SB_T1_NORTH_SB_IN_B1.0","Tile_X01_Y00.io2f_1"],
          ["Tile_X01_Y01.SB_T0_NORTH_SB_IN_B16.0","Tile_X01_Y00.io2f_16"],
          ["self.io2glb_1_X01_Y00","Tile_X01_Y00.io2glb_1"],
          ["self.io2glb_16_X01_Y00","Tile_X01_Y00.io2glb_16"],
          ["const_256_16.out","Tile_X01_Y00.tile_id"],
          ["Tile_X02_Y01.SB_T0_WEST_SB_OUT_B16","Tile_X01_Y01.SB_T0_EAST_SB_IN_B16.0"],
          ["Tile_X02_Y01.SB_T0_WEST_SB_OUT_B1","Tile_X01_Y01.SB_T0_EAST_SB_IN_B1.0"],
          ["Tile_X02_Y01.SB_T0_WEST_SB_IN_B1.0","Tile_X01_Y01.SB_T0_EAST_SB_OUT_B1"],
          ["Tile_X02_Y01.SB_T0_WEST_SB_IN_B16.0","Tile_X01_Y01.SB_T0_EAST_SB_OUT_B16"],
          ["const_0_1.out","Tile_X01_Y01.SB_T0_NORTH_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T0_NORTH_SB_OUT_B16","Tile_X01_Y01.SB_T0_SOUTH_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T0_NORTH_SB_OUT_B1","Tile_X01_Y01.SB_T0_SOUTH_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T0_NORTH_SB_IN_B1.0","Tile_X01_Y01.SB_T0_SOUTH_SB_OUT_B1"],
          ["Tile_X01_Y02.SB_T0_NORTH_SB_IN_B16.0","Tile_X01_Y01.SB_T0_SOUTH_SB_OUT_B16"],
          ["Tile_X02_Y01.SB_T1_WEST_SB_OUT_B16","Tile_X01_Y01.SB_T1_EAST_SB_IN_B16.0"],
          ["Tile_X02_Y01.SB_T1_WEST_SB_OUT_B1","Tile_X01_Y01.SB_T1_EAST_SB_IN_B1.0"],
          ["Tile_X02_Y01.SB_T1_WEST_SB_IN_B1.0","Tile_X01_Y01.SB_T1_EAST_SB_OUT_B1"],
          ["Tile_X02_Y01.SB_T1_WEST_SB_IN_B16.0","Tile_X01_Y01.SB_T1_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X01_Y01.SB_T1_NORTH_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T1_NORTH_SB_OUT_B16","Tile_X01_Y01.SB_T1_SOUTH_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T1_NORTH_SB_OUT_B1","Tile_X01_Y01.SB_T1_SOUTH_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T1_NORTH_SB_IN_B1.0","Tile_X01_Y01.SB_T1_SOUTH_SB_OUT_B1"],
          ["Tile_X01_Y02.SB_T1_NORTH_SB_IN_B16.0","Tile_X01_Y01.SB_T1_SOUTH_SB_OUT_B16"],
          ["Tile_X02_Y01.SB_T2_WEST_SB_OUT_B16","Tile_X01_Y01.SB_T2_EAST_SB_IN_B16.0"],
          ["Tile_X02_Y01.SB_T2_WEST_SB_OUT_B1","Tile_X01_Y01.SB_T2_EAST_SB_IN_B1.0"],
          ["Tile_X02_Y01.SB_T2_WEST_SB_IN_B1.0","Tile_X01_Y01.SB_T2_EAST_SB_OUT_B1"],
          ["Tile_X02_Y01.SB_T2_WEST_SB_IN_B16.0","Tile_X01_Y01.SB_T2_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X01_Y01.SB_T2_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X01_Y01.SB_T2_NORTH_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T2_NORTH_SB_OUT_B16","Tile_X01_Y01.SB_T2_SOUTH_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T2_NORTH_SB_OUT_B1","Tile_X01_Y01.SB_T2_SOUTH_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T2_NORTH_SB_IN_B1.0","Tile_X01_Y01.SB_T2_SOUTH_SB_OUT_B1"],
          ["Tile_X01_Y02.SB_T2_NORTH_SB_IN_B16.0","Tile_X01_Y01.SB_T2_SOUTH_SB_OUT_B16"],
          ["Tile_X02_Y01.SB_T3_WEST_SB_OUT_B16","Tile_X01_Y01.SB_T3_EAST_SB_IN_B16.0"],
          ["Tile_X02_Y01.SB_T3_WEST_SB_OUT_B1","Tile_X01_Y01.SB_T3_EAST_SB_IN_B1.0"],
          ["Tile_X02_Y01.SB_T3_WEST_SB_IN_B1.0","Tile_X01_Y01.SB_T3_EAST_SB_OUT_B1"],
          ["Tile_X02_Y01.SB_T3_WEST_SB_IN_B16.0","Tile_X01_Y01.SB_T3_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X01_Y01.SB_T3_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X01_Y01.SB_T3_NORTH_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T3_NORTH_SB_OUT_B16","Tile_X01_Y01.SB_T3_SOUTH_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T3_NORTH_SB_OUT_B1","Tile_X01_Y01.SB_T3_SOUTH_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T3_NORTH_SB_IN_B1.0","Tile_X01_Y01.SB_T3_SOUTH_SB_OUT_B1"],
          ["Tile_X01_Y02.SB_T3_NORTH_SB_IN_B16.0","Tile_X01_Y01.SB_T3_SOUTH_SB_OUT_B16"],
          ["Tile_X02_Y01.SB_T4_WEST_SB_OUT_B16","Tile_X01_Y01.SB_T4_EAST_SB_IN_B16.0"],
          ["Tile_X02_Y01.SB_T4_WEST_SB_OUT_B1","Tile_X01_Y01.SB_T4_EAST_SB_IN_B1.0"],
          ["Tile_X02_Y01.SB_T4_WEST_SB_IN_B1.0","Tile_X01_Y01.SB_T4_EAST_SB_OUT_B1"],
          ["Tile_X02_Y01.SB_T4_WEST_SB_IN_B16.0","Tile_X01_Y01.SB_T4_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X01_Y01.SB_T4_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X01_Y01.SB_T4_NORTH_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T4_NORTH_SB_OUT_B16","Tile_X01_Y01.SB_T4_SOUTH_SB_IN_B16.0"],
          ["Tile_X01_Y02.SB_T4_NORTH_SB_OUT_B1","Tile_X01_Y01.SB_T4_SOUTH_SB_IN_B1.0"],
          ["Tile_X01_Y02.SB_T4_NORTH_SB_IN_B1.0","Tile_X01_Y01.SB_T4_SOUTH_SB_OUT_B1"],
          ["Tile_X01_Y02.SB_T4_NORTH_SB_IN_B16.0","Tile_X01_Y01.SB_T4_SOUTH_SB_OUT_B16"],
          ["self.clk","Tile_X01_Y01.clk"],
          ["Tile_X01_Y02.clk","Tile_X01_Y01.clk_out"],
          ["self.config.0","Tile_X01_Y01.config"],
          ["Tile_X01_Y02.config","Tile_X01_Y01.config_out"],
          ["Tile_X01_Y02.read_config_data_in","Tile_X01_Y01.read_config_data"],
          ["const_0_32.out","Tile_X01_Y01.read_config_data_in"],
          ["self.reset","Tile_X01_Y01.reset"],
          ["Tile_X01_Y02.reset","Tile_X01_Y01.reset_out"],
          ["self.stall","Tile_X01_Y01.stall"],
          ["Tile_X01_Y02.stall","Tile_X01_Y01.stall_out"],
          ["const_257_16.out","Tile_X01_Y01.tile_id"],
          ["Tile_X02_Y02.SB_T0_WEST_SB_OUT_B16","Tile_X01_Y02.SB_T0_EAST_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T0_WEST_SB_OUT_B1","Tile_X01_Y02.SB_T0_EAST_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T0_WEST_SB_IN_B1.0","Tile_X01_Y02.SB_T0_EAST_SB_OUT_B1"],
          ["Tile_X02_Y02.SB_T0_WEST_SB_IN_B16.0","Tile_X01_Y02.SB_T0_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X01_Y02.SB_T0_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X01_Y02.SB_T0_SOUTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T1_WEST_SB_OUT_B16","Tile_X01_Y02.SB_T1_EAST_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T1_WEST_SB_OUT_B1","Tile_X01_Y02.SB_T1_EAST_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T1_WEST_SB_IN_B1.0","Tile_X01_Y02.SB_T1_EAST_SB_OUT_B1"],
          ["Tile_X02_Y02.SB_T1_WEST_SB_IN_B16.0","Tile_X01_Y02.SB_T1_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X01_Y02.SB_T1_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X01_Y02.SB_T1_SOUTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T2_WEST_SB_OUT_B16","Tile_X01_Y02.SB_T2_EAST_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T2_WEST_SB_OUT_B1","Tile_X01_Y02.SB_T2_EAST_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T2_WEST_SB_IN_B1.0","Tile_X01_Y02.SB_T2_EAST_SB_OUT_B1"],
          ["Tile_X02_Y02.SB_T2_WEST_SB_IN_B16.0","Tile_X01_Y02.SB_T2_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X01_Y02.SB_T2_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X01_Y02.SB_T2_SOUTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T3_WEST_SB_OUT_B16","Tile_X01_Y02.SB_T3_EAST_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T3_WEST_SB_OUT_B1","Tile_X01_Y02.SB_T3_EAST_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T3_WEST_SB_IN_B1.0","Tile_X01_Y02.SB_T3_EAST_SB_OUT_B1"],
          ["Tile_X02_Y02.SB_T3_WEST_SB_IN_B16.0","Tile_X01_Y02.SB_T3_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X01_Y02.SB_T3_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X01_Y02.SB_T3_SOUTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T4_WEST_SB_OUT_B16","Tile_X01_Y02.SB_T4_EAST_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T4_WEST_SB_OUT_B1","Tile_X01_Y02.SB_T4_EAST_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T4_WEST_SB_IN_B1.0","Tile_X01_Y02.SB_T4_EAST_SB_OUT_B1"],
          ["Tile_X02_Y02.SB_T4_WEST_SB_IN_B16.0","Tile_X01_Y02.SB_T4_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X01_Y02.SB_T4_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X01_Y02.SB_T4_SOUTH_SB_IN_B1.0"],
          ["read_config_data_or_final.I1","Tile_X01_Y02.read_config_data"],
          ["const_258_16.out","Tile_X01_Y02.tile_id"],
          ["Tile_X02_Y01.SB_T0_NORTH_SB_OUT_B16","Tile_X02_Y00.f2io_16.0"],
          ["Tile_X02_Y01.SB_T1_NORTH_SB_OUT_B1","Tile_X02_Y00.f2io_1.0"],
          ["self.glb2io_1_X02_Y00","Tile_X02_Y00.glb2io_1"],
          ["self.glb2io_16_X02_Y00","Tile_X02_Y00.glb2io_16"],
          ["Tile_X02_Y01.SB_T1_NORTH_SB_IN_B1.0","Tile_X02_Y00.io2f_1"],
          ["Tile_X02_Y01.SB_T0_NORTH_SB_IN_B16.0","Tile_X02_Y00.io2f_16"],
          ["self.io2glb_1_X02_Y00","Tile_X02_Y00.io2glb_1"],
          ["self.io2glb_16_X02_Y00","Tile_X02_Y00.io2glb_16"],
          ["const_512_16.out","Tile_X02_Y00.tile_id"],
          ["Tile_X03_Y01.SB_T0_WEST_SB_OUT_B16","Tile_X02_Y01.SB_T0_EAST_SB_IN_B16.0"],
          ["Tile_X03_Y01.SB_T0_WEST_SB_OUT_B1","Tile_X02_Y01.SB_T0_EAST_SB_IN_B1.0"],
          ["Tile_X03_Y01.SB_T0_WEST_SB_IN_B1.0","Tile_X02_Y01.SB_T0_EAST_SB_OUT_B1"],
          ["Tile_X03_Y01.SB_T0_WEST_SB_IN_B16.0","Tile_X02_Y01.SB_T0_EAST_SB_OUT_B16"],
          ["const_0_1.out","Tile_X02_Y01.SB_T0_NORTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T0_NORTH_SB_OUT_B16","Tile_X02_Y01.SB_T0_SOUTH_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T0_NORTH_SB_OUT_B1","Tile_X02_Y01.SB_T0_SOUTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T0_NORTH_SB_IN_B1.0","Tile_X02_Y01.SB_T0_SOUTH_SB_OUT_B1"],
          ["Tile_X02_Y02.SB_T0_NORTH_SB_IN_B16.0","Tile_X02_Y01.SB_T0_SOUTH_SB_OUT_B16"],
          ["Tile_X03_Y01.SB_T1_WEST_SB_OUT_B16","Tile_X02_Y01.SB_T1_EAST_SB_IN_B16.0"],
          ["Tile_X03_Y01.SB_T1_WEST_SB_OUT_B1","Tile_X02_Y01.SB_T1_EAST_SB_IN_B1.0"],
          ["Tile_X03_Y01.SB_T1_WEST_SB_IN_B1.0","Tile_X02_Y01.SB_T1_EAST_SB_OUT_B1"],
          ["Tile_X03_Y01.SB_T1_WEST_SB_IN_B16.0","Tile_X02_Y01.SB_T1_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X02_Y01.SB_T1_NORTH_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T1_NORTH_SB_OUT_B16","Tile_X02_Y01.SB_T1_SOUTH_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T1_NORTH_SB_OUT_B1","Tile_X02_Y01.SB_T1_SOUTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T1_NORTH_SB_IN_B1.0","Tile_X02_Y01.SB_T1_SOUTH_SB_OUT_B1"],
          ["Tile_X02_Y02.SB_T1_NORTH_SB_IN_B16.0","Tile_X02_Y01.SB_T1_SOUTH_SB_OUT_B16"],
          ["Tile_X03_Y01.SB_T2_WEST_SB_OUT_B16","Tile_X02_Y01.SB_T2_EAST_SB_IN_B16.0"],
          ["Tile_X03_Y01.SB_T2_WEST_SB_OUT_B1","Tile_X02_Y01.SB_T2_EAST_SB_IN_B1.0"],
          ["Tile_X03_Y01.SB_T2_WEST_SB_IN_B1.0","Tile_X02_Y01.SB_T2_EAST_SB_OUT_B1"],
          ["Tile_X03_Y01.SB_T2_WEST_SB_IN_B16.0","Tile_X02_Y01.SB_T2_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X02_Y01.SB_T2_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X02_Y01.SB_T2_NORTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T2_NORTH_SB_OUT_B16","Tile_X02_Y01.SB_T2_SOUTH_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T2_NORTH_SB_OUT_B1","Tile_X02_Y01.SB_T2_SOUTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T2_NORTH_SB_IN_B1.0","Tile_X02_Y01.SB_T2_SOUTH_SB_OUT_B1"],
          ["Tile_X02_Y02.SB_T2_NORTH_SB_IN_B16.0","Tile_X02_Y01.SB_T2_SOUTH_SB_OUT_B16"],
          ["Tile_X03_Y01.SB_T3_WEST_SB_OUT_B16","Tile_X02_Y01.SB_T3_EAST_SB_IN_B16.0"],
          ["Tile_X03_Y01.SB_T3_WEST_SB_OUT_B1","Tile_X02_Y01.SB_T3_EAST_SB_IN_B1.0"],
          ["Tile_X03_Y01.SB_T3_WEST_SB_IN_B1.0","Tile_X02_Y01.SB_T3_EAST_SB_OUT_B1"],
          ["Tile_X03_Y01.SB_T3_WEST_SB_IN_B16.0","Tile_X02_Y01.SB_T3_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X02_Y01.SB_T3_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X02_Y01.SB_T3_NORTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T3_NORTH_SB_OUT_B16","Tile_X02_Y01.SB_T3_SOUTH_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T3_NORTH_SB_OUT_B1","Tile_X02_Y01.SB_T3_SOUTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T3_NORTH_SB_IN_B1.0","Tile_X02_Y01.SB_T3_SOUTH_SB_OUT_B1"],
          ["Tile_X02_Y02.SB_T3_NORTH_SB_IN_B16.0","Tile_X02_Y01.SB_T3_SOUTH_SB_OUT_B16"],
          ["Tile_X03_Y01.SB_T4_WEST_SB_OUT_B16","Tile_X02_Y01.SB_T4_EAST_SB_IN_B16.0"],
          ["Tile_X03_Y01.SB_T4_WEST_SB_OUT_B1","Tile_X02_Y01.SB_T4_EAST_SB_IN_B1.0"],
          ["Tile_X03_Y01.SB_T4_WEST_SB_IN_B1.0","Tile_X02_Y01.SB_T4_EAST_SB_OUT_B1"],
          ["Tile_X03_Y01.SB_T4_WEST_SB_IN_B16.0","Tile_X02_Y01.SB_T4_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X02_Y01.SB_T4_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X02_Y01.SB_T4_NORTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T4_NORTH_SB_OUT_B16","Tile_X02_Y01.SB_T4_SOUTH_SB_IN_B16.0"],
          ["Tile_X02_Y02.SB_T4_NORTH_SB_OUT_B1","Tile_X02_Y01.SB_T4_SOUTH_SB_IN_B1.0"],
          ["Tile_X02_Y02.SB_T4_NORTH_SB_IN_B1.0","Tile_X02_Y01.SB_T4_SOUTH_SB_OUT_B1"],
          ["Tile_X02_Y02.SB_T4_NORTH_SB_IN_B16.0","Tile_X02_Y01.SB_T4_SOUTH_SB_OUT_B16"],
          ["self.clk","Tile_X02_Y01.clk"],
          ["Tile_X02_Y02.clk","Tile_X02_Y01.clk_out"],
          ["self.config.0","Tile_X02_Y01.config"],
          ["Tile_X02_Y02.config","Tile_X02_Y01.config_out"],
          ["Tile_X02_Y02.read_config_data_in","Tile_X02_Y01.read_config_data"],
          ["const_0_32.out","Tile_X02_Y01.read_config_data_in"],
          ["self.reset","Tile_X02_Y01.reset"],
          ["Tile_X02_Y02.reset","Tile_X02_Y01.reset_out"],
          ["self.stall","Tile_X02_Y01.stall"],
          ["Tile_X02_Y02.stall","Tile_X02_Y01.stall_out"],
          ["const_513_16.out","Tile_X02_Y01.tile_id"],
          ["Tile_X03_Y02.SB_T0_WEST_SB_OUT_B16","Tile_X02_Y02.SB_T0_EAST_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T0_WEST_SB_OUT_B1","Tile_X02_Y02.SB_T0_EAST_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T0_WEST_SB_IN_B1.0","Tile_X02_Y02.SB_T0_EAST_SB_OUT_B1"],
          ["Tile_X03_Y02.SB_T0_WEST_SB_IN_B16.0","Tile_X02_Y02.SB_T0_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X02_Y02.SB_T0_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X02_Y02.SB_T0_SOUTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T1_WEST_SB_OUT_B16","Tile_X02_Y02.SB_T1_EAST_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T1_WEST_SB_OUT_B1","Tile_X02_Y02.SB_T1_EAST_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T1_WEST_SB_IN_B1.0","Tile_X02_Y02.SB_T1_EAST_SB_OUT_B1"],
          ["Tile_X03_Y02.SB_T1_WEST_SB_IN_B16.0","Tile_X02_Y02.SB_T1_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X02_Y02.SB_T1_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X02_Y02.SB_T1_SOUTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T2_WEST_SB_OUT_B16","Tile_X02_Y02.SB_T2_EAST_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T2_WEST_SB_OUT_B1","Tile_X02_Y02.SB_T2_EAST_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T2_WEST_SB_IN_B1.0","Tile_X02_Y02.SB_T2_EAST_SB_OUT_B1"],
          ["Tile_X03_Y02.SB_T2_WEST_SB_IN_B16.0","Tile_X02_Y02.SB_T2_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X02_Y02.SB_T2_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X02_Y02.SB_T2_SOUTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T3_WEST_SB_OUT_B16","Tile_X02_Y02.SB_T3_EAST_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T3_WEST_SB_OUT_B1","Tile_X02_Y02.SB_T3_EAST_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T3_WEST_SB_IN_B1.0","Tile_X02_Y02.SB_T3_EAST_SB_OUT_B1"],
          ["Tile_X03_Y02.SB_T3_WEST_SB_IN_B16.0","Tile_X02_Y02.SB_T3_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X02_Y02.SB_T3_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X02_Y02.SB_T3_SOUTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T4_WEST_SB_OUT_B16","Tile_X02_Y02.SB_T4_EAST_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T4_WEST_SB_OUT_B1","Tile_X02_Y02.SB_T4_EAST_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T4_WEST_SB_IN_B1.0","Tile_X02_Y02.SB_T4_EAST_SB_OUT_B1"],
          ["Tile_X03_Y02.SB_T4_WEST_SB_IN_B16.0","Tile_X02_Y02.SB_T4_EAST_SB_OUT_B16"],
          ["const_0_16.out","Tile_X02_Y02.SB_T4_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X02_Y02.SB_T4_SOUTH_SB_IN_B1.0"],
          ["read_config_data_or_final.I2","Tile_X02_Y02.read_config_data"],
          ["const_514_16.out","Tile_X02_Y02.tile_id"],
          ["Tile_X03_Y01.SB_T0_NORTH_SB_OUT_B16","Tile_X03_Y00.f2io_16.0"],
          ["Tile_X03_Y01.SB_T1_NORTH_SB_OUT_B1","Tile_X03_Y00.f2io_1.0"],
          ["self.glb2io_1_X03_Y00","Tile_X03_Y00.glb2io_1"],
          ["self.glb2io_16_X03_Y00","Tile_X03_Y00.glb2io_16"],
          ["Tile_X03_Y01.SB_T1_NORTH_SB_IN_B1.0","Tile_X03_Y00.io2f_1"],
          ["Tile_X03_Y01.SB_T0_NORTH_SB_IN_B16.0","Tile_X03_Y00.io2f_16"],
          ["self.io2glb_1_X03_Y00","Tile_X03_Y00.io2glb_1"],
          ["self.io2glb_16_X03_Y00","Tile_X03_Y00.io2glb_16"],
          ["const_768_16.out","Tile_X03_Y00.tile_id"],
          ["const_0_16.out","Tile_X03_Y01.SB_T0_EAST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y01.SB_T0_EAST_SB_IN_B1.0"],
          ["const_0_1.out","Tile_X03_Y01.SB_T0_NORTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T0_NORTH_SB_OUT_B16","Tile_X03_Y01.SB_T0_SOUTH_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T0_NORTH_SB_OUT_B1","Tile_X03_Y01.SB_T0_SOUTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T0_NORTH_SB_IN_B1.0","Tile_X03_Y01.SB_T0_SOUTH_SB_OUT_B1"],
          ["Tile_X03_Y02.SB_T0_NORTH_SB_IN_B16.0","Tile_X03_Y01.SB_T0_SOUTH_SB_OUT_B16"],
          ["const_0_16.out","Tile_X03_Y01.SB_T1_EAST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y01.SB_T1_EAST_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y01.SB_T1_NORTH_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T1_NORTH_SB_OUT_B16","Tile_X03_Y01.SB_T1_SOUTH_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T1_NORTH_SB_OUT_B1","Tile_X03_Y01.SB_T1_SOUTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T1_NORTH_SB_IN_B1.0","Tile_X03_Y01.SB_T1_SOUTH_SB_OUT_B1"],
          ["Tile_X03_Y02.SB_T1_NORTH_SB_IN_B16.0","Tile_X03_Y01.SB_T1_SOUTH_SB_OUT_B16"],
          ["const_0_16.out","Tile_X03_Y01.SB_T2_EAST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y01.SB_T2_EAST_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y01.SB_T2_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y01.SB_T2_NORTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T2_NORTH_SB_OUT_B16","Tile_X03_Y01.SB_T2_SOUTH_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T2_NORTH_SB_OUT_B1","Tile_X03_Y01.SB_T2_SOUTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T2_NORTH_SB_IN_B1.0","Tile_X03_Y01.SB_T2_SOUTH_SB_OUT_B1"],
          ["Tile_X03_Y02.SB_T2_NORTH_SB_IN_B16.0","Tile_X03_Y01.SB_T2_SOUTH_SB_OUT_B16"],
          ["const_0_16.out","Tile_X03_Y01.SB_T3_EAST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y01.SB_T3_EAST_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y01.SB_T3_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y01.SB_T3_NORTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T3_NORTH_SB_OUT_B16","Tile_X03_Y01.SB_T3_SOUTH_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T3_NORTH_SB_OUT_B1","Tile_X03_Y01.SB_T3_SOUTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T3_NORTH_SB_IN_B1.0","Tile_X03_Y01.SB_T3_SOUTH_SB_OUT_B1"],
          ["Tile_X03_Y02.SB_T3_NORTH_SB_IN_B16.0","Tile_X03_Y01.SB_T3_SOUTH_SB_OUT_B16"],
          ["const_0_16.out","Tile_X03_Y01.SB_T4_EAST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y01.SB_T4_EAST_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y01.SB_T4_NORTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y01.SB_T4_NORTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T4_NORTH_SB_OUT_B16","Tile_X03_Y01.SB_T4_SOUTH_SB_IN_B16.0"],
          ["Tile_X03_Y02.SB_T4_NORTH_SB_OUT_B1","Tile_X03_Y01.SB_T4_SOUTH_SB_IN_B1.0"],
          ["Tile_X03_Y02.SB_T4_NORTH_SB_IN_B1.0","Tile_X03_Y01.SB_T4_SOUTH_SB_OUT_B1"],
          ["Tile_X03_Y02.SB_T4_NORTH_SB_IN_B16.0","Tile_X03_Y01.SB_T4_SOUTH_SB_OUT_B16"],
          ["self.clk","Tile_X03_Y01.clk"],
          ["Tile_X03_Y02.clk","Tile_X03_Y01.clk_out"],
          ["self.config.0","Tile_X03_Y01.config"],
          ["Tile_X03_Y02.config","Tile_X03_Y01.config_out"],
          ["Tile_X03_Y02.read_config_data_in","Tile_X03_Y01.read_config_data"],
          ["const_0_32.out","Tile_X03_Y01.read_config_data_in"],
          ["self.reset","Tile_X03_Y01.reset"],
          ["Tile_X03_Y02.reset","Tile_X03_Y01.reset_out"],
          ["self.stall","Tile_X03_Y01.stall"],
          ["Tile_X03_Y02.stall","Tile_X03_Y01.stall_out"],
          ["const_769_16.out","Tile_X03_Y01.tile_id"],
          ["const_0_16.out","Tile_X03_Y02.SB_T0_EAST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y02.SB_T0_EAST_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y02.SB_T0_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y02.SB_T0_SOUTH_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y02.SB_T1_EAST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y02.SB_T1_EAST_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y02.SB_T1_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y02.SB_T1_SOUTH_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y02.SB_T2_EAST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y02.SB_T2_EAST_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y02.SB_T2_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y02.SB_T2_SOUTH_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y02.SB_T3_EAST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y02.SB_T3_EAST_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y02.SB_T3_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y02.SB_T3_SOUTH_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y02.SB_T4_EAST_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y02.SB_T4_EAST_SB_IN_B1.0"],
          ["const_0_16.out","Tile_X03_Y02.SB_T4_SOUTH_SB_IN_B16.0"],
          ["const_0_1.out","Tile_X03_Y02.SB_T4_SOUTH_SB_IN_B1.0"],
          ["read_config_data_or_final.I3","Tile_X03_Y02.read_config_data"],
          ["const_770_16.out","Tile_X03_Y02.tile_id"],
          ["self.read_config_data","read_config_data_or_final.O"]
        ]
      },
      "MemCore":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["clk_in",["Named","coreir.clkIn"]],
          ["data_in",["Array",16,"BitIn"]],
          ["addr_in",["Array",16,"BitIn"]],
          ["data_out",["Array",16,"Bit"]],
          ["flush",["Array",1,"BitIn"]],
          ["wen_in",["Array",1,"BitIn"]],
          ["ren_in",["Array",1,"BitIn"]],
          ["stall",["Array",4,"BitIn"]],
          ["valid_out",["Array",1,"Bit"]],
          ["switch_db",["Array",1,"BitIn"]],
          ["config_0",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["config_1",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["config_2",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["config_3",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["config_4",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["config_5",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["config_6",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["config_7",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["read_config_data_0",["Array",32,"Bit"]],
          ["read_config_data_1",["Array",32,"Bit"]],
          ["read_config_data_2",["Array",32,"Bit"]],
          ["read_config_data_3",["Array",32,"Bit"]],
          ["read_config_data_4",["Array",32,"Bit"]],
          ["read_config_data_5",["Array",32,"Bit"]],
          ["read_config_data_6",["Array",32,"Bit"]],
          ["read_config_data_7",["Array",32,"Bit"]]
        ]],
        "instances":{
          "Invert1_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",1]}
          },
          "OR_config_addr_FEATURE":{
            "modref":"global.Or8x8"
          },
          "OR_config_data_FEATURE":{
            "modref":"global.Or8x32"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "memory_core_inst0":{
            "modref":"global.memory_core"
          }
        },
        "connections":[
          ["self.stall.0","Invert1_inst0.in.0"],
          ["memory_core_inst0.clk_en","Invert1_inst0.out.0"],
          ["self.config_0.config_addr","OR_config_addr_FEATURE.I0"],
          ["self.config_1.config_addr","OR_config_addr_FEATURE.I1"],
          ["self.config_2.config_addr","OR_config_addr_FEATURE.I2"],
          ["self.config_3.config_addr","OR_config_addr_FEATURE.I3"],
          ["self.config_4.config_addr","OR_config_addr_FEATURE.I4"],
          ["self.config_5.config_addr","OR_config_addr_FEATURE.I5"],
          ["self.config_6.config_addr","OR_config_addr_FEATURE.I6"],
          ["self.config_7.config_addr","OR_config_addr_FEATURE.I7"],
          ["memory_core_inst0.config_addr.24","OR_config_addr_FEATURE.O.0"],
          ["memory_core_inst0.config_addr.25","OR_config_addr_FEATURE.O.1"],
          ["memory_core_inst0.config_addr.26","OR_config_addr_FEATURE.O.2"],
          ["memory_core_inst0.config_addr.27","OR_config_addr_FEATURE.O.3"],
          ["memory_core_inst0.config_addr.28","OR_config_addr_FEATURE.O.4"],
          ["memory_core_inst0.config_addr.29","OR_config_addr_FEATURE.O.5"],
          ["memory_core_inst0.config_addr.30","OR_config_addr_FEATURE.O.6"],
          ["memory_core_inst0.config_addr.31","OR_config_addr_FEATURE.O.7"],
          ["self.config_0.config_data","OR_config_data_FEATURE.I0"],
          ["self.config_1.config_data","OR_config_data_FEATURE.I1"],
          ["self.config_2.config_data","OR_config_data_FEATURE.I2"],
          ["self.config_3.config_data","OR_config_data_FEATURE.I3"],
          ["self.config_4.config_data","OR_config_data_FEATURE.I4"],
          ["self.config_5.config_data","OR_config_data_FEATURE.I5"],
          ["self.config_6.config_data","OR_config_data_FEATURE.I6"],
          ["self.config_7.config_data","OR_config_data_FEATURE.I7"],
          ["memory_core_inst0.config_data","OR_config_data_FEATURE.O"],
          ["memory_core_inst0.chain_wen_in","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.0","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.10","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.11","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.12","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.13","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.14","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.15","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.16","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.17","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.18","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.19","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.1","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.20","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.21","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.22","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.23","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.2","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.3","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.4","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.5","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.6","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.7","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.8","bit_const_0_None.out"],
          ["memory_core_inst0.config_addr.9","bit_const_0_None.out"],
          ["memory_core_inst0.config_read","bit_const_1_None.out"],
          ["memory_core_inst0.config_write","bit_const_1_None.out"],
          ["memory_core_inst0.chain_in","const_0_16.out"],
          ["self.addr_in","memory_core_inst0.addr_in"],
          ["self.clk_in","memory_core_inst0.clk_in"],
          ["self.config_0.write.0","memory_core_inst0.config_en"],
          ["self.config_7.write.0","memory_core_inst0.config_en_db"],
          ["self.config_6.write.0","memory_core_inst0.config_en_fifo"],
          ["self.config_5.write.0","memory_core_inst0.config_en_linebuf"],
          ["self.config_1.write.0","memory_core_inst0.config_en_sram.0"],
          ["self.config_2.write.0","memory_core_inst0.config_en_sram.1"],
          ["self.config_3.write.0","memory_core_inst0.config_en_sram.2"],
          ["self.config_4.write.0","memory_core_inst0.config_en_sram.3"],
          ["self.data_in","memory_core_inst0.data_in"],
          ["self.data_out","memory_core_inst0.data_out"],
          ["self.flush.0","memory_core_inst0.flush"],
          ["self.read_config_data_0","memory_core_inst0.read_data"],
          ["self.read_config_data_7","memory_core_inst0.read_data_db"],
          ["self.read_config_data_6","memory_core_inst0.read_data_fifo"],
          ["self.read_config_data_5","memory_core_inst0.read_data_linebuf"],
          ["self.read_config_data_1","memory_core_inst0.read_data_sram_0"],
          ["self.read_config_data_2","memory_core_inst0.read_data_sram_1"],
          ["self.read_config_data_3","memory_core_inst0.read_data_sram_2"],
          ["self.read_config_data_4","memory_core_inst0.read_data_sram_3"],
          ["self.ren_in.0","memory_core_inst0.ren_in"],
          ["self.reset","memory_core_inst0.reset"],
          ["self.switch_db.0","memory_core_inst0.switch_db"],
          ["self.valid_out.0","memory_core_inst0.valid_out"],
          ["self.wen_in.0","memory_core_inst0.wen_in"]
        ]
      },
      "Mux17x32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["I2",["Array",32,"BitIn"]],
          ["I3",["Array",32,"BitIn"]],
          ["I4",["Array",32,"BitIn"]],
          ["I5",["Array",32,"BitIn"]],
          ["I6",["Array",32,"BitIn"]],
          ["I7",["Array",32,"BitIn"]],
          ["I8",["Array",32,"BitIn"]],
          ["I9",["Array",32,"BitIn"]],
          ["I10",["Array",32,"BitIn"]],
          ["I11",["Array",32,"BitIn"]],
          ["I12",["Array",32,"BitIn"]],
          ["I13",["Array",32,"BitIn"]],
          ["I14",["Array",32,"BitIn"]],
          ["I15",["Array",32,"BitIn"]],
          ["I16",["Array",32,"BitIn"]],
          ["S",["Array",5,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux17x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",17], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux17x32_inst0.in.data.0"],
          ["self.I10","coreir_commonlib_mux17x32_inst0.in.data.10"],
          ["self.I11","coreir_commonlib_mux17x32_inst0.in.data.11"],
          ["self.I12","coreir_commonlib_mux17x32_inst0.in.data.12"],
          ["self.I13","coreir_commonlib_mux17x32_inst0.in.data.13"],
          ["self.I14","coreir_commonlib_mux17x32_inst0.in.data.14"],
          ["self.I15","coreir_commonlib_mux17x32_inst0.in.data.15"],
          ["self.I16","coreir_commonlib_mux17x32_inst0.in.data.16"],
          ["self.I1","coreir_commonlib_mux17x32_inst0.in.data.1"],
          ["self.I2","coreir_commonlib_mux17x32_inst0.in.data.2"],
          ["self.I3","coreir_commonlib_mux17x32_inst0.in.data.3"],
          ["self.I4","coreir_commonlib_mux17x32_inst0.in.data.4"],
          ["self.I5","coreir_commonlib_mux17x32_inst0.in.data.5"],
          ["self.I6","coreir_commonlib_mux17x32_inst0.in.data.6"],
          ["self.I7","coreir_commonlib_mux17x32_inst0.in.data.7"],
          ["self.I8","coreir_commonlib_mux17x32_inst0.in.data.8"],
          ["self.I9","coreir_commonlib_mux17x32_inst0.in.data.9"],
          ["self.S","coreir_commonlib_mux17x32_inst0.in.sel"],
          ["self.O","coreir_commonlib_mux17x32_inst0.out"]
        ]
      },
      "Mux2x32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "Mux2xOutBit":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0.in.data.0.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0.in.data.1.0"],
          ["self.S","coreir_commonlib_mux2x1_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0.out.0"]
        ]
      },
      "Mux2xOutBits1":{
        "type":["Record",[
          ["I0",["Array",1,"BitIn"]],
          ["I1",["Array",1,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",1,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x1_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0.out"]
        ]
      },
      "Mux2xOutBits16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xOutBits2":{
        "type":["Record",[
          ["I0",["Array",2,"BitIn"]],
          ["I1",["Array",2,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x2_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",2]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x2_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x2_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x2_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x2_inst0.out"]
        ]
      },
      "Mux2xOutBits3":{
        "type":["Record",[
          ["I0",["Array",3,"BitIn"]],
          ["I1",["Array",3,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",3,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x3_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",3]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x3_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x3_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x3_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x3_inst0.out"]
        ]
      },
      "Mux2xOutBits32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "Mux2xOutBits5":{
        "type":["Record",[
          ["I0",["Array",5,"BitIn"]],
          ["I1",["Array",5,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",5,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x5_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",5]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x5_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x5_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x5_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x5_inst0.out"]
        ]
      },
      "Mux2xOutSInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xOutSInt8":{
        "type":["Record",[
          ["I0",["Array",8,"BitIn"]],
          ["I1",["Array",8,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x8_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",8]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x8_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x8_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x8_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x8_inst0.out"]
        ]
      },
      "Mux2xOutUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xOutUInt32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "Mux2xOutUInt8":{
        "type":["Record",[
          ["I0",["Array",8,"BitIn"]],
          ["I1",["Array",8,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x8_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",8]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x8_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x8_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x8_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x8_inst0.out"]
        ]
      },
      "Mux2xSInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux3x32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["I2",["Array",32,"BitIn"]],
          ["S",["Array",2,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux3x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",3], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux3x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux3x32_inst0.in.data.1"],
          ["self.I2","coreir_commonlib_mux3x32_inst0.in.data.2"],
          ["self.S","coreir_commonlib_mux3x32_inst0.in.sel"],
          ["self.O","coreir_commonlib_mux3x32_inst0.out"]
        ]
      },
      "Mux40x32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["I2",["Array",32,"BitIn"]],
          ["I3",["Array",32,"BitIn"]],
          ["I4",["Array",32,"BitIn"]],
          ["I5",["Array",32,"BitIn"]],
          ["I6",["Array",32,"BitIn"]],
          ["I7",["Array",32,"BitIn"]],
          ["I8",["Array",32,"BitIn"]],
          ["I9",["Array",32,"BitIn"]],
          ["I10",["Array",32,"BitIn"]],
          ["I11",["Array",32,"BitIn"]],
          ["I12",["Array",32,"BitIn"]],
          ["I13",["Array",32,"BitIn"]],
          ["I14",["Array",32,"BitIn"]],
          ["I15",["Array",32,"BitIn"]],
          ["I16",["Array",32,"BitIn"]],
          ["I17",["Array",32,"BitIn"]],
          ["I18",["Array",32,"BitIn"]],
          ["I19",["Array",32,"BitIn"]],
          ["I20",["Array",32,"BitIn"]],
          ["I21",["Array",32,"BitIn"]],
          ["I22",["Array",32,"BitIn"]],
          ["I23",["Array",32,"BitIn"]],
          ["I24",["Array",32,"BitIn"]],
          ["I25",["Array",32,"BitIn"]],
          ["I26",["Array",32,"BitIn"]],
          ["I27",["Array",32,"BitIn"]],
          ["I28",["Array",32,"BitIn"]],
          ["I29",["Array",32,"BitIn"]],
          ["I30",["Array",32,"BitIn"]],
          ["I31",["Array",32,"BitIn"]],
          ["I32",["Array",32,"BitIn"]],
          ["I33",["Array",32,"BitIn"]],
          ["I34",["Array",32,"BitIn"]],
          ["I35",["Array",32,"BitIn"]],
          ["I36",["Array",32,"BitIn"]],
          ["I37",["Array",32,"BitIn"]],
          ["I38",["Array",32,"BitIn"]],
          ["I39",["Array",32,"BitIn"]],
          ["S",["Array",6,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux40x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",40], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux40x32_inst0.in.data.0"],
          ["self.I10","coreir_commonlib_mux40x32_inst0.in.data.10"],
          ["self.I11","coreir_commonlib_mux40x32_inst0.in.data.11"],
          ["self.I12","coreir_commonlib_mux40x32_inst0.in.data.12"],
          ["self.I13","coreir_commonlib_mux40x32_inst0.in.data.13"],
          ["self.I14","coreir_commonlib_mux40x32_inst0.in.data.14"],
          ["self.I15","coreir_commonlib_mux40x32_inst0.in.data.15"],
          ["self.I16","coreir_commonlib_mux40x32_inst0.in.data.16"],
          ["self.I17","coreir_commonlib_mux40x32_inst0.in.data.17"],
          ["self.I18","coreir_commonlib_mux40x32_inst0.in.data.18"],
          ["self.I19","coreir_commonlib_mux40x32_inst0.in.data.19"],
          ["self.I1","coreir_commonlib_mux40x32_inst0.in.data.1"],
          ["self.I20","coreir_commonlib_mux40x32_inst0.in.data.20"],
          ["self.I21","coreir_commonlib_mux40x32_inst0.in.data.21"],
          ["self.I22","coreir_commonlib_mux40x32_inst0.in.data.22"],
          ["self.I23","coreir_commonlib_mux40x32_inst0.in.data.23"],
          ["self.I24","coreir_commonlib_mux40x32_inst0.in.data.24"],
          ["self.I25","coreir_commonlib_mux40x32_inst0.in.data.25"],
          ["self.I26","coreir_commonlib_mux40x32_inst0.in.data.26"],
          ["self.I27","coreir_commonlib_mux40x32_inst0.in.data.27"],
          ["self.I28","coreir_commonlib_mux40x32_inst0.in.data.28"],
          ["self.I29","coreir_commonlib_mux40x32_inst0.in.data.29"],
          ["self.I2","coreir_commonlib_mux40x32_inst0.in.data.2"],
          ["self.I30","coreir_commonlib_mux40x32_inst0.in.data.30"],
          ["self.I31","coreir_commonlib_mux40x32_inst0.in.data.31"],
          ["self.I32","coreir_commonlib_mux40x32_inst0.in.data.32"],
          ["self.I33","coreir_commonlib_mux40x32_inst0.in.data.33"],
          ["self.I34","coreir_commonlib_mux40x32_inst0.in.data.34"],
          ["self.I35","coreir_commonlib_mux40x32_inst0.in.data.35"],
          ["self.I36","coreir_commonlib_mux40x32_inst0.in.data.36"],
          ["self.I37","coreir_commonlib_mux40x32_inst0.in.data.37"],
          ["self.I38","coreir_commonlib_mux40x32_inst0.in.data.38"],
          ["self.I39","coreir_commonlib_mux40x32_inst0.in.data.39"],
          ["self.I3","coreir_commonlib_mux40x32_inst0.in.data.3"],
          ["self.I4","coreir_commonlib_mux40x32_inst0.in.data.4"],
          ["self.I5","coreir_commonlib_mux40x32_inst0.in.data.5"],
          ["self.I6","coreir_commonlib_mux40x32_inst0.in.data.6"],
          ["self.I7","coreir_commonlib_mux40x32_inst0.in.data.7"],
          ["self.I8","coreir_commonlib_mux40x32_inst0.in.data.8"],
          ["self.I9","coreir_commonlib_mux40x32_inst0.in.data.9"],
          ["self.S","coreir_commonlib_mux40x32_inst0.in.sel"],
          ["self.O","coreir_commonlib_mux40x32_inst0.out"]
        ]
      },
      "Mux9x32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["I2",["Array",32,"BitIn"]],
          ["I3",["Array",32,"BitIn"]],
          ["I4",["Array",32,"BitIn"]],
          ["I5",["Array",32,"BitIn"]],
          ["I6",["Array",32,"BitIn"]],
          ["I7",["Array",32,"BitIn"]],
          ["I8",["Array",32,"BitIn"]],
          ["S",["Array",4,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux9x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",9], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux9x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux9x32_inst0.in.data.1"],
          ["self.I2","coreir_commonlib_mux9x32_inst0.in.data.2"],
          ["self.I3","coreir_commonlib_mux9x32_inst0.in.data.3"],
          ["self.I4","coreir_commonlib_mux9x32_inst0.in.data.4"],
          ["self.I5","coreir_commonlib_mux9x32_inst0.in.data.5"],
          ["self.I6","coreir_commonlib_mux9x32_inst0.in.data.6"],
          ["self.I7","coreir_commonlib_mux9x32_inst0.in.data.7"],
          ["self.I8","coreir_commonlib_mux9x32_inst0.in.data.8"],
          ["self.S","coreir_commonlib_mux9x32_inst0.in.sel"],
          ["self.O","coreir_commonlib_mux9x32_inst0.out"]
        ]
      },
      "MuxWithDefaultWrapper_17_32_8_0":{
        "type":["Record",[
          ["I",["Array",17,["Array",32,"BitIn"]]],
          ["S",["Array",8,"BitIn"]],
          ["EN",["Array",1,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "MuxWrapper_17_32_inst0":{
            "modref":"global.MuxWrapper_17_32"
          },
          "MuxWrapper_2_32_inst0":{
            "modref":"global.MuxWrapper_2_32"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_0_32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_17_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h11"]}
          },
          "coreir_ult8_inst0":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.I","MuxWrapper_17_32_inst0.I"],
          ["MuxWrapper_2_32_inst0.I.1","MuxWrapper_17_32_inst0.O"],
          ["self.S.0","MuxWrapper_17_32_inst0.S.0"],
          ["self.S.1","MuxWrapper_17_32_inst0.S.1"],
          ["self.S.2","MuxWrapper_17_32_inst0.S.2"],
          ["self.S.3","MuxWrapper_17_32_inst0.S.3"],
          ["self.S.4","MuxWrapper_17_32_inst0.S.4"],
          ["const_0_32.out","MuxWrapper_2_32_inst0.I.0"],
          ["self.O","MuxWrapper_2_32_inst0.O"],
          ["and_inst0.out","MuxWrapper_2_32_inst0.S.0"],
          ["coreir_ult8_inst0.out","and_inst0.in0"],
          ["self.EN.0","and_inst0.in1"],
          ["coreir_ult8_inst0.in1","const_17_8.out"],
          ["self.S","coreir_ult8_inst0.in0"]
        ]
      },
      "MuxWithDefaultWrapper_9_32_8_0":{
        "type":["Record",[
          ["I",["Array",9,["Array",32,"BitIn"]]],
          ["S",["Array",8,"BitIn"]],
          ["EN",["Array",1,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "MuxWrapper_2_32_inst0":{
            "modref":"global.MuxWrapper_2_32"
          },
          "MuxWrapper_9_32_inst0":{
            "modref":"global.MuxWrapper_9_32"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_0_32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_9_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h09"]}
          },
          "coreir_ult8_inst0":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["const_0_32.out","MuxWrapper_2_32_inst0.I.0"],
          ["MuxWrapper_9_32_inst0.O","MuxWrapper_2_32_inst0.I.1"],
          ["self.O","MuxWrapper_2_32_inst0.O"],
          ["and_inst0.out","MuxWrapper_2_32_inst0.S.0"],
          ["self.I","MuxWrapper_9_32_inst0.I"],
          ["self.S.0","MuxWrapper_9_32_inst0.S.0"],
          ["self.S.1","MuxWrapper_9_32_inst0.S.1"],
          ["self.S.2","MuxWrapper_9_32_inst0.S.2"],
          ["self.S.3","MuxWrapper_9_32_inst0.S.3"],
          ["coreir_ult8_inst0.out","and_inst0.in0"],
          ["self.EN.0","and_inst0.in1"],
          ["coreir_ult8_inst0.in1","const_9_8.out"],
          ["self.S","coreir_ult8_inst0.in0"]
        ]
      },
      "MuxWrapperAOIImpl_1_1":{
        "type":["Record",[
          ["I",["Array",1,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]]
        ]],
        "connections":[
          ["self.O","self.I.0"]
        ]
      },
      "MuxWrapperAOIImpl_1_16":{
        "type":["Record",[
          ["I",["Array",1,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.O","self.I.0"]
        ]
      },
      "MuxWrapperAOIImpl_20_1":{
        "type":["Record",[
          ["I",["Array",20,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["S",["Array",5,"BitIn"]]
        ]],
        "instances":{
          "mux_aoi_20_1_inst0":{
            "modref":"global.mux_aoi_20_1"
          }
        },
        "connections":[
          ["self.I.0","mux_aoi_20_1_inst0.I0"],
          ["self.I.1","mux_aoi_20_1_inst0.I1"],
          ["self.I.10","mux_aoi_20_1_inst0.I10"],
          ["self.I.11","mux_aoi_20_1_inst0.I11"],
          ["self.I.12","mux_aoi_20_1_inst0.I12"],
          ["self.I.13","mux_aoi_20_1_inst0.I13"],
          ["self.I.14","mux_aoi_20_1_inst0.I14"],
          ["self.I.15","mux_aoi_20_1_inst0.I15"],
          ["self.I.16","mux_aoi_20_1_inst0.I16"],
          ["self.I.17","mux_aoi_20_1_inst0.I17"],
          ["self.I.18","mux_aoi_20_1_inst0.I18"],
          ["self.I.19","mux_aoi_20_1_inst0.I19"],
          ["self.I.2","mux_aoi_20_1_inst0.I2"],
          ["self.I.3","mux_aoi_20_1_inst0.I3"],
          ["self.I.4","mux_aoi_20_1_inst0.I4"],
          ["self.I.5","mux_aoi_20_1_inst0.I5"],
          ["self.I.6","mux_aoi_20_1_inst0.I6"],
          ["self.I.7","mux_aoi_20_1_inst0.I7"],
          ["self.I.8","mux_aoi_20_1_inst0.I8"],
          ["self.I.9","mux_aoi_20_1_inst0.I9"],
          ["self.O","mux_aoi_20_1_inst0.O"],
          ["self.S","mux_aoi_20_1_inst0.S"]
        ]
      },
      "MuxWrapperAOIImpl_20_16":{
        "type":["Record",[
          ["I",["Array",20,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]],
          ["S",["Array",5,"BitIn"]]
        ]],
        "instances":{
          "mux_aoi_20_16_inst0":{
            "modref":"global.mux_aoi_20_16"
          }
        },
        "connections":[
          ["self.I.0","mux_aoi_20_16_inst0.I0"],
          ["self.I.1","mux_aoi_20_16_inst0.I1"],
          ["self.I.10","mux_aoi_20_16_inst0.I10"],
          ["self.I.11","mux_aoi_20_16_inst0.I11"],
          ["self.I.12","mux_aoi_20_16_inst0.I12"],
          ["self.I.13","mux_aoi_20_16_inst0.I13"],
          ["self.I.14","mux_aoi_20_16_inst0.I14"],
          ["self.I.15","mux_aoi_20_16_inst0.I15"],
          ["self.I.16","mux_aoi_20_16_inst0.I16"],
          ["self.I.17","mux_aoi_20_16_inst0.I17"],
          ["self.I.18","mux_aoi_20_16_inst0.I18"],
          ["self.I.19","mux_aoi_20_16_inst0.I19"],
          ["self.I.2","mux_aoi_20_16_inst0.I2"],
          ["self.I.3","mux_aoi_20_16_inst0.I3"],
          ["self.I.4","mux_aoi_20_16_inst0.I4"],
          ["self.I.5","mux_aoi_20_16_inst0.I5"],
          ["self.I.6","mux_aoi_20_16_inst0.I6"],
          ["self.I.7","mux_aoi_20_16_inst0.I7"],
          ["self.I.8","mux_aoi_20_16_inst0.I8"],
          ["self.I.9","mux_aoi_20_16_inst0.I9"],
          ["self.O","mux_aoi_20_16_inst0.O"],
          ["self.S","mux_aoi_20_16_inst0.S"]
        ]
      },
      "MuxWrapperAOIImpl_2_1":{
        "type":["Record",[
          ["I",["Array",2,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["S",["Array",1,"BitIn"]]
        ]],
        "instances":{
          "mux_aoi_2_1_inst0":{
            "modref":"global.mux_aoi_2_1"
          }
        },
        "connections":[
          ["self.I.0","mux_aoi_2_1_inst0.I0"],
          ["self.I.1","mux_aoi_2_1_inst0.I1"],
          ["self.O","mux_aoi_2_1_inst0.O"],
          ["self.S.0","mux_aoi_2_1_inst0.S"]
        ]
      },
      "MuxWrapperAOIImpl_2_16":{
        "type":["Record",[
          ["I",["Array",2,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]],
          ["S",["Array",1,"BitIn"]]
        ]],
        "instances":{
          "mux_aoi_2_16_inst0":{
            "modref":"global.mux_aoi_2_16"
          }
        },
        "connections":[
          ["self.I.0","mux_aoi_2_16_inst0.I0"],
          ["self.I.1","mux_aoi_2_16_inst0.I1"],
          ["self.O","mux_aoi_2_16_inst0.O"],
          ["self.S.0","mux_aoi_2_16_inst0.S"]
        ]
      },
      "MuxWrapperAOIImpl_4_1":{
        "type":["Record",[
          ["I",["Array",4,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["S",["Array",2,"BitIn"]]
        ]],
        "instances":{
          "mux_aoi_4_1_inst0":{
            "modref":"global.mux_aoi_4_1"
          }
        },
        "connections":[
          ["self.I.0","mux_aoi_4_1_inst0.I0"],
          ["self.I.1","mux_aoi_4_1_inst0.I1"],
          ["self.I.2","mux_aoi_4_1_inst0.I2"],
          ["self.I.3","mux_aoi_4_1_inst0.I3"],
          ["self.O","mux_aoi_4_1_inst0.O"],
          ["self.S","mux_aoi_4_1_inst0.S"]
        ]
      },
      "MuxWrapperAOIImpl_4_16":{
        "type":["Record",[
          ["I",["Array",4,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]],
          ["S",["Array",2,"BitIn"]]
        ]],
        "instances":{
          "mux_aoi_4_16_inst0":{
            "modref":"global.mux_aoi_4_16"
          }
        },
        "connections":[
          ["self.I.0","mux_aoi_4_16_inst0.I0"],
          ["self.I.1","mux_aoi_4_16_inst0.I1"],
          ["self.I.2","mux_aoi_4_16_inst0.I2"],
          ["self.I.3","mux_aoi_4_16_inst0.I3"],
          ["self.O","mux_aoi_4_16_inst0.O"],
          ["self.S","mux_aoi_4_16_inst0.S"]
        ]
      },
      "MuxWrapperAOIImpl_5_1":{
        "type":["Record",[
          ["I",["Array",5,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]],
          ["S",["Array",3,"BitIn"]]
        ]],
        "instances":{
          "mux_aoi_5_1_inst0":{
            "modref":"global.mux_aoi_5_1"
          }
        },
        "connections":[
          ["self.I.0","mux_aoi_5_1_inst0.I0"],
          ["self.I.1","mux_aoi_5_1_inst0.I1"],
          ["self.I.2","mux_aoi_5_1_inst0.I2"],
          ["self.I.3","mux_aoi_5_1_inst0.I3"],
          ["self.I.4","mux_aoi_5_1_inst0.I4"],
          ["self.O","mux_aoi_5_1_inst0.O"],
          ["self.S","mux_aoi_5_1_inst0.S"]
        ]
      },
      "MuxWrapper_17_32":{
        "type":["Record",[
          ["I",["Array",17,["Array",32,"BitIn"]]],
          ["O",["Array",32,"Bit"]],
          ["S",["Array",5,"BitIn"]]
        ]],
        "instances":{
          "Mux17x32_inst0":{
            "modref":"global.Mux17x32"
          }
        },
        "connections":[
          ["self.I.0","Mux17x32_inst0.I0"],
          ["self.I.1","Mux17x32_inst0.I1"],
          ["self.I.10","Mux17x32_inst0.I10"],
          ["self.I.11","Mux17x32_inst0.I11"],
          ["self.I.12","Mux17x32_inst0.I12"],
          ["self.I.13","Mux17x32_inst0.I13"],
          ["self.I.14","Mux17x32_inst0.I14"],
          ["self.I.15","Mux17x32_inst0.I15"],
          ["self.I.16","Mux17x32_inst0.I16"],
          ["self.I.2","Mux17x32_inst0.I2"],
          ["self.I.3","Mux17x32_inst0.I3"],
          ["self.I.4","Mux17x32_inst0.I4"],
          ["self.I.5","Mux17x32_inst0.I5"],
          ["self.I.6","Mux17x32_inst0.I6"],
          ["self.I.7","Mux17x32_inst0.I7"],
          ["self.I.8","Mux17x32_inst0.I8"],
          ["self.I.9","Mux17x32_inst0.I9"],
          ["self.O","Mux17x32_inst0.O"],
          ["self.S","Mux17x32_inst0.S"]
        ]
      },
      "MuxWrapper_1_1":{
        "type":["Record",[
          ["I",["Array",1,["Array",1,"BitIn"]]],
          ["O",["Array",1,"Bit"]]
        ]],
        "connections":[
          ["self.O","self.I.0"]
        ]
      },
      "MuxWrapper_1_16":{
        "type":["Record",[
          ["I",["Array",1,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.O","self.I.0"]
        ]
      },
      "MuxWrapper_2_32":{
        "type":["Record",[
          ["I",["Array",2,["Array",32,"BitIn"]]],
          ["O",["Array",32,"Bit"]],
          ["S",["Array",1,"BitIn"]]
        ]],
        "instances":{
          "Mux2x32_inst0":{
            "modref":"global.Mux2x32"
          }
        },
        "connections":[
          ["self.I.0","Mux2x32_inst0.I0"],
          ["self.I.1","Mux2x32_inst0.I1"],
          ["self.O","Mux2x32_inst0.O"],
          ["self.S.0","Mux2x32_inst0.S"]
        ]
      },
      "MuxWrapper_3_32":{
        "type":["Record",[
          ["I",["Array",3,["Array",32,"BitIn"]]],
          ["O",["Array",32,"Bit"]],
          ["S",["Array",2,"BitIn"]]
        ]],
        "instances":{
          "Mux3x32_inst0":{
            "modref":"global.Mux3x32"
          }
        },
        "connections":[
          ["self.I.0","Mux3x32_inst0.I0"],
          ["self.I.1","Mux3x32_inst0.I1"],
          ["self.I.2","Mux3x32_inst0.I2"],
          ["self.O","Mux3x32_inst0.O"],
          ["self.S","Mux3x32_inst0.S"]
        ]
      },
      "MuxWrapper_40_32":{
        "type":["Record",[
          ["I",["Array",40,["Array",32,"BitIn"]]],
          ["O",["Array",32,"Bit"]],
          ["S",["Array",6,"BitIn"]]
        ]],
        "instances":{
          "Mux40x32_inst0":{
            "modref":"global.Mux40x32"
          }
        },
        "connections":[
          ["self.I.0","Mux40x32_inst0.I0"],
          ["self.I.1","Mux40x32_inst0.I1"],
          ["self.I.10","Mux40x32_inst0.I10"],
          ["self.I.11","Mux40x32_inst0.I11"],
          ["self.I.12","Mux40x32_inst0.I12"],
          ["self.I.13","Mux40x32_inst0.I13"],
          ["self.I.14","Mux40x32_inst0.I14"],
          ["self.I.15","Mux40x32_inst0.I15"],
          ["self.I.16","Mux40x32_inst0.I16"],
          ["self.I.17","Mux40x32_inst0.I17"],
          ["self.I.18","Mux40x32_inst0.I18"],
          ["self.I.19","Mux40x32_inst0.I19"],
          ["self.I.2","Mux40x32_inst0.I2"],
          ["self.I.20","Mux40x32_inst0.I20"],
          ["self.I.21","Mux40x32_inst0.I21"],
          ["self.I.22","Mux40x32_inst0.I22"],
          ["self.I.23","Mux40x32_inst0.I23"],
          ["self.I.24","Mux40x32_inst0.I24"],
          ["self.I.25","Mux40x32_inst0.I25"],
          ["self.I.26","Mux40x32_inst0.I26"],
          ["self.I.27","Mux40x32_inst0.I27"],
          ["self.I.28","Mux40x32_inst0.I28"],
          ["self.I.29","Mux40x32_inst0.I29"],
          ["self.I.3","Mux40x32_inst0.I3"],
          ["self.I.30","Mux40x32_inst0.I30"],
          ["self.I.31","Mux40x32_inst0.I31"],
          ["self.I.32","Mux40x32_inst0.I32"],
          ["self.I.33","Mux40x32_inst0.I33"],
          ["self.I.34","Mux40x32_inst0.I34"],
          ["self.I.35","Mux40x32_inst0.I35"],
          ["self.I.36","Mux40x32_inst0.I36"],
          ["self.I.37","Mux40x32_inst0.I37"],
          ["self.I.38","Mux40x32_inst0.I38"],
          ["self.I.39","Mux40x32_inst0.I39"],
          ["self.I.4","Mux40x32_inst0.I4"],
          ["self.I.5","Mux40x32_inst0.I5"],
          ["self.I.6","Mux40x32_inst0.I6"],
          ["self.I.7","Mux40x32_inst0.I7"],
          ["self.I.8","Mux40x32_inst0.I8"],
          ["self.I.9","Mux40x32_inst0.I9"],
          ["self.O","Mux40x32_inst0.O"],
          ["self.S","Mux40x32_inst0.S"]
        ]
      },
      "MuxWrapper_9_32":{
        "type":["Record",[
          ["I",["Array",9,["Array",32,"BitIn"]]],
          ["O",["Array",32,"Bit"]],
          ["S",["Array",4,"BitIn"]]
        ]],
        "instances":{
          "Mux9x32_inst0":{
            "modref":"global.Mux9x32"
          }
        },
        "connections":[
          ["self.I.0","Mux9x32_inst0.I0"],
          ["self.I.1","Mux9x32_inst0.I1"],
          ["self.I.2","Mux9x32_inst0.I2"],
          ["self.I.3","Mux9x32_inst0.I3"],
          ["self.I.4","Mux9x32_inst0.I4"],
          ["self.I.5","Mux9x32_inst0.I5"],
          ["self.I.6","Mux9x32_inst0.I6"],
          ["self.I.7","Mux9x32_inst0.I7"],
          ["self.I.8","Mux9x32_inst0.I8"],
          ["self.O","Mux9x32_inst0.O"],
          ["self.S","Mux9x32_inst0.S"]
        ]
      },
      "NENone":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "corebit_eq_inst0":{
            "modref":"global.corebit_eq"
          },
          "not_inst0":{
            "modref":"corebit.not"
          }
        },
        "connections":[
          ["self.I0","corebit_eq_inst0.I0"],
          ["self.I1","corebit_eq_inst0.I1"],
          ["not_inst0.in","corebit_eq_inst0.O"],
          ["self.O","not_inst0.out"]
        ]
      },
      "Negate16":{
        "type":["Record",[
          ["I",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_neg_inst0":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.I","coreir_neg_inst0.in"],
          ["self.O","coreir_neg_inst0.out"]
        ]
      },
      "Negate8":{
        "type":["Record",[
          ["I",["Array",8,"BitIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "coreir_neg_inst0":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.I","coreir_neg_inst0.in"],
          ["self.O","coreir_neg_inst0.out"]
        ]
      },
      "Or4x32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["I2",["Array",32,"BitIn"]],
          ["I3",["Array",32,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "orr_inst0":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst1":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst10":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst11":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst12":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst13":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst14":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst15":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst16":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst17":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst18":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst19":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst2":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst20":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst21":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst22":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst23":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst24":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst25":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst26":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst27":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst28":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst29":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst3":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst30":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst31":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst4":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst5":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst6":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst7":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst8":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          },
          "orr_inst9":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",4]}
          }
        },
        "connections":[
          ["self.I0.0","orr_inst0.in.0"],
          ["self.I1.0","orr_inst0.in.1"],
          ["self.I2.0","orr_inst0.in.2"],
          ["self.I3.0","orr_inst0.in.3"],
          ["self.O.0","orr_inst0.out"],
          ["self.I0.1","orr_inst1.in.0"],
          ["self.I1.1","orr_inst1.in.1"],
          ["self.I2.1","orr_inst1.in.2"],
          ["self.I3.1","orr_inst1.in.3"],
          ["self.O.1","orr_inst1.out"],
          ["self.I0.10","orr_inst10.in.0"],
          ["self.I1.10","orr_inst10.in.1"],
          ["self.I2.10","orr_inst10.in.2"],
          ["self.I3.10","orr_inst10.in.3"],
          ["self.O.10","orr_inst10.out"],
          ["self.I0.11","orr_inst11.in.0"],
          ["self.I1.11","orr_inst11.in.1"],
          ["self.I2.11","orr_inst11.in.2"],
          ["self.I3.11","orr_inst11.in.3"],
          ["self.O.11","orr_inst11.out"],
          ["self.I0.12","orr_inst12.in.0"],
          ["self.I1.12","orr_inst12.in.1"],
          ["self.I2.12","orr_inst12.in.2"],
          ["self.I3.12","orr_inst12.in.3"],
          ["self.O.12","orr_inst12.out"],
          ["self.I0.13","orr_inst13.in.0"],
          ["self.I1.13","orr_inst13.in.1"],
          ["self.I2.13","orr_inst13.in.2"],
          ["self.I3.13","orr_inst13.in.3"],
          ["self.O.13","orr_inst13.out"],
          ["self.I0.14","orr_inst14.in.0"],
          ["self.I1.14","orr_inst14.in.1"],
          ["self.I2.14","orr_inst14.in.2"],
          ["self.I3.14","orr_inst14.in.3"],
          ["self.O.14","orr_inst14.out"],
          ["self.I0.15","orr_inst15.in.0"],
          ["self.I1.15","orr_inst15.in.1"],
          ["self.I2.15","orr_inst15.in.2"],
          ["self.I3.15","orr_inst15.in.3"],
          ["self.O.15","orr_inst15.out"],
          ["self.I0.16","orr_inst16.in.0"],
          ["self.I1.16","orr_inst16.in.1"],
          ["self.I2.16","orr_inst16.in.2"],
          ["self.I3.16","orr_inst16.in.3"],
          ["self.O.16","orr_inst16.out"],
          ["self.I0.17","orr_inst17.in.0"],
          ["self.I1.17","orr_inst17.in.1"],
          ["self.I2.17","orr_inst17.in.2"],
          ["self.I3.17","orr_inst17.in.3"],
          ["self.O.17","orr_inst17.out"],
          ["self.I0.18","orr_inst18.in.0"],
          ["self.I1.18","orr_inst18.in.1"],
          ["self.I2.18","orr_inst18.in.2"],
          ["self.I3.18","orr_inst18.in.3"],
          ["self.O.18","orr_inst18.out"],
          ["self.I0.19","orr_inst19.in.0"],
          ["self.I1.19","orr_inst19.in.1"],
          ["self.I2.19","orr_inst19.in.2"],
          ["self.I3.19","orr_inst19.in.3"],
          ["self.O.19","orr_inst19.out"],
          ["self.I0.2","orr_inst2.in.0"],
          ["self.I1.2","orr_inst2.in.1"],
          ["self.I2.2","orr_inst2.in.2"],
          ["self.I3.2","orr_inst2.in.3"],
          ["self.O.2","orr_inst2.out"],
          ["self.I0.20","orr_inst20.in.0"],
          ["self.I1.20","orr_inst20.in.1"],
          ["self.I2.20","orr_inst20.in.2"],
          ["self.I3.20","orr_inst20.in.3"],
          ["self.O.20","orr_inst20.out"],
          ["self.I0.21","orr_inst21.in.0"],
          ["self.I1.21","orr_inst21.in.1"],
          ["self.I2.21","orr_inst21.in.2"],
          ["self.I3.21","orr_inst21.in.3"],
          ["self.O.21","orr_inst21.out"],
          ["self.I0.22","orr_inst22.in.0"],
          ["self.I1.22","orr_inst22.in.1"],
          ["self.I2.22","orr_inst22.in.2"],
          ["self.I3.22","orr_inst22.in.3"],
          ["self.O.22","orr_inst22.out"],
          ["self.I0.23","orr_inst23.in.0"],
          ["self.I1.23","orr_inst23.in.1"],
          ["self.I2.23","orr_inst23.in.2"],
          ["self.I3.23","orr_inst23.in.3"],
          ["self.O.23","orr_inst23.out"],
          ["self.I0.24","orr_inst24.in.0"],
          ["self.I1.24","orr_inst24.in.1"],
          ["self.I2.24","orr_inst24.in.2"],
          ["self.I3.24","orr_inst24.in.3"],
          ["self.O.24","orr_inst24.out"],
          ["self.I0.25","orr_inst25.in.0"],
          ["self.I1.25","orr_inst25.in.1"],
          ["self.I2.25","orr_inst25.in.2"],
          ["self.I3.25","orr_inst25.in.3"],
          ["self.O.25","orr_inst25.out"],
          ["self.I0.26","orr_inst26.in.0"],
          ["self.I1.26","orr_inst26.in.1"],
          ["self.I2.26","orr_inst26.in.2"],
          ["self.I3.26","orr_inst26.in.3"],
          ["self.O.26","orr_inst26.out"],
          ["self.I0.27","orr_inst27.in.0"],
          ["self.I1.27","orr_inst27.in.1"],
          ["self.I2.27","orr_inst27.in.2"],
          ["self.I3.27","orr_inst27.in.3"],
          ["self.O.27","orr_inst27.out"],
          ["self.I0.28","orr_inst28.in.0"],
          ["self.I1.28","orr_inst28.in.1"],
          ["self.I2.28","orr_inst28.in.2"],
          ["self.I3.28","orr_inst28.in.3"],
          ["self.O.28","orr_inst28.out"],
          ["self.I0.29","orr_inst29.in.0"],
          ["self.I1.29","orr_inst29.in.1"],
          ["self.I2.29","orr_inst29.in.2"],
          ["self.I3.29","orr_inst29.in.3"],
          ["self.O.29","orr_inst29.out"],
          ["self.I0.3","orr_inst3.in.0"],
          ["self.I1.3","orr_inst3.in.1"],
          ["self.I2.3","orr_inst3.in.2"],
          ["self.I3.3","orr_inst3.in.3"],
          ["self.O.3","orr_inst3.out"],
          ["self.I0.30","orr_inst30.in.0"],
          ["self.I1.30","orr_inst30.in.1"],
          ["self.I2.30","orr_inst30.in.2"],
          ["self.I3.30","orr_inst30.in.3"],
          ["self.O.30","orr_inst30.out"],
          ["self.I0.31","orr_inst31.in.0"],
          ["self.I1.31","orr_inst31.in.1"],
          ["self.I2.31","orr_inst31.in.2"],
          ["self.I3.31","orr_inst31.in.3"],
          ["self.O.31","orr_inst31.out"],
          ["self.I0.4","orr_inst4.in.0"],
          ["self.I1.4","orr_inst4.in.1"],
          ["self.I2.4","orr_inst4.in.2"],
          ["self.I3.4","orr_inst4.in.3"],
          ["self.O.4","orr_inst4.out"],
          ["self.I0.5","orr_inst5.in.0"],
          ["self.I1.5","orr_inst5.in.1"],
          ["self.I2.5","orr_inst5.in.2"],
          ["self.I3.5","orr_inst5.in.3"],
          ["self.O.5","orr_inst5.out"],
          ["self.I0.6","orr_inst6.in.0"],
          ["self.I1.6","orr_inst6.in.1"],
          ["self.I2.6","orr_inst6.in.2"],
          ["self.I3.6","orr_inst6.in.3"],
          ["self.O.6","orr_inst6.out"],
          ["self.I0.7","orr_inst7.in.0"],
          ["self.I1.7","orr_inst7.in.1"],
          ["self.I2.7","orr_inst7.in.2"],
          ["self.I3.7","orr_inst7.in.3"],
          ["self.O.7","orr_inst7.out"],
          ["self.I0.8","orr_inst8.in.0"],
          ["self.I1.8","orr_inst8.in.1"],
          ["self.I2.8","orr_inst8.in.2"],
          ["self.I3.8","orr_inst8.in.3"],
          ["self.O.8","orr_inst8.out"],
          ["self.I0.9","orr_inst9.in.0"],
          ["self.I1.9","orr_inst9.in.1"],
          ["self.I2.9","orr_inst9.in.2"],
          ["self.I3.9","orr_inst9.in.3"],
          ["self.O.9","orr_inst9.out"]
        ]
      },
      "Or8x32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["I2",["Array",32,"BitIn"]],
          ["I3",["Array",32,"BitIn"]],
          ["I4",["Array",32,"BitIn"]],
          ["I5",["Array",32,"BitIn"]],
          ["I6",["Array",32,"BitIn"]],
          ["I7",["Array",32,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "orr_inst0":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst1":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst10":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst11":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst12":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst13":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst14":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst15":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst16":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst17":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst18":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst19":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst2":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst20":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst21":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst22":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst23":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst24":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst25":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst26":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst27":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst28":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst29":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst3":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst30":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst31":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst4":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst5":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst6":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst7":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst8":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst9":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.I0.0","orr_inst0.in.0"],
          ["self.I1.0","orr_inst0.in.1"],
          ["self.I2.0","orr_inst0.in.2"],
          ["self.I3.0","orr_inst0.in.3"],
          ["self.I4.0","orr_inst0.in.4"],
          ["self.I5.0","orr_inst0.in.5"],
          ["self.I6.0","orr_inst0.in.6"],
          ["self.I7.0","orr_inst0.in.7"],
          ["self.O.0","orr_inst0.out"],
          ["self.I0.1","orr_inst1.in.0"],
          ["self.I1.1","orr_inst1.in.1"],
          ["self.I2.1","orr_inst1.in.2"],
          ["self.I3.1","orr_inst1.in.3"],
          ["self.I4.1","orr_inst1.in.4"],
          ["self.I5.1","orr_inst1.in.5"],
          ["self.I6.1","orr_inst1.in.6"],
          ["self.I7.1","orr_inst1.in.7"],
          ["self.O.1","orr_inst1.out"],
          ["self.I0.10","orr_inst10.in.0"],
          ["self.I1.10","orr_inst10.in.1"],
          ["self.I2.10","orr_inst10.in.2"],
          ["self.I3.10","orr_inst10.in.3"],
          ["self.I4.10","orr_inst10.in.4"],
          ["self.I5.10","orr_inst10.in.5"],
          ["self.I6.10","orr_inst10.in.6"],
          ["self.I7.10","orr_inst10.in.7"],
          ["self.O.10","orr_inst10.out"],
          ["self.I0.11","orr_inst11.in.0"],
          ["self.I1.11","orr_inst11.in.1"],
          ["self.I2.11","orr_inst11.in.2"],
          ["self.I3.11","orr_inst11.in.3"],
          ["self.I4.11","orr_inst11.in.4"],
          ["self.I5.11","orr_inst11.in.5"],
          ["self.I6.11","orr_inst11.in.6"],
          ["self.I7.11","orr_inst11.in.7"],
          ["self.O.11","orr_inst11.out"],
          ["self.I0.12","orr_inst12.in.0"],
          ["self.I1.12","orr_inst12.in.1"],
          ["self.I2.12","orr_inst12.in.2"],
          ["self.I3.12","orr_inst12.in.3"],
          ["self.I4.12","orr_inst12.in.4"],
          ["self.I5.12","orr_inst12.in.5"],
          ["self.I6.12","orr_inst12.in.6"],
          ["self.I7.12","orr_inst12.in.7"],
          ["self.O.12","orr_inst12.out"],
          ["self.I0.13","orr_inst13.in.0"],
          ["self.I1.13","orr_inst13.in.1"],
          ["self.I2.13","orr_inst13.in.2"],
          ["self.I3.13","orr_inst13.in.3"],
          ["self.I4.13","orr_inst13.in.4"],
          ["self.I5.13","orr_inst13.in.5"],
          ["self.I6.13","orr_inst13.in.6"],
          ["self.I7.13","orr_inst13.in.7"],
          ["self.O.13","orr_inst13.out"],
          ["self.I0.14","orr_inst14.in.0"],
          ["self.I1.14","orr_inst14.in.1"],
          ["self.I2.14","orr_inst14.in.2"],
          ["self.I3.14","orr_inst14.in.3"],
          ["self.I4.14","orr_inst14.in.4"],
          ["self.I5.14","orr_inst14.in.5"],
          ["self.I6.14","orr_inst14.in.6"],
          ["self.I7.14","orr_inst14.in.7"],
          ["self.O.14","orr_inst14.out"],
          ["self.I0.15","orr_inst15.in.0"],
          ["self.I1.15","orr_inst15.in.1"],
          ["self.I2.15","orr_inst15.in.2"],
          ["self.I3.15","orr_inst15.in.3"],
          ["self.I4.15","orr_inst15.in.4"],
          ["self.I5.15","orr_inst15.in.5"],
          ["self.I6.15","orr_inst15.in.6"],
          ["self.I7.15","orr_inst15.in.7"],
          ["self.O.15","orr_inst15.out"],
          ["self.I0.16","orr_inst16.in.0"],
          ["self.I1.16","orr_inst16.in.1"],
          ["self.I2.16","orr_inst16.in.2"],
          ["self.I3.16","orr_inst16.in.3"],
          ["self.I4.16","orr_inst16.in.4"],
          ["self.I5.16","orr_inst16.in.5"],
          ["self.I6.16","orr_inst16.in.6"],
          ["self.I7.16","orr_inst16.in.7"],
          ["self.O.16","orr_inst16.out"],
          ["self.I0.17","orr_inst17.in.0"],
          ["self.I1.17","orr_inst17.in.1"],
          ["self.I2.17","orr_inst17.in.2"],
          ["self.I3.17","orr_inst17.in.3"],
          ["self.I4.17","orr_inst17.in.4"],
          ["self.I5.17","orr_inst17.in.5"],
          ["self.I6.17","orr_inst17.in.6"],
          ["self.I7.17","orr_inst17.in.7"],
          ["self.O.17","orr_inst17.out"],
          ["self.I0.18","orr_inst18.in.0"],
          ["self.I1.18","orr_inst18.in.1"],
          ["self.I2.18","orr_inst18.in.2"],
          ["self.I3.18","orr_inst18.in.3"],
          ["self.I4.18","orr_inst18.in.4"],
          ["self.I5.18","orr_inst18.in.5"],
          ["self.I6.18","orr_inst18.in.6"],
          ["self.I7.18","orr_inst18.in.7"],
          ["self.O.18","orr_inst18.out"],
          ["self.I0.19","orr_inst19.in.0"],
          ["self.I1.19","orr_inst19.in.1"],
          ["self.I2.19","orr_inst19.in.2"],
          ["self.I3.19","orr_inst19.in.3"],
          ["self.I4.19","orr_inst19.in.4"],
          ["self.I5.19","orr_inst19.in.5"],
          ["self.I6.19","orr_inst19.in.6"],
          ["self.I7.19","orr_inst19.in.7"],
          ["self.O.19","orr_inst19.out"],
          ["self.I0.2","orr_inst2.in.0"],
          ["self.I1.2","orr_inst2.in.1"],
          ["self.I2.2","orr_inst2.in.2"],
          ["self.I3.2","orr_inst2.in.3"],
          ["self.I4.2","orr_inst2.in.4"],
          ["self.I5.2","orr_inst2.in.5"],
          ["self.I6.2","orr_inst2.in.6"],
          ["self.I7.2","orr_inst2.in.7"],
          ["self.O.2","orr_inst2.out"],
          ["self.I0.20","orr_inst20.in.0"],
          ["self.I1.20","orr_inst20.in.1"],
          ["self.I2.20","orr_inst20.in.2"],
          ["self.I3.20","orr_inst20.in.3"],
          ["self.I4.20","orr_inst20.in.4"],
          ["self.I5.20","orr_inst20.in.5"],
          ["self.I6.20","orr_inst20.in.6"],
          ["self.I7.20","orr_inst20.in.7"],
          ["self.O.20","orr_inst20.out"],
          ["self.I0.21","orr_inst21.in.0"],
          ["self.I1.21","orr_inst21.in.1"],
          ["self.I2.21","orr_inst21.in.2"],
          ["self.I3.21","orr_inst21.in.3"],
          ["self.I4.21","orr_inst21.in.4"],
          ["self.I5.21","orr_inst21.in.5"],
          ["self.I6.21","orr_inst21.in.6"],
          ["self.I7.21","orr_inst21.in.7"],
          ["self.O.21","orr_inst21.out"],
          ["self.I0.22","orr_inst22.in.0"],
          ["self.I1.22","orr_inst22.in.1"],
          ["self.I2.22","orr_inst22.in.2"],
          ["self.I3.22","orr_inst22.in.3"],
          ["self.I4.22","orr_inst22.in.4"],
          ["self.I5.22","orr_inst22.in.5"],
          ["self.I6.22","orr_inst22.in.6"],
          ["self.I7.22","orr_inst22.in.7"],
          ["self.O.22","orr_inst22.out"],
          ["self.I0.23","orr_inst23.in.0"],
          ["self.I1.23","orr_inst23.in.1"],
          ["self.I2.23","orr_inst23.in.2"],
          ["self.I3.23","orr_inst23.in.3"],
          ["self.I4.23","orr_inst23.in.4"],
          ["self.I5.23","orr_inst23.in.5"],
          ["self.I6.23","orr_inst23.in.6"],
          ["self.I7.23","orr_inst23.in.7"],
          ["self.O.23","orr_inst23.out"],
          ["self.I0.24","orr_inst24.in.0"],
          ["self.I1.24","orr_inst24.in.1"],
          ["self.I2.24","orr_inst24.in.2"],
          ["self.I3.24","orr_inst24.in.3"],
          ["self.I4.24","orr_inst24.in.4"],
          ["self.I5.24","orr_inst24.in.5"],
          ["self.I6.24","orr_inst24.in.6"],
          ["self.I7.24","orr_inst24.in.7"],
          ["self.O.24","orr_inst24.out"],
          ["self.I0.25","orr_inst25.in.0"],
          ["self.I1.25","orr_inst25.in.1"],
          ["self.I2.25","orr_inst25.in.2"],
          ["self.I3.25","orr_inst25.in.3"],
          ["self.I4.25","orr_inst25.in.4"],
          ["self.I5.25","orr_inst25.in.5"],
          ["self.I6.25","orr_inst25.in.6"],
          ["self.I7.25","orr_inst25.in.7"],
          ["self.O.25","orr_inst25.out"],
          ["self.I0.26","orr_inst26.in.0"],
          ["self.I1.26","orr_inst26.in.1"],
          ["self.I2.26","orr_inst26.in.2"],
          ["self.I3.26","orr_inst26.in.3"],
          ["self.I4.26","orr_inst26.in.4"],
          ["self.I5.26","orr_inst26.in.5"],
          ["self.I6.26","orr_inst26.in.6"],
          ["self.I7.26","orr_inst26.in.7"],
          ["self.O.26","orr_inst26.out"],
          ["self.I0.27","orr_inst27.in.0"],
          ["self.I1.27","orr_inst27.in.1"],
          ["self.I2.27","orr_inst27.in.2"],
          ["self.I3.27","orr_inst27.in.3"],
          ["self.I4.27","orr_inst27.in.4"],
          ["self.I5.27","orr_inst27.in.5"],
          ["self.I6.27","orr_inst27.in.6"],
          ["self.I7.27","orr_inst27.in.7"],
          ["self.O.27","orr_inst27.out"],
          ["self.I0.28","orr_inst28.in.0"],
          ["self.I1.28","orr_inst28.in.1"],
          ["self.I2.28","orr_inst28.in.2"],
          ["self.I3.28","orr_inst28.in.3"],
          ["self.I4.28","orr_inst28.in.4"],
          ["self.I5.28","orr_inst28.in.5"],
          ["self.I6.28","orr_inst28.in.6"],
          ["self.I7.28","orr_inst28.in.7"],
          ["self.O.28","orr_inst28.out"],
          ["self.I0.29","orr_inst29.in.0"],
          ["self.I1.29","orr_inst29.in.1"],
          ["self.I2.29","orr_inst29.in.2"],
          ["self.I3.29","orr_inst29.in.3"],
          ["self.I4.29","orr_inst29.in.4"],
          ["self.I5.29","orr_inst29.in.5"],
          ["self.I6.29","orr_inst29.in.6"],
          ["self.I7.29","orr_inst29.in.7"],
          ["self.O.29","orr_inst29.out"],
          ["self.I0.3","orr_inst3.in.0"],
          ["self.I1.3","orr_inst3.in.1"],
          ["self.I2.3","orr_inst3.in.2"],
          ["self.I3.3","orr_inst3.in.3"],
          ["self.I4.3","orr_inst3.in.4"],
          ["self.I5.3","orr_inst3.in.5"],
          ["self.I6.3","orr_inst3.in.6"],
          ["self.I7.3","orr_inst3.in.7"],
          ["self.O.3","orr_inst3.out"],
          ["self.I0.30","orr_inst30.in.0"],
          ["self.I1.30","orr_inst30.in.1"],
          ["self.I2.30","orr_inst30.in.2"],
          ["self.I3.30","orr_inst30.in.3"],
          ["self.I4.30","orr_inst30.in.4"],
          ["self.I5.30","orr_inst30.in.5"],
          ["self.I6.30","orr_inst30.in.6"],
          ["self.I7.30","orr_inst30.in.7"],
          ["self.O.30","orr_inst30.out"],
          ["self.I0.31","orr_inst31.in.0"],
          ["self.I1.31","orr_inst31.in.1"],
          ["self.I2.31","orr_inst31.in.2"],
          ["self.I3.31","orr_inst31.in.3"],
          ["self.I4.31","orr_inst31.in.4"],
          ["self.I5.31","orr_inst31.in.5"],
          ["self.I6.31","orr_inst31.in.6"],
          ["self.I7.31","orr_inst31.in.7"],
          ["self.O.31","orr_inst31.out"],
          ["self.I0.4","orr_inst4.in.0"],
          ["self.I1.4","orr_inst4.in.1"],
          ["self.I2.4","orr_inst4.in.2"],
          ["self.I3.4","orr_inst4.in.3"],
          ["self.I4.4","orr_inst4.in.4"],
          ["self.I5.4","orr_inst4.in.5"],
          ["self.I6.4","orr_inst4.in.6"],
          ["self.I7.4","orr_inst4.in.7"],
          ["self.O.4","orr_inst4.out"],
          ["self.I0.5","orr_inst5.in.0"],
          ["self.I1.5","orr_inst5.in.1"],
          ["self.I2.5","orr_inst5.in.2"],
          ["self.I3.5","orr_inst5.in.3"],
          ["self.I4.5","orr_inst5.in.4"],
          ["self.I5.5","orr_inst5.in.5"],
          ["self.I6.5","orr_inst5.in.6"],
          ["self.I7.5","orr_inst5.in.7"],
          ["self.O.5","orr_inst5.out"],
          ["self.I0.6","orr_inst6.in.0"],
          ["self.I1.6","orr_inst6.in.1"],
          ["self.I2.6","orr_inst6.in.2"],
          ["self.I3.6","orr_inst6.in.3"],
          ["self.I4.6","orr_inst6.in.4"],
          ["self.I5.6","orr_inst6.in.5"],
          ["self.I6.6","orr_inst6.in.6"],
          ["self.I7.6","orr_inst6.in.7"],
          ["self.O.6","orr_inst6.out"],
          ["self.I0.7","orr_inst7.in.0"],
          ["self.I1.7","orr_inst7.in.1"],
          ["self.I2.7","orr_inst7.in.2"],
          ["self.I3.7","orr_inst7.in.3"],
          ["self.I4.7","orr_inst7.in.4"],
          ["self.I5.7","orr_inst7.in.5"],
          ["self.I6.7","orr_inst7.in.6"],
          ["self.I7.7","orr_inst7.in.7"],
          ["self.O.7","orr_inst7.out"],
          ["self.I0.8","orr_inst8.in.0"],
          ["self.I1.8","orr_inst8.in.1"],
          ["self.I2.8","orr_inst8.in.2"],
          ["self.I3.8","orr_inst8.in.3"],
          ["self.I4.8","orr_inst8.in.4"],
          ["self.I5.8","orr_inst8.in.5"],
          ["self.I6.8","orr_inst8.in.6"],
          ["self.I7.8","orr_inst8.in.7"],
          ["self.O.8","orr_inst8.out"],
          ["self.I0.9","orr_inst9.in.0"],
          ["self.I1.9","orr_inst9.in.1"],
          ["self.I2.9","orr_inst9.in.2"],
          ["self.I3.9","orr_inst9.in.3"],
          ["self.I4.9","orr_inst9.in.4"],
          ["self.I5.9","orr_inst9.in.5"],
          ["self.I6.9","orr_inst9.in.6"],
          ["self.I7.9","orr_inst9.in.7"],
          ["self.O.9","orr_inst9.out"]
        ]
      },
      "Or8x8":{
        "type":["Record",[
          ["I0",["Array",8,"BitIn"]],
          ["I1",["Array",8,"BitIn"]],
          ["I2",["Array",8,"BitIn"]],
          ["I3",["Array",8,"BitIn"]],
          ["I4",["Array",8,"BitIn"]],
          ["I5",["Array",8,"BitIn"]],
          ["I6",["Array",8,"BitIn"]],
          ["I7",["Array",8,"BitIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "orr_inst0":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst1":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst2":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst3":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst4":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst5":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst6":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          },
          "orr_inst7":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["self.I0.0","orr_inst0.in.0"],
          ["self.I1.0","orr_inst0.in.1"],
          ["self.I2.0","orr_inst0.in.2"],
          ["self.I3.0","orr_inst0.in.3"],
          ["self.I4.0","orr_inst0.in.4"],
          ["self.I5.0","orr_inst0.in.5"],
          ["self.I6.0","orr_inst0.in.6"],
          ["self.I7.0","orr_inst0.in.7"],
          ["self.O.0","orr_inst0.out"],
          ["self.I0.1","orr_inst1.in.0"],
          ["self.I1.1","orr_inst1.in.1"],
          ["self.I2.1","orr_inst1.in.2"],
          ["self.I3.1","orr_inst1.in.3"],
          ["self.I4.1","orr_inst1.in.4"],
          ["self.I5.1","orr_inst1.in.5"],
          ["self.I6.1","orr_inst1.in.6"],
          ["self.I7.1","orr_inst1.in.7"],
          ["self.O.1","orr_inst1.out"],
          ["self.I0.2","orr_inst2.in.0"],
          ["self.I1.2","orr_inst2.in.1"],
          ["self.I2.2","orr_inst2.in.2"],
          ["self.I3.2","orr_inst2.in.3"],
          ["self.I4.2","orr_inst2.in.4"],
          ["self.I5.2","orr_inst2.in.5"],
          ["self.I6.2","orr_inst2.in.6"],
          ["self.I7.2","orr_inst2.in.7"],
          ["self.O.2","orr_inst2.out"],
          ["self.I0.3","orr_inst3.in.0"],
          ["self.I1.3","orr_inst3.in.1"],
          ["self.I2.3","orr_inst3.in.2"],
          ["self.I3.3","orr_inst3.in.3"],
          ["self.I4.3","orr_inst3.in.4"],
          ["self.I5.3","orr_inst3.in.5"],
          ["self.I6.3","orr_inst3.in.6"],
          ["self.I7.3","orr_inst3.in.7"],
          ["self.O.3","orr_inst3.out"],
          ["self.I0.4","orr_inst4.in.0"],
          ["self.I1.4","orr_inst4.in.1"],
          ["self.I2.4","orr_inst4.in.2"],
          ["self.I3.4","orr_inst4.in.3"],
          ["self.I4.4","orr_inst4.in.4"],
          ["self.I5.4","orr_inst4.in.5"],
          ["self.I6.4","orr_inst4.in.6"],
          ["self.I7.4","orr_inst4.in.7"],
          ["self.O.4","orr_inst4.out"],
          ["self.I0.5","orr_inst5.in.0"],
          ["self.I1.5","orr_inst5.in.1"],
          ["self.I2.5","orr_inst5.in.2"],
          ["self.I3.5","orr_inst5.in.3"],
          ["self.I4.5","orr_inst5.in.4"],
          ["self.I5.5","orr_inst5.in.5"],
          ["self.I6.5","orr_inst5.in.6"],
          ["self.I7.5","orr_inst5.in.7"],
          ["self.O.5","orr_inst5.out"],
          ["self.I0.6","orr_inst6.in.0"],
          ["self.I1.6","orr_inst6.in.1"],
          ["self.I2.6","orr_inst6.in.2"],
          ["self.I3.6","orr_inst6.in.3"],
          ["self.I4.6","orr_inst6.in.4"],
          ["self.I5.6","orr_inst6.in.5"],
          ["self.I6.6","orr_inst6.in.6"],
          ["self.I7.6","orr_inst6.in.7"],
          ["self.O.6","orr_inst6.out"],
          ["self.I0.7","orr_inst7.in.0"],
          ["self.I1.7","orr_inst7.in.1"],
          ["self.I2.7","orr_inst7.in.2"],
          ["self.I3.7","orr_inst7.in.3"],
          ["self.I4.7","orr_inst7.in.4"],
          ["self.I5.7","orr_inst7.in.5"],
          ["self.I6.7","orr_inst7.in.6"],
          ["self.I7.7","orr_inst7.in.7"],
          ["self.O.7","orr_inst7.out"]
        ]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Record",[["alu",["Array",8,"BitIn"]],["signed_",["Array",1,"BitIn"]],["lut",["Array",8,"BitIn"]],["cond",["Array",4,"BitIn"]],["rega",["Array",2,"BitIn"]],["data0",["Array",16,"BitIn"]],["regb",["Array",2,"BitIn"]],["data1",["Array",16,"BitIn"]],["regd",["Array",2,"BitIn"]],["bit0","BitIn"],["rege",["Array",2,"BitIn"]],["bit1","BitIn"],["regf",["Array",2,"BitIn"]],["bit2","BitIn"]]]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"]
        ]],
        "instances":{
          "PE_comb_inst0":{
            "modref":"global.PE_comb"
          },
          "RegisterMode_inst0":{
            "modref":"global.RegisterMode"
          },
          "RegisterMode_inst1":{
            "modref":"global.RegisterMode"
          },
          "RegisterMode_inst2":{
            "modref":"global.RegisterMode_unq1"
          },
          "RegisterMode_inst3":{
            "modref":"global.RegisterMode_unq1"
          },
          "RegisterMode_inst4":{
            "modref":"global.RegisterMode_unq1"
          }
        },
        "connections":[
          ["RegisterMode_inst0.mode","PE_comb_inst0.O0"],
          ["RegisterMode_inst0.const_","PE_comb_inst0.O1"],
          ["RegisterMode_inst3.const_","PE_comb_inst0.O10"],
          ["RegisterMode_inst3.value","PE_comb_inst0.O11"],
          ["RegisterMode_inst4.mode","PE_comb_inst0.O12"],
          ["RegisterMode_inst4.const_","PE_comb_inst0.O13"],
          ["RegisterMode_inst4.value","PE_comb_inst0.O14"],
          ["self.O0","PE_comb_inst0.O15"],
          ["self.O1","PE_comb_inst0.O16"],
          ["self.O2","PE_comb_inst0.O17"],
          ["RegisterMode_inst0.value","PE_comb_inst0.O2"],
          ["RegisterMode_inst1.mode","PE_comb_inst0.O3"],
          ["RegisterMode_inst1.const_","PE_comb_inst0.O4"],
          ["RegisterMode_inst1.value","PE_comb_inst0.O5"],
          ["RegisterMode_inst2.mode","PE_comb_inst0.O6"],
          ["RegisterMode_inst2.const_","PE_comb_inst0.O7"],
          ["RegisterMode_inst2.value","PE_comb_inst0.O8"],
          ["RegisterMode_inst3.mode","PE_comb_inst0.O9"],
          ["self.bit0","PE_comb_inst0.bit0"],
          ["self.bit1","PE_comb_inst0.bit1"],
          ["self.bit2","PE_comb_inst0.bit2"],
          ["self.data0","PE_comb_inst0.data0"],
          ["self.data1","PE_comb_inst0.data1"],
          ["self.inst","PE_comb_inst0.inst"],
          ["RegisterMode_inst0.O","PE_comb_inst0.self_rega_O"],
          ["RegisterMode_inst1.O","PE_comb_inst0.self_regb_O"],
          ["RegisterMode_inst2.O","PE_comb_inst0.self_regd_O"],
          ["RegisterMode_inst3.O","PE_comb_inst0.self_rege_O"],
          ["RegisterMode_inst4.O","PE_comb_inst0.self_regf_O"],
          ["self.CLK","RegisterMode_inst0.CLK"],
          ["self.CLK","RegisterMode_inst1.CLK"],
          ["self.CLK","RegisterMode_inst2.CLK"],
          ["self.CLK","RegisterMode_inst3.CLK"],
          ["self.CLK","RegisterMode_inst4.CLK"]
        ]
      },
      "PE_comb":{
        "type":["Record",[
          ["inst",["Record",[["alu",["Array",8,"BitIn"]],["signed_",["Array",1,"BitIn"]],["lut",["Array",8,"BitIn"]],["cond",["Array",4,"BitIn"]],["rega",["Array",2,"BitIn"]],["data0",["Array",16,"BitIn"]],["regb",["Array",2,"BitIn"]],["data1",["Array",16,"BitIn"]],["regd",["Array",2,"BitIn"]],["bit0","BitIn"],["rege",["Array",2,"BitIn"]],["bit1","BitIn"],["regf",["Array",2,"BitIn"]],["bit2","BitIn"]]]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["self_rega_O",["Array",16,"BitIn"]],
          ["self_regb_O",["Array",16,"BitIn"]],
          ["self_regd_O","BitIn"],
          ["self_rege_O","BitIn"],
          ["self_regf_O","BitIn"],
          ["O0",["Array",2,"Bit"]],
          ["O1",["Array",16,"Bit"]],
          ["O2",["Array",16,"Bit"]],
          ["O3",["Array",2,"Bit"]],
          ["O4",["Array",16,"Bit"]],
          ["O5",["Array",16,"Bit"]],
          ["O6",["Array",2,"Bit"]],
          ["O7","Bit"],
          ["O8","Bit"],
          ["O9",["Array",2,"Bit"]],
          ["O10","Bit"],
          ["O11","Bit"],
          ["O12",["Array",2,"Bit"]],
          ["O13","Bit"],
          ["O14","Bit"],
          ["O15",["Array",16,"Bit"]],
          ["O16","Bit"],
          ["O17","Bit"]
        ]],
        "instances":{
          "_lut_inst0":{
            "modref":"global._lut"
          },
          "alu_inst0":{
            "modref":"global.alu"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "cond_inst0":{
            "modref":"global.cond"
          }
        },
        "connections":[
          ["cond_inst0.lut","_lut_inst0.O"],
          ["self.self_regd_O","_lut_inst0.bit0"],
          ["self.self_rege_O","_lut_inst0.bit1"],
          ["self.self_regf_O","_lut_inst0.bit2"],
          ["self.inst.lut","_lut_inst0.lut"],
          ["self.O15","alu_inst0.O0"],
          ["cond_inst0.alu","alu_inst0.O1"],
          ["cond_inst0.Z","alu_inst0.O2"],
          ["cond_inst0.N","alu_inst0.O3"],
          ["cond_inst0.C","alu_inst0.O4"],
          ["cond_inst0.V","alu_inst0.O5"],
          ["self.self_rega_O","alu_inst0.a"],
          ["self.self_regb_O","alu_inst0.b"],
          ["self.self_regd_O","alu_inst0.d"],
          ["self.inst","alu_inst0.inst"],
          ["self.O17","bit_const_0_None.out"],
          ["self.O16","cond_inst0.O"],
          ["self.inst.cond","cond_inst0.code"],
          ["self.inst.rega","self.O0"],
          ["self.inst.data0","self.O1"],
          ["self.inst.bit1","self.O10"],
          ["self.bit1","self.O11"],
          ["self.inst.regf","self.O12"],
          ["self.inst.bit2","self.O13"],
          ["self.bit2","self.O14"],
          ["self.data0","self.O2"],
          ["self.inst.regb","self.O3"],
          ["self.inst.data1","self.O4"],
          ["self.data1","self.O5"],
          ["self.inst.regd","self.O6"],
          ["self.inst.bit0","self.O7"],
          ["self.bit0","self.O8"],
          ["self.inst.rege","self.O9"]
        ]
      },
      "PE_unq1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["bit0",["Array",1,"BitIn"]],
          ["bit1",["Array",1,"BitIn"]],
          ["bit2",["Array",1,"BitIn"]],
          ["alu_res",["Array",16,"Bit"]],
          ["res_p",["Array",1,"Bit"]],
          ["irq",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "MuxWrapper_3_32_inst0":{
            "modref":"global.MuxWrapper_3_32"
          },
          "WrappedPE_inst0":{
            "modref":"global.WrappedPE"
          },
          "inst_0":{
            "modref":"global.ConfigRegister_32_8_32_0"
          },
          "inst_1":{
            "modref":"global.ConfigRegister_32_8_32_1"
          },
          "inst_2":{
            "modref":"global.ConfigRegister_32_8_32_2"
          }
        },
        "connections":[
          ["inst_0.O","MuxWrapper_3_32_inst0.I.0"],
          ["inst_1.O","MuxWrapper_3_32_inst0.I.1"],
          ["inst_2.O","MuxWrapper_3_32_inst0.I.2"],
          ["self.read_config_data","MuxWrapper_3_32_inst0.O"],
          ["self.config.config_addr.0","MuxWrapper_3_32_inst0.S.0"],
          ["self.config.config_addr.1","MuxWrapper_3_32_inst0.S.1"],
          ["self.clk","WrappedPE_inst0.CLK"],
          ["self.alu_res","WrappedPE_inst0.O0"],
          ["self.res_p.0","WrappedPE_inst0.O1"],
          ["self.irq.0","WrappedPE_inst0.O2"],
          ["self.bit0.0","WrappedPE_inst0.bit0"],
          ["self.bit1.0","WrappedPE_inst0.bit1"],
          ["self.bit2.0","WrappedPE_inst0.bit2"],
          ["self.data0","WrappedPE_inst0.data0"],
          ["self.data1","WrappedPE_inst0.data1"],
          ["inst_0.O.0","WrappedPE_inst0.inst.0"],
          ["inst_0.O.10","WrappedPE_inst0.inst.10"],
          ["inst_0.O.11","WrappedPE_inst0.inst.11"],
          ["inst_0.O.12","WrappedPE_inst0.inst.12"],
          ["inst_0.O.13","WrappedPE_inst0.inst.13"],
          ["inst_0.O.14","WrappedPE_inst0.inst.14"],
          ["inst_0.O.15","WrappedPE_inst0.inst.15"],
          ["inst_0.O.16","WrappedPE_inst0.inst.16"],
          ["inst_0.O.17","WrappedPE_inst0.inst.17"],
          ["inst_0.O.18","WrappedPE_inst0.inst.18"],
          ["inst_0.O.19","WrappedPE_inst0.inst.19"],
          ["inst_0.O.1","WrappedPE_inst0.inst.1"],
          ["inst_0.O.20","WrappedPE_inst0.inst.20"],
          ["inst_0.O.21","WrappedPE_inst0.inst.21"],
          ["inst_0.O.22","WrappedPE_inst0.inst.22"],
          ["inst_0.O.23","WrappedPE_inst0.inst.23"],
          ["inst_0.O.24","WrappedPE_inst0.inst.24"],
          ["inst_0.O.25","WrappedPE_inst0.inst.25"],
          ["inst_0.O.26","WrappedPE_inst0.inst.26"],
          ["inst_0.O.27","WrappedPE_inst0.inst.27"],
          ["inst_0.O.28","WrappedPE_inst0.inst.28"],
          ["inst_0.O.29","WrappedPE_inst0.inst.29"],
          ["inst_0.O.2","WrappedPE_inst0.inst.2"],
          ["inst_0.O.30","WrappedPE_inst0.inst.30"],
          ["inst_0.O.31","WrappedPE_inst0.inst.31"],
          ["inst_1.O.0","WrappedPE_inst0.inst.32"],
          ["inst_1.O.1","WrappedPE_inst0.inst.33"],
          ["inst_1.O.2","WrappedPE_inst0.inst.34"],
          ["inst_1.O.3","WrappedPE_inst0.inst.35"],
          ["inst_1.O.4","WrappedPE_inst0.inst.36"],
          ["inst_1.O.5","WrappedPE_inst0.inst.37"],
          ["inst_1.O.6","WrappedPE_inst0.inst.38"],
          ["inst_1.O.7","WrappedPE_inst0.inst.39"],
          ["inst_0.O.3","WrappedPE_inst0.inst.3"],
          ["inst_1.O.8","WrappedPE_inst0.inst.40"],
          ["inst_1.O.9","WrappedPE_inst0.inst.41"],
          ["inst_1.O.10","WrappedPE_inst0.inst.42"],
          ["inst_1.O.11","WrappedPE_inst0.inst.43"],
          ["inst_1.O.12","WrappedPE_inst0.inst.44"],
          ["inst_1.O.13","WrappedPE_inst0.inst.45"],
          ["inst_1.O.14","WrappedPE_inst0.inst.46"],
          ["inst_1.O.15","WrappedPE_inst0.inst.47"],
          ["inst_1.O.16","WrappedPE_inst0.inst.48"],
          ["inst_1.O.17","WrappedPE_inst0.inst.49"],
          ["inst_0.O.4","WrappedPE_inst0.inst.4"],
          ["inst_1.O.18","WrappedPE_inst0.inst.50"],
          ["inst_1.O.19","WrappedPE_inst0.inst.51"],
          ["inst_1.O.20","WrappedPE_inst0.inst.52"],
          ["inst_1.O.21","WrappedPE_inst0.inst.53"],
          ["inst_1.O.22","WrappedPE_inst0.inst.54"],
          ["inst_1.O.23","WrappedPE_inst0.inst.55"],
          ["inst_1.O.24","WrappedPE_inst0.inst.56"],
          ["inst_1.O.25","WrappedPE_inst0.inst.57"],
          ["inst_1.O.26","WrappedPE_inst0.inst.58"],
          ["inst_1.O.27","WrappedPE_inst0.inst.59"],
          ["inst_0.O.5","WrappedPE_inst0.inst.5"],
          ["inst_1.O.28","WrappedPE_inst0.inst.60"],
          ["inst_1.O.29","WrappedPE_inst0.inst.61"],
          ["inst_1.O.30","WrappedPE_inst0.inst.62"],
          ["inst_1.O.31","WrappedPE_inst0.inst.63"],
          ["inst_2.O.0","WrappedPE_inst0.inst.64"],
          ["inst_2.O.1","WrappedPE_inst0.inst.65"],
          ["inst_0.O.6","WrappedPE_inst0.inst.6"],
          ["inst_0.O.7","WrappedPE_inst0.inst.7"],
          ["inst_0.O.8","WrappedPE_inst0.inst.8"],
          ["inst_0.O.9","WrappedPE_inst0.inst.9"],
          ["self.clk","inst_0.clk"],
          ["self.config.config_addr","inst_0.config_addr"],
          ["self.config.config_data","inst_0.config_data"],
          ["self.config.write.0","inst_0.config_en"],
          ["self.reset","inst_0.reset"],
          ["self.clk","inst_1.clk"],
          ["self.config.config_addr","inst_1.config_addr"],
          ["self.config.config_data","inst_1.config_data"],
          ["self.config.write.0","inst_1.config_en"],
          ["self.reset","inst_1.reset"],
          ["self.clk","inst_2.clk"],
          ["self.config.config_addr","inst_2.config_addr"],
          ["self.config.config_data","inst_2.config_data"],
          ["self.config.write.0","inst_2.config_en"],
          ["self.reset","inst_2.reset"]
        ]
      },
      "PowerDomainConfigReg":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]]
        ]],
        "instances":{
          "ps_en":{
            "modref":"global.ConfigRegister_32_8_32_0"
          }
        },
        "connections":[
          ["self.read_config_data","ps_en.O"],
          ["self.clk","ps_en.clk"],
          ["self.config.config_addr","ps_en.config_addr"],
          ["self.config.config_data","ps_en.config_data"],
          ["self.config.write.0","ps_en.config_en"],
          ["self.reset","ps_en.reset"]
        ]
      },
      "Register":{
        "type":["Record",[
          ["value",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Register_comb_inst0":{
            "modref":"global.Register_comb"
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["reg_P_inst0.in","Register_comb_inst0.O0"],
          ["self.O","Register_comb_inst0.O1"],
          ["self.en","Register_comb_inst0.en"],
          ["reg_P_inst0.out","Register_comb_inst0.self_value_O"],
          ["self.value","Register_comb_inst0.value"],
          ["self.CLK","reg_P_inst0.clk"]
        ]
      },
      "RegisterMode":{
        "type":["Record",[
          ["mode",["Array",2,"BitIn"]],
          ["const_",["Array",16,"BitIn"]],
          ["value",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "RegisterMode_comb_inst0":{
            "modref":"global.RegisterMode_comb"
          },
          "Register_inst0":{
            "modref":"global.Register"
          }
        },
        "connections":[
          ["Register_inst0.value","RegisterMode_comb_inst0.O0"],
          ["Register_inst0.en","RegisterMode_comb_inst0.O1"],
          ["self.O","RegisterMode_comb_inst0.O2"],
          ["self.const_","RegisterMode_comb_inst0.const_"],
          ["self.mode","RegisterMode_comb_inst0.mode"],
          ["Register_inst0.O","RegisterMode_comb_inst0.self_register_O"],
          ["self.value","RegisterMode_comb_inst0.value"],
          ["self.CLK","Register_inst0.CLK"]
        ]
      },
      "RegisterMode_comb":{
        "type":["Record",[
          ["mode",["Array",2,"BitIn"]],
          ["const_",["Array",16,"BitIn"]],
          ["value",["Array",16,"BitIn"]],
          ["self_register_O",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Mux2xOutBit_inst0":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst1":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst2":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst3":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBits16_inst0":{
            "modref":"global.Mux2xOutBits16"
          },
          "Mux2xOutBits16_inst1":{
            "modref":"global.Mux2xOutBits16"
          },
          "Mux2xOutBits16_inst2":{
            "modref":"global.Mux2xOutBits16"
          },
          "Mux2xOutBits16_inst3":{
            "modref":"global.Mux2xOutBits16"
          },
          "Mux2xOutBits16_inst4":{
            "modref":"global.Mux2xOutBits16"
          },
          "Mux2xOutBits16_inst5":{
            "modref":"global.Mux2xOutBits16"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "coreir_eq_2_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["bit_const_1_None.out","Mux2xOutBit_inst0.I0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst0.I1"],
          ["Mux2xOutBit_inst1.I0","Mux2xOutBit_inst0.O"],
          ["coreir_eq_2_inst1.out","Mux2xOutBit_inst0.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst1.I1"],
          ["coreir_eq_2_inst3.out","Mux2xOutBit_inst1.S"],
          ["bit_const_1_None.out","Mux2xOutBit_inst2.I0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst2.I1"],
          ["Mux2xOutBit_inst3.I0","Mux2xOutBit_inst2.O"],
          ["coreir_eq_2_inst5.out","Mux2xOutBit_inst2.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst3.I1"],
          ["self.O1","Mux2xOutBit_inst3.O"],
          ["coreir_eq_2_inst8.out","Mux2xOutBit_inst3.S"],
          ["self.value","Mux2xOutBits16_inst0.I0"],
          ["self.value","Mux2xOutBits16_inst0.I1"],
          ["Mux2xOutBits16_inst1.I0","Mux2xOutBits16_inst0.O"],
          ["coreir_eq_2_inst0.out","Mux2xOutBits16_inst0.S"],
          ["self.value","Mux2xOutBits16_inst1.I1"],
          ["coreir_eq_2_inst2.out","Mux2xOutBits16_inst1.S"],
          ["self.value","Mux2xOutBits16_inst2.I0"],
          ["self.value","Mux2xOutBits16_inst2.I1"],
          ["Mux2xOutBits16_inst4.I0","Mux2xOutBits16_inst2.O"],
          ["coreir_eq_2_inst4.out","Mux2xOutBits16_inst2.S"],
          ["self.self_register_O","Mux2xOutBits16_inst3.I0"],
          ["self.value","Mux2xOutBits16_inst3.I1"],
          ["Mux2xOutBits16_inst5.I0","Mux2xOutBits16_inst3.O"],
          ["coreir_eq_2_inst6.out","Mux2xOutBits16_inst3.S"],
          ["self.value","Mux2xOutBits16_inst4.I1"],
          ["self.O0","Mux2xOutBits16_inst4.O"],
          ["coreir_eq_2_inst7.out","Mux2xOutBits16_inst4.S"],
          ["self.const_","Mux2xOutBits16_inst5.I1"],
          ["self.O2","Mux2xOutBits16_inst5.O"],
          ["coreir_eq_2_inst9.out","Mux2xOutBits16_inst5.S"],
          ["coreir_eq_2_inst2.in1","const_0_2.out"],
          ["coreir_eq_2_inst3.in1","const_0_2.out"],
          ["coreir_eq_2_inst7.in1","const_0_2.out"],
          ["coreir_eq_2_inst8.in1","const_0_2.out"],
          ["coreir_eq_2_inst9.in1","const_0_2.out"],
          ["coreir_eq_2_inst0.in1","const_2_2.out"],
          ["coreir_eq_2_inst1.in1","const_2_2.out"],
          ["coreir_eq_2_inst4.in1","const_2_2.out"],
          ["coreir_eq_2_inst5.in1","const_2_2.out"],
          ["coreir_eq_2_inst6.in1","const_2_2.out"],
          ["self.mode","coreir_eq_2_inst0.in0"],
          ["self.mode","coreir_eq_2_inst1.in0"],
          ["self.mode","coreir_eq_2_inst2.in0"],
          ["self.mode","coreir_eq_2_inst3.in0"],
          ["self.mode","coreir_eq_2_inst4.in0"],
          ["self.mode","coreir_eq_2_inst5.in0"],
          ["self.mode","coreir_eq_2_inst6.in0"],
          ["self.mode","coreir_eq_2_inst7.in0"],
          ["self.mode","coreir_eq_2_inst8.in0"],
          ["self.mode","coreir_eq_2_inst9.in0"]
        ]
      },
      "RegisterMode_comb_unq1":{
        "type":["Record",[
          ["mode",["Array",2,"BitIn"]],
          ["const_","BitIn"],
          ["value","BitIn"],
          ["self_register_O","BitIn"],
          ["O0","Bit"],
          ["O1","Bit"],
          ["O2","Bit"]
        ]],
        "instances":{
          "Mux2xOutBit_inst0":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst1":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst2":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst3":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst4":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst5":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst6":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst7":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst8":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst9":{
            "modref":"global.Mux2xOutBit"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "coreir_eq_2_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "coreir_eq_2_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.value","Mux2xOutBit_inst0.I0"],
          ["self.value","Mux2xOutBit_inst0.I1"],
          ["Mux2xOutBit_inst2.I0","Mux2xOutBit_inst0.O"],
          ["coreir_eq_2_inst0.out","Mux2xOutBit_inst0.S"],
          ["bit_const_1_None.out","Mux2xOutBit_inst1.I0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst1.I1"],
          ["Mux2xOutBit_inst3.I0","Mux2xOutBit_inst1.O"],
          ["coreir_eq_2_inst1.out","Mux2xOutBit_inst1.S"],
          ["self.value","Mux2xOutBit_inst2.I1"],
          ["coreir_eq_2_inst2.out","Mux2xOutBit_inst2.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst3.I1"],
          ["coreir_eq_2_inst3.out","Mux2xOutBit_inst3.S"],
          ["self.value","Mux2xOutBit_inst4.I0"],
          ["self.value","Mux2xOutBit_inst4.I1"],
          ["Mux2xOutBit_inst7.I0","Mux2xOutBit_inst4.O"],
          ["coreir_eq_2_inst4.out","Mux2xOutBit_inst4.S"],
          ["bit_const_1_None.out","Mux2xOutBit_inst5.I0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst5.I1"],
          ["Mux2xOutBit_inst8.I0","Mux2xOutBit_inst5.O"],
          ["coreir_eq_2_inst5.out","Mux2xOutBit_inst5.S"],
          ["self.self_register_O","Mux2xOutBit_inst6.I0"],
          ["self.value","Mux2xOutBit_inst6.I1"],
          ["Mux2xOutBit_inst9.I0","Mux2xOutBit_inst6.O"],
          ["coreir_eq_2_inst6.out","Mux2xOutBit_inst6.S"],
          ["self.value","Mux2xOutBit_inst7.I1"],
          ["self.O0","Mux2xOutBit_inst7.O"],
          ["coreir_eq_2_inst7.out","Mux2xOutBit_inst7.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst8.I1"],
          ["self.O1","Mux2xOutBit_inst8.O"],
          ["coreir_eq_2_inst8.out","Mux2xOutBit_inst8.S"],
          ["self.const_","Mux2xOutBit_inst9.I1"],
          ["self.O2","Mux2xOutBit_inst9.O"],
          ["coreir_eq_2_inst9.out","Mux2xOutBit_inst9.S"],
          ["coreir_eq_2_inst2.in1","const_0_2.out"],
          ["coreir_eq_2_inst3.in1","const_0_2.out"],
          ["coreir_eq_2_inst7.in1","const_0_2.out"],
          ["coreir_eq_2_inst8.in1","const_0_2.out"],
          ["coreir_eq_2_inst9.in1","const_0_2.out"],
          ["coreir_eq_2_inst0.in1","const_2_2.out"],
          ["coreir_eq_2_inst1.in1","const_2_2.out"],
          ["coreir_eq_2_inst4.in1","const_2_2.out"],
          ["coreir_eq_2_inst5.in1","const_2_2.out"],
          ["coreir_eq_2_inst6.in1","const_2_2.out"],
          ["self.mode","coreir_eq_2_inst0.in0"],
          ["self.mode","coreir_eq_2_inst1.in0"],
          ["self.mode","coreir_eq_2_inst2.in0"],
          ["self.mode","coreir_eq_2_inst3.in0"],
          ["self.mode","coreir_eq_2_inst4.in0"],
          ["self.mode","coreir_eq_2_inst5.in0"],
          ["self.mode","coreir_eq_2_inst6.in0"],
          ["self.mode","coreir_eq_2_inst7.in0"],
          ["self.mode","coreir_eq_2_inst8.in0"],
          ["self.mode","coreir_eq_2_inst9.in0"]
        ]
      },
      "RegisterMode_unq1":{
        "type":["Record",[
          ["mode",["Array",2,"BitIn"]],
          ["const_","BitIn"],
          ["value","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "RegisterMode_comb_inst0":{
            "modref":"global.RegisterMode_comb_unq1"
          },
          "Register_inst0":{
            "modref":"global.Register_unq1"
          }
        },
        "connections":[
          ["Register_inst0.value","RegisterMode_comb_inst0.O0"],
          ["Register_inst0.en","RegisterMode_comb_inst0.O1"],
          ["self.O","RegisterMode_comb_inst0.O2"],
          ["self.const_","RegisterMode_comb_inst0.const_"],
          ["self.mode","RegisterMode_comb_inst0.mode"],
          ["Register_inst0.O","RegisterMode_comb_inst0.self_register_O"],
          ["self.value","RegisterMode_comb_inst0.value"],
          ["self.CLK","Register_inst0.CLK"]
        ]
      },
      "Register_comb":{
        "type":["Record",[
          ["value",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["self_value_O",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.value","self.O0"],
          ["self.self_value_O","self.O1"]
        ]
      },
      "Register_comb_unq1":{
        "type":["Record",[
          ["value","BitIn"],
          ["en","BitIn"],
          ["self_value_O","BitIn"],
          ["O0","Bit"],
          ["O1","Bit"]
        ]],
        "connections":[
          ["self.value","self.O0"],
          ["self.self_value_O","self.O1"]
        ]
      },
      "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_1":{
        "type":["Record",[
          ["I",["Array",1,"BitIn"]],
          ["O",["Array",1,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xOutBits1"
          },
          "value":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["value.out","enable_mux.I0"],
          ["self.I","enable_mux.I1"],
          ["value.in","enable_mux.O"],
          ["self.CE","enable_mux.S"],
          ["value.arst","self.ASYNCRESET"],
          ["value.clk","self.CLK"],
          ["value.out","self.O"]
        ]
      },
      "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_2":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xOutBits2"
          },
          "value":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",2]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",2],"2'h0"]}
          }
        },
        "connections":[
          ["value.out","enable_mux.I0"],
          ["self.I","enable_mux.I1"],
          ["value.in","enable_mux.O"],
          ["self.CE","enable_mux.S"],
          ["value.arst","self.ASYNCRESET"],
          ["value.clk","self.CLK"],
          ["value.out","self.O"]
        ]
      },
      "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_3":{
        "type":["Record",[
          ["I",["Array",3,"BitIn"]],
          ["O",["Array",3,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xOutBits3"
          },
          "value":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",3]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",3],"3'h0"]}
          }
        },
        "connections":[
          ["value.out","enable_mux.I0"],
          ["self.I","enable_mux.I1"],
          ["value.in","enable_mux.O"],
          ["self.CE","enable_mux.S"],
          ["value.arst","self.ASYNCRESET"],
          ["value.clk","self.CLK"],
          ["value.out","self.O"]
        ]
      },
      "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32":{
        "type":["Record",[
          ["I",["Array",32,"BitIn"]],
          ["O",["Array",32,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xOutBits32"
          },
          "value":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",32]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          }
        },
        "connections":[
          ["value.out","enable_mux.I0"],
          ["self.I","enable_mux.I1"],
          ["value.in","enable_mux.O"],
          ["self.CE","enable_mux.S"],
          ["value.arst","self.ASYNCRESET"],
          ["value.clk","self.CLK"],
          ["value.out","self.O"]
        ]
      },
      "Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_5":{
        "type":["Record",[
          ["I",["Array",5,"BitIn"]],
          ["O",["Array",5,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xOutBits5"
          },
          "value":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",5]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",5],"5'h00"]}
          }
        },
        "connections":[
          ["value.out","enable_mux.I0"],
          ["self.I","enable_mux.I1"],
          ["value.in","enable_mux.O"],
          ["self.CE","enable_mux.S"],
          ["value.arst","self.ASYNCRESET"],
          ["value.clk","self.CLK"],
          ["value.out","self.O"]
        ]
      },
      "Register_unq1":{
        "type":["Record",[
          ["value","BitIn"],
          ["en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "Register_comb_inst0":{
            "modref":"global.Register_comb_unq1"
          }
        },
        "connections":[
          ["self.CLK","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0.CLK"],
          ["Register_comb_inst0.O0","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0.I"],
          ["Register_comb_inst0.self_value_O","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0.O"],
          ["self.O","Register_comb_inst0.O1"],
          ["self.en","Register_comb_inst0.en"],
          ["self.value","Register_comb_inst0.value"]
        ]
      },
      "SB_ID0_5TRACKS_B16_alu_res":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["alu_res",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "MUX_SB_T0_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MuxWrapper_40_32_inst0":{
            "modref":"global.MuxWrapper_40_32"
          },
          "REG_T0_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "RMUX_T0_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_0"
          },
          "RMUX_T0_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_1"
          },
          "RMUX_T0_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_2"
          },
          "RMUX_T0_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_3"
          },
          "RMUX_T1_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_4"
          },
          "RMUX_T1_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_5"
          },
          "RMUX_T1_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_6"
          },
          "RMUX_T1_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_7"
          },
          "RMUX_T2_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_8"
          },
          "RMUX_T2_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_9"
          },
          "RMUX_T2_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_10"
          },
          "RMUX_T2_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_11"
          },
          "RMUX_T3_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_12"
          },
          "RMUX_T3_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_13"
          },
          "RMUX_T3_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_14"
          },
          "RMUX_T3_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_15"
          },
          "RMUX_T4_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_16"
          },
          "RMUX_T4_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_17"
          },
          "RMUX_T4_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_18"
          },
          "RMUX_T4_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_19"
          },
          "SB_T0_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_20"
          },
          "SB_T0_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_21"
          },
          "SB_T0_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_22"
          },
          "SB_T0_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_23"
          },
          "SB_T1_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_24"
          },
          "SB_T1_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_25"
          },
          "SB_T1_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_26"
          },
          "SB_T1_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_27"
          },
          "SB_T2_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_28"
          },
          "SB_T2_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_29"
          },
          "SB_T2_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_30"
          },
          "SB_T2_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_31"
          },
          "SB_T3_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_32"
          },
          "SB_T3_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_33"
          },
          "SB_T3_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_34"
          },
          "SB_T3_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_35"
          },
          "SB_T4_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_36"
          },
          "SB_T4_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_37"
          },
          "SB_T4_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_38"
          },
          "SB_T4_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_39"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "ZextWrapper_1_32_inst0":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst1":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst10":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst11":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst12":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst13":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst14":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst15":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst16":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst17":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst18":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst19":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst2":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst3":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst4":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst5":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst6":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst7":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst8":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst9":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_2_32_inst0":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst1":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst10":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst11":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst12":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst13":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst14":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst15":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst16":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst17":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst18":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst19":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst2":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst3":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst4":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst5":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst6":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst7":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst8":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst9":{
            "modref":"global.ZextWrapper_2_32"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_EAST_SB_OUT_B16.I.3"],
          ["REG_T0_EAST_B16.in","MUX_SB_T0_EAST_SB_OUT_B16.O"],
          ["RMUX_T0_EAST_B16.I.0","MUX_SB_T0_EAST_SB_OUT_B16.O"],
          ["SB_T0_EAST_SB_OUT_B16_sel.O","MUX_SB_T0_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_NORTH_SB_OUT_B16.I.3"],
          ["REG_T0_NORTH_B16.in","MUX_SB_T0_NORTH_SB_OUT_B16.O"],
          ["RMUX_T0_NORTH_B16.I.0","MUX_SB_T0_NORTH_SB_OUT_B16.O"],
          ["SB_T0_NORTH_SB_OUT_B16_sel.O","MUX_SB_T0_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T0_SOUTH_B16.in","MUX_SB_T0_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T0_SOUTH_B16.I.0","MUX_SB_T0_SOUTH_SB_OUT_B16.O"],
          ["SB_T0_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T0_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_WEST_SB_OUT_B16.I.3"],
          ["REG_T0_WEST_B16.in","MUX_SB_T0_WEST_SB_OUT_B16.O"],
          ["RMUX_T0_WEST_B16.I.0","MUX_SB_T0_WEST_SB_OUT_B16.O"],
          ["SB_T0_WEST_SB_OUT_B16_sel.O","MUX_SB_T0_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_EAST_SB_OUT_B16.I.3"],
          ["REG_T1_EAST_B16.in","MUX_SB_T1_EAST_SB_OUT_B16.O"],
          ["RMUX_T1_EAST_B16.I.0","MUX_SB_T1_EAST_SB_OUT_B16.O"],
          ["SB_T1_EAST_SB_OUT_B16_sel.O","MUX_SB_T1_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_NORTH_SB_OUT_B16.I.3"],
          ["REG_T1_NORTH_B16.in","MUX_SB_T1_NORTH_SB_OUT_B16.O"],
          ["RMUX_T1_NORTH_B16.I.0","MUX_SB_T1_NORTH_SB_OUT_B16.O"],
          ["SB_T1_NORTH_SB_OUT_B16_sel.O","MUX_SB_T1_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T1_SOUTH_B16.in","MUX_SB_T1_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T1_SOUTH_B16.I.0","MUX_SB_T1_SOUTH_SB_OUT_B16.O"],
          ["SB_T1_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T1_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_WEST_SB_OUT_B16.I.3"],
          ["REG_T1_WEST_B16.in","MUX_SB_T1_WEST_SB_OUT_B16.O"],
          ["RMUX_T1_WEST_B16.I.0","MUX_SB_T1_WEST_SB_OUT_B16.O"],
          ["SB_T1_WEST_SB_OUT_B16_sel.O","MUX_SB_T1_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_EAST_SB_OUT_B16.I.3"],
          ["REG_T2_EAST_B16.in","MUX_SB_T2_EAST_SB_OUT_B16.O"],
          ["RMUX_T2_EAST_B16.I.0","MUX_SB_T2_EAST_SB_OUT_B16.O"],
          ["SB_T2_EAST_SB_OUT_B16_sel.O","MUX_SB_T2_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_NORTH_SB_OUT_B16.I.3"],
          ["REG_T2_NORTH_B16.in","MUX_SB_T2_NORTH_SB_OUT_B16.O"],
          ["RMUX_T2_NORTH_B16.I.0","MUX_SB_T2_NORTH_SB_OUT_B16.O"],
          ["SB_T2_NORTH_SB_OUT_B16_sel.O","MUX_SB_T2_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T2_SOUTH_B16.in","MUX_SB_T2_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T2_SOUTH_B16.I.0","MUX_SB_T2_SOUTH_SB_OUT_B16.O"],
          ["SB_T2_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T2_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_WEST_SB_OUT_B16.I.3"],
          ["REG_T2_WEST_B16.in","MUX_SB_T2_WEST_SB_OUT_B16.O"],
          ["RMUX_T2_WEST_B16.I.0","MUX_SB_T2_WEST_SB_OUT_B16.O"],
          ["SB_T2_WEST_SB_OUT_B16_sel.O","MUX_SB_T2_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_EAST_SB_OUT_B16.I.3"],
          ["REG_T3_EAST_B16.in","MUX_SB_T3_EAST_SB_OUT_B16.O"],
          ["RMUX_T3_EAST_B16.I.0","MUX_SB_T3_EAST_SB_OUT_B16.O"],
          ["SB_T3_EAST_SB_OUT_B16_sel.O","MUX_SB_T3_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_NORTH_SB_OUT_B16.I.3"],
          ["REG_T3_NORTH_B16.in","MUX_SB_T3_NORTH_SB_OUT_B16.O"],
          ["RMUX_T3_NORTH_B16.I.0","MUX_SB_T3_NORTH_SB_OUT_B16.O"],
          ["SB_T3_NORTH_SB_OUT_B16_sel.O","MUX_SB_T3_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T3_SOUTH_B16.in","MUX_SB_T3_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T3_SOUTH_B16.I.0","MUX_SB_T3_SOUTH_SB_OUT_B16.O"],
          ["SB_T3_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T3_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_WEST_SB_OUT_B16.I.3"],
          ["REG_T3_WEST_B16.in","MUX_SB_T3_WEST_SB_OUT_B16.O"],
          ["RMUX_T3_WEST_B16.I.0","MUX_SB_T3_WEST_SB_OUT_B16.O"],
          ["SB_T3_WEST_SB_OUT_B16_sel.O","MUX_SB_T3_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_EAST_SB_OUT_B16.I.3"],
          ["REG_T4_EAST_B16.in","MUX_SB_T4_EAST_SB_OUT_B16.O"],
          ["RMUX_T4_EAST_B16.I.0","MUX_SB_T4_EAST_SB_OUT_B16.O"],
          ["SB_T4_EAST_SB_OUT_B16_sel.O","MUX_SB_T4_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_NORTH_SB_OUT_B16.I.3"],
          ["REG_T4_NORTH_B16.in","MUX_SB_T4_NORTH_SB_OUT_B16.O"],
          ["RMUX_T4_NORTH_B16.I.0","MUX_SB_T4_NORTH_SB_OUT_B16.O"],
          ["SB_T4_NORTH_SB_OUT_B16_sel.O","MUX_SB_T4_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T4_SOUTH_B16.in","MUX_SB_T4_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T4_SOUTH_B16.I.0","MUX_SB_T4_SOUTH_SB_OUT_B16.O"],
          ["SB_T4_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T4_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_WEST_SB_OUT_B16.I.3"],
          ["REG_T4_WEST_B16.in","MUX_SB_T4_WEST_SB_OUT_B16.O"],
          ["RMUX_T4_WEST_B16.I.0","MUX_SB_T4_WEST_SB_OUT_B16.O"],
          ["SB_T4_WEST_SB_OUT_B16_sel.O","MUX_SB_T4_WEST_SB_OUT_B16.S"],
          ["ZextWrapper_1_32_inst0.O","MuxWrapper_40_32_inst0.I.0"],
          ["ZextWrapper_1_32_inst10.O","MuxWrapper_40_32_inst0.I.10"],
          ["ZextWrapper_1_32_inst11.O","MuxWrapper_40_32_inst0.I.11"],
          ["ZextWrapper_1_32_inst12.O","MuxWrapper_40_32_inst0.I.12"],
          ["ZextWrapper_1_32_inst13.O","MuxWrapper_40_32_inst0.I.13"],
          ["ZextWrapper_1_32_inst14.O","MuxWrapper_40_32_inst0.I.14"],
          ["ZextWrapper_1_32_inst15.O","MuxWrapper_40_32_inst0.I.15"],
          ["ZextWrapper_1_32_inst16.O","MuxWrapper_40_32_inst0.I.16"],
          ["ZextWrapper_1_32_inst17.O","MuxWrapper_40_32_inst0.I.17"],
          ["ZextWrapper_1_32_inst18.O","MuxWrapper_40_32_inst0.I.18"],
          ["ZextWrapper_1_32_inst19.O","MuxWrapper_40_32_inst0.I.19"],
          ["ZextWrapper_1_32_inst1.O","MuxWrapper_40_32_inst0.I.1"],
          ["ZextWrapper_2_32_inst0.O","MuxWrapper_40_32_inst0.I.20"],
          ["ZextWrapper_2_32_inst1.O","MuxWrapper_40_32_inst0.I.21"],
          ["ZextWrapper_2_32_inst2.O","MuxWrapper_40_32_inst0.I.22"],
          ["ZextWrapper_2_32_inst3.O","MuxWrapper_40_32_inst0.I.23"],
          ["ZextWrapper_2_32_inst4.O","MuxWrapper_40_32_inst0.I.24"],
          ["ZextWrapper_2_32_inst5.O","MuxWrapper_40_32_inst0.I.25"],
          ["ZextWrapper_2_32_inst6.O","MuxWrapper_40_32_inst0.I.26"],
          ["ZextWrapper_2_32_inst7.O","MuxWrapper_40_32_inst0.I.27"],
          ["ZextWrapper_2_32_inst8.O","MuxWrapper_40_32_inst0.I.28"],
          ["ZextWrapper_2_32_inst9.O","MuxWrapper_40_32_inst0.I.29"],
          ["ZextWrapper_1_32_inst2.O","MuxWrapper_40_32_inst0.I.2"],
          ["ZextWrapper_2_32_inst10.O","MuxWrapper_40_32_inst0.I.30"],
          ["ZextWrapper_2_32_inst11.O","MuxWrapper_40_32_inst0.I.31"],
          ["ZextWrapper_2_32_inst12.O","MuxWrapper_40_32_inst0.I.32"],
          ["ZextWrapper_2_32_inst13.O","MuxWrapper_40_32_inst0.I.33"],
          ["ZextWrapper_2_32_inst14.O","MuxWrapper_40_32_inst0.I.34"],
          ["ZextWrapper_2_32_inst15.O","MuxWrapper_40_32_inst0.I.35"],
          ["ZextWrapper_2_32_inst16.O","MuxWrapper_40_32_inst0.I.36"],
          ["ZextWrapper_2_32_inst17.O","MuxWrapper_40_32_inst0.I.37"],
          ["ZextWrapper_2_32_inst18.O","MuxWrapper_40_32_inst0.I.38"],
          ["ZextWrapper_2_32_inst19.O","MuxWrapper_40_32_inst0.I.39"],
          ["ZextWrapper_1_32_inst3.O","MuxWrapper_40_32_inst0.I.3"],
          ["ZextWrapper_1_32_inst4.O","MuxWrapper_40_32_inst0.I.4"],
          ["ZextWrapper_1_32_inst5.O","MuxWrapper_40_32_inst0.I.5"],
          ["ZextWrapper_1_32_inst6.O","MuxWrapper_40_32_inst0.I.6"],
          ["ZextWrapper_1_32_inst7.O","MuxWrapper_40_32_inst0.I.7"],
          ["ZextWrapper_1_32_inst8.O","MuxWrapper_40_32_inst0.I.8"],
          ["ZextWrapper_1_32_inst9.O","MuxWrapper_40_32_inst0.I.9"],
          ["self.read_config_data","MuxWrapper_40_32_inst0.O"],
          ["self.config.config_addr.0","MuxWrapper_40_32_inst0.S.0"],
          ["self.config.config_addr.1","MuxWrapper_40_32_inst0.S.1"],
          ["self.config.config_addr.2","MuxWrapper_40_32_inst0.S.2"],
          ["self.config.config_addr.3","MuxWrapper_40_32_inst0.S.3"],
          ["self.config.config_addr.4","MuxWrapper_40_32_inst0.S.4"],
          ["self.config.config_addr.5","MuxWrapper_40_32_inst0.S.5"],
          ["self.clk","REG_T0_EAST_B16.clk"],
          ["RMUX_T0_EAST_B16.I.1","REG_T0_EAST_B16.out"],
          ["self.clk","REG_T0_NORTH_B16.clk"],
          ["RMUX_T0_NORTH_B16.I.1","REG_T0_NORTH_B16.out"],
          ["self.clk","REG_T0_SOUTH_B16.clk"],
          ["RMUX_T0_SOUTH_B16.I.1","REG_T0_SOUTH_B16.out"],
          ["self.clk","REG_T0_WEST_B16.clk"],
          ["RMUX_T0_WEST_B16.I.1","REG_T0_WEST_B16.out"],
          ["self.clk","REG_T1_EAST_B16.clk"],
          ["RMUX_T1_EAST_B16.I.1","REG_T1_EAST_B16.out"],
          ["self.clk","REG_T1_NORTH_B16.clk"],
          ["RMUX_T1_NORTH_B16.I.1","REG_T1_NORTH_B16.out"],
          ["self.clk","REG_T1_SOUTH_B16.clk"],
          ["RMUX_T1_SOUTH_B16.I.1","REG_T1_SOUTH_B16.out"],
          ["self.clk","REG_T1_WEST_B16.clk"],
          ["RMUX_T1_WEST_B16.I.1","REG_T1_WEST_B16.out"],
          ["self.clk","REG_T2_EAST_B16.clk"],
          ["RMUX_T2_EAST_B16.I.1","REG_T2_EAST_B16.out"],
          ["self.clk","REG_T2_NORTH_B16.clk"],
          ["RMUX_T2_NORTH_B16.I.1","REG_T2_NORTH_B16.out"],
          ["self.clk","REG_T2_SOUTH_B16.clk"],
          ["RMUX_T2_SOUTH_B16.I.1","REG_T2_SOUTH_B16.out"],
          ["self.clk","REG_T2_WEST_B16.clk"],
          ["RMUX_T2_WEST_B16.I.1","REG_T2_WEST_B16.out"],
          ["self.clk","REG_T3_EAST_B16.clk"],
          ["RMUX_T3_EAST_B16.I.1","REG_T3_EAST_B16.out"],
          ["self.clk","REG_T3_NORTH_B16.clk"],
          ["RMUX_T3_NORTH_B16.I.1","REG_T3_NORTH_B16.out"],
          ["self.clk","REG_T3_SOUTH_B16.clk"],
          ["RMUX_T3_SOUTH_B16.I.1","REG_T3_SOUTH_B16.out"],
          ["self.clk","REG_T3_WEST_B16.clk"],
          ["RMUX_T3_WEST_B16.I.1","REG_T3_WEST_B16.out"],
          ["self.clk","REG_T4_EAST_B16.clk"],
          ["RMUX_T4_EAST_B16.I.1","REG_T4_EAST_B16.out"],
          ["self.clk","REG_T4_NORTH_B16.clk"],
          ["RMUX_T4_NORTH_B16.I.1","REG_T4_NORTH_B16.out"],
          ["self.clk","REG_T4_SOUTH_B16.clk"],
          ["RMUX_T4_SOUTH_B16.I.1","REG_T4_SOUTH_B16.out"],
          ["self.clk","REG_T4_WEST_B16.clk"],
          ["RMUX_T4_WEST_B16.I.1","REG_T4_WEST_B16.out"],
          ["self.SB_T0_EAST_SB_OUT_B16","RMUX_T0_EAST_B16.O"],
          ["RMUX_T0_EAST_B16_sel.O","RMUX_T0_EAST_B16.S"],
          ["ZextWrapper_1_32_inst0.I","RMUX_T0_EAST_B16_sel.O"],
          ["self.clk","RMUX_T0_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T0_EAST_B16_sel.reset"],
          ["self.SB_T0_NORTH_SB_OUT_B16","RMUX_T0_NORTH_B16.O"],
          ["RMUX_T0_NORTH_B16_sel.O","RMUX_T0_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst1.I","RMUX_T0_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T0_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T0_NORTH_B16_sel.reset"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","RMUX_T0_SOUTH_B16.O"],
          ["RMUX_T0_SOUTH_B16_sel.O","RMUX_T0_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst2.I","RMUX_T0_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T0_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T0_SOUTH_B16_sel.reset"],
          ["self.SB_T0_WEST_SB_OUT_B16","RMUX_T0_WEST_B16.O"],
          ["RMUX_T0_WEST_B16_sel.O","RMUX_T0_WEST_B16.S"],
          ["ZextWrapper_1_32_inst3.I","RMUX_T0_WEST_B16_sel.O"],
          ["self.clk","RMUX_T0_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T0_WEST_B16_sel.reset"],
          ["self.SB_T1_EAST_SB_OUT_B16","RMUX_T1_EAST_B16.O"],
          ["RMUX_T1_EAST_B16_sel.O","RMUX_T1_EAST_B16.S"],
          ["ZextWrapper_1_32_inst4.I","RMUX_T1_EAST_B16_sel.O"],
          ["self.clk","RMUX_T1_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T1_EAST_B16_sel.reset"],
          ["self.SB_T1_NORTH_SB_OUT_B16","RMUX_T1_NORTH_B16.O"],
          ["RMUX_T1_NORTH_B16_sel.O","RMUX_T1_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst5.I","RMUX_T1_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T1_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T1_NORTH_B16_sel.reset"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","RMUX_T1_SOUTH_B16.O"],
          ["RMUX_T1_SOUTH_B16_sel.O","RMUX_T1_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst6.I","RMUX_T1_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T1_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T1_SOUTH_B16_sel.reset"],
          ["self.SB_T1_WEST_SB_OUT_B16","RMUX_T1_WEST_B16.O"],
          ["RMUX_T1_WEST_B16_sel.O","RMUX_T1_WEST_B16.S"],
          ["ZextWrapper_1_32_inst7.I","RMUX_T1_WEST_B16_sel.O"],
          ["self.clk","RMUX_T1_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T1_WEST_B16_sel.reset"],
          ["self.SB_T2_EAST_SB_OUT_B16","RMUX_T2_EAST_B16.O"],
          ["RMUX_T2_EAST_B16_sel.O","RMUX_T2_EAST_B16.S"],
          ["ZextWrapper_1_32_inst8.I","RMUX_T2_EAST_B16_sel.O"],
          ["self.clk","RMUX_T2_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T2_EAST_B16_sel.reset"],
          ["self.SB_T2_NORTH_SB_OUT_B16","RMUX_T2_NORTH_B16.O"],
          ["RMUX_T2_NORTH_B16_sel.O","RMUX_T2_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst9.I","RMUX_T2_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T2_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T2_NORTH_B16_sel.reset"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","RMUX_T2_SOUTH_B16.O"],
          ["RMUX_T2_SOUTH_B16_sel.O","RMUX_T2_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst10.I","RMUX_T2_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T2_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T2_SOUTH_B16_sel.reset"],
          ["self.SB_T2_WEST_SB_OUT_B16","RMUX_T2_WEST_B16.O"],
          ["RMUX_T2_WEST_B16_sel.O","RMUX_T2_WEST_B16.S"],
          ["ZextWrapper_1_32_inst11.I","RMUX_T2_WEST_B16_sel.O"],
          ["self.clk","RMUX_T2_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T2_WEST_B16_sel.reset"],
          ["self.SB_T3_EAST_SB_OUT_B16","RMUX_T3_EAST_B16.O"],
          ["RMUX_T3_EAST_B16_sel.O","RMUX_T3_EAST_B16.S"],
          ["ZextWrapper_1_32_inst12.I","RMUX_T3_EAST_B16_sel.O"],
          ["self.clk","RMUX_T3_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T3_EAST_B16_sel.reset"],
          ["self.SB_T3_NORTH_SB_OUT_B16","RMUX_T3_NORTH_B16.O"],
          ["RMUX_T3_NORTH_B16_sel.O","RMUX_T3_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst13.I","RMUX_T3_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T3_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T3_NORTH_B16_sel.reset"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","RMUX_T3_SOUTH_B16.O"],
          ["RMUX_T3_SOUTH_B16_sel.O","RMUX_T3_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst14.I","RMUX_T3_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T3_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T3_SOUTH_B16_sel.reset"],
          ["self.SB_T3_WEST_SB_OUT_B16","RMUX_T3_WEST_B16.O"],
          ["RMUX_T3_WEST_B16_sel.O","RMUX_T3_WEST_B16.S"],
          ["ZextWrapper_1_32_inst15.I","RMUX_T3_WEST_B16_sel.O"],
          ["self.clk","RMUX_T3_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T3_WEST_B16_sel.reset"],
          ["self.SB_T4_EAST_SB_OUT_B16","RMUX_T4_EAST_B16.O"],
          ["RMUX_T4_EAST_B16_sel.O","RMUX_T4_EAST_B16.S"],
          ["ZextWrapper_1_32_inst16.I","RMUX_T4_EAST_B16_sel.O"],
          ["self.clk","RMUX_T4_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T4_EAST_B16_sel.reset"],
          ["self.SB_T4_NORTH_SB_OUT_B16","RMUX_T4_NORTH_B16.O"],
          ["RMUX_T4_NORTH_B16_sel.O","RMUX_T4_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst17.I","RMUX_T4_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T4_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T4_NORTH_B16_sel.reset"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","RMUX_T4_SOUTH_B16.O"],
          ["RMUX_T4_SOUTH_B16_sel.O","RMUX_T4_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst18.I","RMUX_T4_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T4_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T4_SOUTH_B16_sel.reset"],
          ["self.SB_T4_WEST_SB_OUT_B16","RMUX_T4_WEST_B16.O"],
          ["RMUX_T4_WEST_B16_sel.O","RMUX_T4_WEST_B16.S"],
          ["ZextWrapper_1_32_inst19.I","RMUX_T4_WEST_B16_sel.O"],
          ["self.clk","RMUX_T4_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T4_WEST_B16_sel.reset"],
          ["ZextWrapper_2_32_inst0.I","SB_T0_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst1.I","SB_T0_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst2.I","SB_T0_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst3.I","SB_T0_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst4.I","SB_T1_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst5.I","SB_T1_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst6.I","SB_T1_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst7.I","SB_T1_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst8.I","SB_T2_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst9.I","SB_T2_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst10.I","SB_T2_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst11.I","SB_T2_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst12.I","SB_T3_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst13.I","SB_T3_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst14.I","SB_T3_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst15.I","SB_T3_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst16.I","SB_T4_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst17.I","SB_T4_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst18.I","SB_T4_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst19.I","SB_T4_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_WEST_SB_OUT_B16_sel.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"]
        ]
      },
      "SB_ID0_5TRACKS_B16_alu_res_unq1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["alu_res",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "MUX_SB_T0_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MuxWrapper_40_32_inst0":{
            "modref":"global.MuxWrapper_40_32"
          },
          "REG_T0_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "RMUX_T0_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_0"
          },
          "RMUX_T0_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_1"
          },
          "RMUX_T0_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_2"
          },
          "RMUX_T0_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_3"
          },
          "RMUX_T1_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_4"
          },
          "RMUX_T1_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_5"
          },
          "RMUX_T1_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_6"
          },
          "RMUX_T1_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_7"
          },
          "RMUX_T2_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_8"
          },
          "RMUX_T2_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_9"
          },
          "RMUX_T2_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_10"
          },
          "RMUX_T2_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_11"
          },
          "RMUX_T3_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_12"
          },
          "RMUX_T3_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_13"
          },
          "RMUX_T3_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_14"
          },
          "RMUX_T3_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_15"
          },
          "RMUX_T4_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_16"
          },
          "RMUX_T4_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_17"
          },
          "RMUX_T4_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_18"
          },
          "RMUX_T4_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_19"
          },
          "SB_T0_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_20"
          },
          "SB_T0_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_21"
          },
          "SB_T0_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_22"
          },
          "SB_T0_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_23"
          },
          "SB_T1_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_24"
          },
          "SB_T1_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_25"
          },
          "SB_T1_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_26"
          },
          "SB_T1_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_27"
          },
          "SB_T2_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_28"
          },
          "SB_T2_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_29"
          },
          "SB_T2_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_30"
          },
          "SB_T2_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_31"
          },
          "SB_T3_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_32"
          },
          "SB_T3_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_33"
          },
          "SB_T3_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_34"
          },
          "SB_T3_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_35"
          },
          "SB_T4_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_36"
          },
          "SB_T4_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_37"
          },
          "SB_T4_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_38"
          },
          "SB_T4_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_39"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "ZextWrapper_1_32_inst0":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst1":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst10":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst11":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst12":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst13":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst14":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst15":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst16":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst17":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst18":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst19":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst2":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst3":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst4":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst5":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst6":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst7":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst8":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst9":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_2_32_inst0":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst1":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst10":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst11":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst12":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst13":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst14":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst15":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst16":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst17":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst18":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst19":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst2":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst3":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst4":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst5":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst6":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst7":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst8":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst9":{
            "modref":"global.ZextWrapper_2_32"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_EAST_SB_OUT_B16.I.3"],
          ["REG_T0_EAST_B16.in","MUX_SB_T0_EAST_SB_OUT_B16.O"],
          ["RMUX_T0_EAST_B16.I.0","MUX_SB_T0_EAST_SB_OUT_B16.O"],
          ["SB_T0_EAST_SB_OUT_B16_sel.O","MUX_SB_T0_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_NORTH_SB_OUT_B16.I.3"],
          ["REG_T0_NORTH_B16.in","MUX_SB_T0_NORTH_SB_OUT_B16.O"],
          ["RMUX_T0_NORTH_B16.I.0","MUX_SB_T0_NORTH_SB_OUT_B16.O"],
          ["SB_T0_NORTH_SB_OUT_B16_sel.O","MUX_SB_T0_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T0_SOUTH_B16.in","MUX_SB_T0_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T0_SOUTH_B16.I.0","MUX_SB_T0_SOUTH_SB_OUT_B16.O"],
          ["SB_T0_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T0_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_WEST_SB_OUT_B16.I.3"],
          ["REG_T0_WEST_B16.in","MUX_SB_T0_WEST_SB_OUT_B16.O"],
          ["RMUX_T0_WEST_B16.I.0","MUX_SB_T0_WEST_SB_OUT_B16.O"],
          ["SB_T0_WEST_SB_OUT_B16_sel.O","MUX_SB_T0_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_EAST_SB_OUT_B16.I.3"],
          ["REG_T1_EAST_B16.in","MUX_SB_T1_EAST_SB_OUT_B16.O"],
          ["RMUX_T1_EAST_B16.I.0","MUX_SB_T1_EAST_SB_OUT_B16.O"],
          ["SB_T1_EAST_SB_OUT_B16_sel.O","MUX_SB_T1_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_NORTH_SB_OUT_B16.I.3"],
          ["REG_T1_NORTH_B16.in","MUX_SB_T1_NORTH_SB_OUT_B16.O"],
          ["RMUX_T1_NORTH_B16.I.0","MUX_SB_T1_NORTH_SB_OUT_B16.O"],
          ["SB_T1_NORTH_SB_OUT_B16_sel.O","MUX_SB_T1_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T1_SOUTH_B16.in","MUX_SB_T1_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T1_SOUTH_B16.I.0","MUX_SB_T1_SOUTH_SB_OUT_B16.O"],
          ["SB_T1_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T1_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_WEST_SB_OUT_B16.I.3"],
          ["REG_T1_WEST_B16.in","MUX_SB_T1_WEST_SB_OUT_B16.O"],
          ["RMUX_T1_WEST_B16.I.0","MUX_SB_T1_WEST_SB_OUT_B16.O"],
          ["SB_T1_WEST_SB_OUT_B16_sel.O","MUX_SB_T1_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_EAST_SB_OUT_B16.I.3"],
          ["REG_T2_EAST_B16.in","MUX_SB_T2_EAST_SB_OUT_B16.O"],
          ["RMUX_T2_EAST_B16.I.0","MUX_SB_T2_EAST_SB_OUT_B16.O"],
          ["SB_T2_EAST_SB_OUT_B16_sel.O","MUX_SB_T2_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_NORTH_SB_OUT_B16.I.3"],
          ["REG_T2_NORTH_B16.in","MUX_SB_T2_NORTH_SB_OUT_B16.O"],
          ["RMUX_T2_NORTH_B16.I.0","MUX_SB_T2_NORTH_SB_OUT_B16.O"],
          ["SB_T2_NORTH_SB_OUT_B16_sel.O","MUX_SB_T2_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T2_SOUTH_B16.in","MUX_SB_T2_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T2_SOUTH_B16.I.0","MUX_SB_T2_SOUTH_SB_OUT_B16.O"],
          ["SB_T2_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T2_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_WEST_SB_OUT_B16.I.3"],
          ["REG_T2_WEST_B16.in","MUX_SB_T2_WEST_SB_OUT_B16.O"],
          ["RMUX_T2_WEST_B16.I.0","MUX_SB_T2_WEST_SB_OUT_B16.O"],
          ["SB_T2_WEST_SB_OUT_B16_sel.O","MUX_SB_T2_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_EAST_SB_OUT_B16.I.3"],
          ["REG_T3_EAST_B16.in","MUX_SB_T3_EAST_SB_OUT_B16.O"],
          ["RMUX_T3_EAST_B16.I.0","MUX_SB_T3_EAST_SB_OUT_B16.O"],
          ["SB_T3_EAST_SB_OUT_B16_sel.O","MUX_SB_T3_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_NORTH_SB_OUT_B16.I.3"],
          ["REG_T3_NORTH_B16.in","MUX_SB_T3_NORTH_SB_OUT_B16.O"],
          ["RMUX_T3_NORTH_B16.I.0","MUX_SB_T3_NORTH_SB_OUT_B16.O"],
          ["SB_T3_NORTH_SB_OUT_B16_sel.O","MUX_SB_T3_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T3_SOUTH_B16.in","MUX_SB_T3_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T3_SOUTH_B16.I.0","MUX_SB_T3_SOUTH_SB_OUT_B16.O"],
          ["SB_T3_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T3_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_WEST_SB_OUT_B16.I.3"],
          ["REG_T3_WEST_B16.in","MUX_SB_T3_WEST_SB_OUT_B16.O"],
          ["RMUX_T3_WEST_B16.I.0","MUX_SB_T3_WEST_SB_OUT_B16.O"],
          ["SB_T3_WEST_SB_OUT_B16_sel.O","MUX_SB_T3_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_EAST_SB_OUT_B16.I.3"],
          ["REG_T4_EAST_B16.in","MUX_SB_T4_EAST_SB_OUT_B16.O"],
          ["RMUX_T4_EAST_B16.I.0","MUX_SB_T4_EAST_SB_OUT_B16.O"],
          ["SB_T4_EAST_SB_OUT_B16_sel.O","MUX_SB_T4_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_NORTH_SB_OUT_B16.I.3"],
          ["REG_T4_NORTH_B16.in","MUX_SB_T4_NORTH_SB_OUT_B16.O"],
          ["RMUX_T4_NORTH_B16.I.0","MUX_SB_T4_NORTH_SB_OUT_B16.O"],
          ["SB_T4_NORTH_SB_OUT_B16_sel.O","MUX_SB_T4_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T4_SOUTH_B16.in","MUX_SB_T4_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T4_SOUTH_B16.I.0","MUX_SB_T4_SOUTH_SB_OUT_B16.O"],
          ["SB_T4_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T4_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_WEST_SB_OUT_B16.I.3"],
          ["REG_T4_WEST_B16.in","MUX_SB_T4_WEST_SB_OUT_B16.O"],
          ["RMUX_T4_WEST_B16.I.0","MUX_SB_T4_WEST_SB_OUT_B16.O"],
          ["SB_T4_WEST_SB_OUT_B16_sel.O","MUX_SB_T4_WEST_SB_OUT_B16.S"],
          ["ZextWrapper_1_32_inst0.O","MuxWrapper_40_32_inst0.I.0"],
          ["ZextWrapper_1_32_inst10.O","MuxWrapper_40_32_inst0.I.10"],
          ["ZextWrapper_1_32_inst11.O","MuxWrapper_40_32_inst0.I.11"],
          ["ZextWrapper_1_32_inst12.O","MuxWrapper_40_32_inst0.I.12"],
          ["ZextWrapper_1_32_inst13.O","MuxWrapper_40_32_inst0.I.13"],
          ["ZextWrapper_1_32_inst14.O","MuxWrapper_40_32_inst0.I.14"],
          ["ZextWrapper_1_32_inst15.O","MuxWrapper_40_32_inst0.I.15"],
          ["ZextWrapper_1_32_inst16.O","MuxWrapper_40_32_inst0.I.16"],
          ["ZextWrapper_1_32_inst17.O","MuxWrapper_40_32_inst0.I.17"],
          ["ZextWrapper_1_32_inst18.O","MuxWrapper_40_32_inst0.I.18"],
          ["ZextWrapper_1_32_inst19.O","MuxWrapper_40_32_inst0.I.19"],
          ["ZextWrapper_1_32_inst1.O","MuxWrapper_40_32_inst0.I.1"],
          ["ZextWrapper_2_32_inst0.O","MuxWrapper_40_32_inst0.I.20"],
          ["ZextWrapper_2_32_inst1.O","MuxWrapper_40_32_inst0.I.21"],
          ["ZextWrapper_2_32_inst2.O","MuxWrapper_40_32_inst0.I.22"],
          ["ZextWrapper_2_32_inst3.O","MuxWrapper_40_32_inst0.I.23"],
          ["ZextWrapper_2_32_inst4.O","MuxWrapper_40_32_inst0.I.24"],
          ["ZextWrapper_2_32_inst5.O","MuxWrapper_40_32_inst0.I.25"],
          ["ZextWrapper_2_32_inst6.O","MuxWrapper_40_32_inst0.I.26"],
          ["ZextWrapper_2_32_inst7.O","MuxWrapper_40_32_inst0.I.27"],
          ["ZextWrapper_2_32_inst8.O","MuxWrapper_40_32_inst0.I.28"],
          ["ZextWrapper_2_32_inst9.O","MuxWrapper_40_32_inst0.I.29"],
          ["ZextWrapper_1_32_inst2.O","MuxWrapper_40_32_inst0.I.2"],
          ["ZextWrapper_2_32_inst10.O","MuxWrapper_40_32_inst0.I.30"],
          ["ZextWrapper_2_32_inst11.O","MuxWrapper_40_32_inst0.I.31"],
          ["ZextWrapper_2_32_inst12.O","MuxWrapper_40_32_inst0.I.32"],
          ["ZextWrapper_2_32_inst13.O","MuxWrapper_40_32_inst0.I.33"],
          ["ZextWrapper_2_32_inst14.O","MuxWrapper_40_32_inst0.I.34"],
          ["ZextWrapper_2_32_inst15.O","MuxWrapper_40_32_inst0.I.35"],
          ["ZextWrapper_2_32_inst16.O","MuxWrapper_40_32_inst0.I.36"],
          ["ZextWrapper_2_32_inst17.O","MuxWrapper_40_32_inst0.I.37"],
          ["ZextWrapper_2_32_inst18.O","MuxWrapper_40_32_inst0.I.38"],
          ["ZextWrapper_2_32_inst19.O","MuxWrapper_40_32_inst0.I.39"],
          ["ZextWrapper_1_32_inst3.O","MuxWrapper_40_32_inst0.I.3"],
          ["ZextWrapper_1_32_inst4.O","MuxWrapper_40_32_inst0.I.4"],
          ["ZextWrapper_1_32_inst5.O","MuxWrapper_40_32_inst0.I.5"],
          ["ZextWrapper_1_32_inst6.O","MuxWrapper_40_32_inst0.I.6"],
          ["ZextWrapper_1_32_inst7.O","MuxWrapper_40_32_inst0.I.7"],
          ["ZextWrapper_1_32_inst8.O","MuxWrapper_40_32_inst0.I.8"],
          ["ZextWrapper_1_32_inst9.O","MuxWrapper_40_32_inst0.I.9"],
          ["self.read_config_data","MuxWrapper_40_32_inst0.O"],
          ["self.config.config_addr.0","MuxWrapper_40_32_inst0.S.0"],
          ["self.config.config_addr.1","MuxWrapper_40_32_inst0.S.1"],
          ["self.config.config_addr.2","MuxWrapper_40_32_inst0.S.2"],
          ["self.config.config_addr.3","MuxWrapper_40_32_inst0.S.3"],
          ["self.config.config_addr.4","MuxWrapper_40_32_inst0.S.4"],
          ["self.config.config_addr.5","MuxWrapper_40_32_inst0.S.5"],
          ["self.clk","REG_T0_EAST_B16.clk"],
          ["RMUX_T0_EAST_B16.I.1","REG_T0_EAST_B16.out"],
          ["self.clk","REG_T0_NORTH_B16.clk"],
          ["RMUX_T0_NORTH_B16.I.1","REG_T0_NORTH_B16.out"],
          ["self.clk","REG_T0_SOUTH_B16.clk"],
          ["RMUX_T0_SOUTH_B16.I.1","REG_T0_SOUTH_B16.out"],
          ["self.clk","REG_T0_WEST_B16.clk"],
          ["RMUX_T0_WEST_B16.I.1","REG_T0_WEST_B16.out"],
          ["self.clk","REG_T1_EAST_B16.clk"],
          ["RMUX_T1_EAST_B16.I.1","REG_T1_EAST_B16.out"],
          ["self.clk","REG_T1_NORTH_B16.clk"],
          ["RMUX_T1_NORTH_B16.I.1","REG_T1_NORTH_B16.out"],
          ["self.clk","REG_T1_SOUTH_B16.clk"],
          ["RMUX_T1_SOUTH_B16.I.1","REG_T1_SOUTH_B16.out"],
          ["self.clk","REG_T1_WEST_B16.clk"],
          ["RMUX_T1_WEST_B16.I.1","REG_T1_WEST_B16.out"],
          ["self.clk","REG_T2_EAST_B16.clk"],
          ["RMUX_T2_EAST_B16.I.1","REG_T2_EAST_B16.out"],
          ["self.clk","REG_T2_NORTH_B16.clk"],
          ["RMUX_T2_NORTH_B16.I.1","REG_T2_NORTH_B16.out"],
          ["self.clk","REG_T2_SOUTH_B16.clk"],
          ["RMUX_T2_SOUTH_B16.I.1","REG_T2_SOUTH_B16.out"],
          ["self.clk","REG_T2_WEST_B16.clk"],
          ["RMUX_T2_WEST_B16.I.1","REG_T2_WEST_B16.out"],
          ["self.clk","REG_T3_EAST_B16.clk"],
          ["RMUX_T3_EAST_B16.I.1","REG_T3_EAST_B16.out"],
          ["self.clk","REG_T3_NORTH_B16.clk"],
          ["RMUX_T3_NORTH_B16.I.1","REG_T3_NORTH_B16.out"],
          ["self.clk","REG_T3_SOUTH_B16.clk"],
          ["RMUX_T3_SOUTH_B16.I.1","REG_T3_SOUTH_B16.out"],
          ["self.clk","REG_T3_WEST_B16.clk"],
          ["RMUX_T3_WEST_B16.I.1","REG_T3_WEST_B16.out"],
          ["self.clk","REG_T4_EAST_B16.clk"],
          ["RMUX_T4_EAST_B16.I.1","REG_T4_EAST_B16.out"],
          ["self.clk","REG_T4_NORTH_B16.clk"],
          ["RMUX_T4_NORTH_B16.I.1","REG_T4_NORTH_B16.out"],
          ["self.clk","REG_T4_SOUTH_B16.clk"],
          ["RMUX_T4_SOUTH_B16.I.1","REG_T4_SOUTH_B16.out"],
          ["self.clk","REG_T4_WEST_B16.clk"],
          ["RMUX_T4_WEST_B16.I.1","REG_T4_WEST_B16.out"],
          ["self.SB_T0_EAST_SB_OUT_B16","RMUX_T0_EAST_B16.O"],
          ["RMUX_T0_EAST_B16_sel.O","RMUX_T0_EAST_B16.S"],
          ["ZextWrapper_1_32_inst0.I","RMUX_T0_EAST_B16_sel.O"],
          ["self.clk","RMUX_T0_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T0_EAST_B16_sel.reset"],
          ["self.SB_T0_NORTH_SB_OUT_B16","RMUX_T0_NORTH_B16.O"],
          ["RMUX_T0_NORTH_B16_sel.O","RMUX_T0_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst1.I","RMUX_T0_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T0_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T0_NORTH_B16_sel.reset"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","RMUX_T0_SOUTH_B16.O"],
          ["RMUX_T0_SOUTH_B16_sel.O","RMUX_T0_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst2.I","RMUX_T0_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T0_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T0_SOUTH_B16_sel.reset"],
          ["self.SB_T0_WEST_SB_OUT_B16","RMUX_T0_WEST_B16.O"],
          ["RMUX_T0_WEST_B16_sel.O","RMUX_T0_WEST_B16.S"],
          ["ZextWrapper_1_32_inst3.I","RMUX_T0_WEST_B16_sel.O"],
          ["self.clk","RMUX_T0_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T0_WEST_B16_sel.reset"],
          ["self.SB_T1_EAST_SB_OUT_B16","RMUX_T1_EAST_B16.O"],
          ["RMUX_T1_EAST_B16_sel.O","RMUX_T1_EAST_B16.S"],
          ["ZextWrapper_1_32_inst4.I","RMUX_T1_EAST_B16_sel.O"],
          ["self.clk","RMUX_T1_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T1_EAST_B16_sel.reset"],
          ["self.SB_T1_NORTH_SB_OUT_B16","RMUX_T1_NORTH_B16.O"],
          ["RMUX_T1_NORTH_B16_sel.O","RMUX_T1_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst5.I","RMUX_T1_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T1_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T1_NORTH_B16_sel.reset"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","RMUX_T1_SOUTH_B16.O"],
          ["RMUX_T1_SOUTH_B16_sel.O","RMUX_T1_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst6.I","RMUX_T1_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T1_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T1_SOUTH_B16_sel.reset"],
          ["self.SB_T1_WEST_SB_OUT_B16","RMUX_T1_WEST_B16.O"],
          ["RMUX_T1_WEST_B16_sel.O","RMUX_T1_WEST_B16.S"],
          ["ZextWrapper_1_32_inst7.I","RMUX_T1_WEST_B16_sel.O"],
          ["self.clk","RMUX_T1_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T1_WEST_B16_sel.reset"],
          ["self.SB_T2_EAST_SB_OUT_B16","RMUX_T2_EAST_B16.O"],
          ["RMUX_T2_EAST_B16_sel.O","RMUX_T2_EAST_B16.S"],
          ["ZextWrapper_1_32_inst8.I","RMUX_T2_EAST_B16_sel.O"],
          ["self.clk","RMUX_T2_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T2_EAST_B16_sel.reset"],
          ["self.SB_T2_NORTH_SB_OUT_B16","RMUX_T2_NORTH_B16.O"],
          ["RMUX_T2_NORTH_B16_sel.O","RMUX_T2_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst9.I","RMUX_T2_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T2_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T2_NORTH_B16_sel.reset"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","RMUX_T2_SOUTH_B16.O"],
          ["RMUX_T2_SOUTH_B16_sel.O","RMUX_T2_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst10.I","RMUX_T2_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T2_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T2_SOUTH_B16_sel.reset"],
          ["self.SB_T2_WEST_SB_OUT_B16","RMUX_T2_WEST_B16.O"],
          ["RMUX_T2_WEST_B16_sel.O","RMUX_T2_WEST_B16.S"],
          ["ZextWrapper_1_32_inst11.I","RMUX_T2_WEST_B16_sel.O"],
          ["self.clk","RMUX_T2_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T2_WEST_B16_sel.reset"],
          ["self.SB_T3_EAST_SB_OUT_B16","RMUX_T3_EAST_B16.O"],
          ["RMUX_T3_EAST_B16_sel.O","RMUX_T3_EAST_B16.S"],
          ["ZextWrapper_1_32_inst12.I","RMUX_T3_EAST_B16_sel.O"],
          ["self.clk","RMUX_T3_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T3_EAST_B16_sel.reset"],
          ["self.SB_T3_NORTH_SB_OUT_B16","RMUX_T3_NORTH_B16.O"],
          ["RMUX_T3_NORTH_B16_sel.O","RMUX_T3_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst13.I","RMUX_T3_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T3_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T3_NORTH_B16_sel.reset"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","RMUX_T3_SOUTH_B16.O"],
          ["RMUX_T3_SOUTH_B16_sel.O","RMUX_T3_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst14.I","RMUX_T3_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T3_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T3_SOUTH_B16_sel.reset"],
          ["self.SB_T3_WEST_SB_OUT_B16","RMUX_T3_WEST_B16.O"],
          ["RMUX_T3_WEST_B16_sel.O","RMUX_T3_WEST_B16.S"],
          ["ZextWrapper_1_32_inst15.I","RMUX_T3_WEST_B16_sel.O"],
          ["self.clk","RMUX_T3_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T3_WEST_B16_sel.reset"],
          ["self.SB_T4_EAST_SB_OUT_B16","RMUX_T4_EAST_B16.O"],
          ["RMUX_T4_EAST_B16_sel.O","RMUX_T4_EAST_B16.S"],
          ["ZextWrapper_1_32_inst16.I","RMUX_T4_EAST_B16_sel.O"],
          ["self.clk","RMUX_T4_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T4_EAST_B16_sel.reset"],
          ["self.SB_T4_NORTH_SB_OUT_B16","RMUX_T4_NORTH_B16.O"],
          ["RMUX_T4_NORTH_B16_sel.O","RMUX_T4_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst17.I","RMUX_T4_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T4_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T4_NORTH_B16_sel.reset"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","RMUX_T4_SOUTH_B16.O"],
          ["RMUX_T4_SOUTH_B16_sel.O","RMUX_T4_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst18.I","RMUX_T4_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T4_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T4_SOUTH_B16_sel.reset"],
          ["self.SB_T4_WEST_SB_OUT_B16","RMUX_T4_WEST_B16.O"],
          ["RMUX_T4_WEST_B16_sel.O","RMUX_T4_WEST_B16.S"],
          ["ZextWrapper_1_32_inst19.I","RMUX_T4_WEST_B16_sel.O"],
          ["self.clk","RMUX_T4_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T4_WEST_B16_sel.reset"],
          ["ZextWrapper_2_32_inst0.I","SB_T0_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst1.I","SB_T0_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst2.I","SB_T0_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst3.I","SB_T0_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst4.I","SB_T1_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst5.I","SB_T1_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst6.I","SB_T1_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst7.I","SB_T1_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst8.I","SB_T2_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst9.I","SB_T2_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst10.I","SB_T2_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst11.I","SB_T2_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst12.I","SB_T3_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst13.I","SB_T3_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst14.I","SB_T3_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst15.I","SB_T3_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst16.I","SB_T4_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst17.I","SB_T4_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst18.I","SB_T4_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst19.I","SB_T4_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_WEST_SB_OUT_B16_sel.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"]
        ]
      },
      "SB_ID0_5TRACKS_B16_alu_res_unq2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["alu_res",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "MUX_SB_T0_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MuxWrapper_40_32_inst0":{
            "modref":"global.MuxWrapper_40_32"
          },
          "REG_T0_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "RMUX_T0_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_0"
          },
          "RMUX_T0_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_1"
          },
          "RMUX_T0_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_2"
          },
          "RMUX_T0_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_3"
          },
          "RMUX_T1_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_4"
          },
          "RMUX_T1_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_5"
          },
          "RMUX_T1_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_6"
          },
          "RMUX_T1_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_7"
          },
          "RMUX_T2_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_8"
          },
          "RMUX_T2_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_9"
          },
          "RMUX_T2_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_10"
          },
          "RMUX_T2_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_11"
          },
          "RMUX_T3_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_12"
          },
          "RMUX_T3_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_13"
          },
          "RMUX_T3_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_14"
          },
          "RMUX_T3_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_15"
          },
          "RMUX_T4_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_16"
          },
          "RMUX_T4_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_17"
          },
          "RMUX_T4_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_18"
          },
          "RMUX_T4_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_19"
          },
          "SB_T0_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_20"
          },
          "SB_T0_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_21"
          },
          "SB_T0_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_22"
          },
          "SB_T0_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_23"
          },
          "SB_T1_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_24"
          },
          "SB_T1_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_25"
          },
          "SB_T1_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_26"
          },
          "SB_T1_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_27"
          },
          "SB_T2_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_28"
          },
          "SB_T2_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_29"
          },
          "SB_T2_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_30"
          },
          "SB_T2_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_31"
          },
          "SB_T3_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_32"
          },
          "SB_T3_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_33"
          },
          "SB_T3_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_34"
          },
          "SB_T3_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_35"
          },
          "SB_T4_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_36"
          },
          "SB_T4_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_37"
          },
          "SB_T4_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_38"
          },
          "SB_T4_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_39"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "ZextWrapper_1_32_inst0":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst1":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst10":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst11":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst12":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst13":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst14":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst15":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst16":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst17":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst18":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst19":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst2":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst3":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst4":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst5":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst6":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst7":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst8":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst9":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_2_32_inst0":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst1":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst10":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst11":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst12":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst13":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst14":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst15":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst16":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst17":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst18":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst19":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst2":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst3":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst4":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst5":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst6":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst7":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst8":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst9":{
            "modref":"global.ZextWrapper_2_32"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_EAST_SB_OUT_B16.I.3"],
          ["REG_T0_EAST_B16.in","MUX_SB_T0_EAST_SB_OUT_B16.O"],
          ["RMUX_T0_EAST_B16.I.0","MUX_SB_T0_EAST_SB_OUT_B16.O"],
          ["SB_T0_EAST_SB_OUT_B16_sel.O","MUX_SB_T0_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_NORTH_SB_OUT_B16.I.3"],
          ["REG_T0_NORTH_B16.in","MUX_SB_T0_NORTH_SB_OUT_B16.O"],
          ["RMUX_T0_NORTH_B16.I.0","MUX_SB_T0_NORTH_SB_OUT_B16.O"],
          ["SB_T0_NORTH_SB_OUT_B16_sel.O","MUX_SB_T0_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T0_SOUTH_B16.in","MUX_SB_T0_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T0_SOUTH_B16.I.0","MUX_SB_T0_SOUTH_SB_OUT_B16.O"],
          ["SB_T0_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T0_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T0_WEST_SB_OUT_B16.I.3"],
          ["REG_T0_WEST_B16.in","MUX_SB_T0_WEST_SB_OUT_B16.O"],
          ["RMUX_T0_WEST_B16.I.0","MUX_SB_T0_WEST_SB_OUT_B16.O"],
          ["SB_T0_WEST_SB_OUT_B16_sel.O","MUX_SB_T0_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_EAST_SB_OUT_B16.I.3"],
          ["REG_T1_EAST_B16.in","MUX_SB_T1_EAST_SB_OUT_B16.O"],
          ["RMUX_T1_EAST_B16.I.0","MUX_SB_T1_EAST_SB_OUT_B16.O"],
          ["SB_T1_EAST_SB_OUT_B16_sel.O","MUX_SB_T1_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_NORTH_SB_OUT_B16.I.3"],
          ["REG_T1_NORTH_B16.in","MUX_SB_T1_NORTH_SB_OUT_B16.O"],
          ["RMUX_T1_NORTH_B16.I.0","MUX_SB_T1_NORTH_SB_OUT_B16.O"],
          ["SB_T1_NORTH_SB_OUT_B16_sel.O","MUX_SB_T1_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T1_SOUTH_B16.in","MUX_SB_T1_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T1_SOUTH_B16.I.0","MUX_SB_T1_SOUTH_SB_OUT_B16.O"],
          ["SB_T1_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T1_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T1_WEST_SB_OUT_B16.I.3"],
          ["REG_T1_WEST_B16.in","MUX_SB_T1_WEST_SB_OUT_B16.O"],
          ["RMUX_T1_WEST_B16.I.0","MUX_SB_T1_WEST_SB_OUT_B16.O"],
          ["SB_T1_WEST_SB_OUT_B16_sel.O","MUX_SB_T1_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_EAST_SB_OUT_B16.I.3"],
          ["REG_T2_EAST_B16.in","MUX_SB_T2_EAST_SB_OUT_B16.O"],
          ["RMUX_T2_EAST_B16.I.0","MUX_SB_T2_EAST_SB_OUT_B16.O"],
          ["SB_T2_EAST_SB_OUT_B16_sel.O","MUX_SB_T2_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_NORTH_SB_OUT_B16.I.3"],
          ["REG_T2_NORTH_B16.in","MUX_SB_T2_NORTH_SB_OUT_B16.O"],
          ["RMUX_T2_NORTH_B16.I.0","MUX_SB_T2_NORTH_SB_OUT_B16.O"],
          ["SB_T2_NORTH_SB_OUT_B16_sel.O","MUX_SB_T2_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T2_SOUTH_B16.in","MUX_SB_T2_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T2_SOUTH_B16.I.0","MUX_SB_T2_SOUTH_SB_OUT_B16.O"],
          ["SB_T2_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T2_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T2_WEST_SB_OUT_B16.I.3"],
          ["REG_T2_WEST_B16.in","MUX_SB_T2_WEST_SB_OUT_B16.O"],
          ["RMUX_T2_WEST_B16.I.0","MUX_SB_T2_WEST_SB_OUT_B16.O"],
          ["SB_T2_WEST_SB_OUT_B16_sel.O","MUX_SB_T2_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_EAST_SB_OUT_B16.I.3"],
          ["REG_T3_EAST_B16.in","MUX_SB_T3_EAST_SB_OUT_B16.O"],
          ["RMUX_T3_EAST_B16.I.0","MUX_SB_T3_EAST_SB_OUT_B16.O"],
          ["SB_T3_EAST_SB_OUT_B16_sel.O","MUX_SB_T3_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_NORTH_SB_OUT_B16.I.3"],
          ["REG_T3_NORTH_B16.in","MUX_SB_T3_NORTH_SB_OUT_B16.O"],
          ["RMUX_T3_NORTH_B16.I.0","MUX_SB_T3_NORTH_SB_OUT_B16.O"],
          ["SB_T3_NORTH_SB_OUT_B16_sel.O","MUX_SB_T3_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T3_SOUTH_B16.in","MUX_SB_T3_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T3_SOUTH_B16.I.0","MUX_SB_T3_SOUTH_SB_OUT_B16.O"],
          ["SB_T3_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T3_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T3_WEST_SB_OUT_B16.I.3"],
          ["REG_T3_WEST_B16.in","MUX_SB_T3_WEST_SB_OUT_B16.O"],
          ["RMUX_T3_WEST_B16.I.0","MUX_SB_T3_WEST_SB_OUT_B16.O"],
          ["SB_T3_WEST_SB_OUT_B16_sel.O","MUX_SB_T3_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_EAST_SB_OUT_B16.I.3"],
          ["REG_T4_EAST_B16.in","MUX_SB_T4_EAST_SB_OUT_B16.O"],
          ["RMUX_T4_EAST_B16.I.0","MUX_SB_T4_EAST_SB_OUT_B16.O"],
          ["SB_T4_EAST_SB_OUT_B16_sel.O","MUX_SB_T4_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_NORTH_SB_OUT_B16.I.3"],
          ["REG_T4_NORTH_B16.in","MUX_SB_T4_NORTH_SB_OUT_B16.O"],
          ["RMUX_T4_NORTH_B16.I.0","MUX_SB_T4_NORTH_SB_OUT_B16.O"],
          ["SB_T4_NORTH_SB_OUT_B16_sel.O","MUX_SB_T4_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T4_SOUTH_B16.in","MUX_SB_T4_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T4_SOUTH_B16.I.0","MUX_SB_T4_SOUTH_SB_OUT_B16.O"],
          ["SB_T4_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T4_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.2"],
          ["self.alu_res","MUX_SB_T4_WEST_SB_OUT_B16.I.3"],
          ["REG_T4_WEST_B16.in","MUX_SB_T4_WEST_SB_OUT_B16.O"],
          ["RMUX_T4_WEST_B16.I.0","MUX_SB_T4_WEST_SB_OUT_B16.O"],
          ["SB_T4_WEST_SB_OUT_B16_sel.O","MUX_SB_T4_WEST_SB_OUT_B16.S"],
          ["ZextWrapper_1_32_inst0.O","MuxWrapper_40_32_inst0.I.0"],
          ["ZextWrapper_1_32_inst10.O","MuxWrapper_40_32_inst0.I.10"],
          ["ZextWrapper_1_32_inst11.O","MuxWrapper_40_32_inst0.I.11"],
          ["ZextWrapper_1_32_inst12.O","MuxWrapper_40_32_inst0.I.12"],
          ["ZextWrapper_1_32_inst13.O","MuxWrapper_40_32_inst0.I.13"],
          ["ZextWrapper_1_32_inst14.O","MuxWrapper_40_32_inst0.I.14"],
          ["ZextWrapper_1_32_inst15.O","MuxWrapper_40_32_inst0.I.15"],
          ["ZextWrapper_1_32_inst16.O","MuxWrapper_40_32_inst0.I.16"],
          ["ZextWrapper_1_32_inst17.O","MuxWrapper_40_32_inst0.I.17"],
          ["ZextWrapper_1_32_inst18.O","MuxWrapper_40_32_inst0.I.18"],
          ["ZextWrapper_1_32_inst19.O","MuxWrapper_40_32_inst0.I.19"],
          ["ZextWrapper_1_32_inst1.O","MuxWrapper_40_32_inst0.I.1"],
          ["ZextWrapper_2_32_inst0.O","MuxWrapper_40_32_inst0.I.20"],
          ["ZextWrapper_2_32_inst1.O","MuxWrapper_40_32_inst0.I.21"],
          ["ZextWrapper_2_32_inst2.O","MuxWrapper_40_32_inst0.I.22"],
          ["ZextWrapper_2_32_inst3.O","MuxWrapper_40_32_inst0.I.23"],
          ["ZextWrapper_2_32_inst4.O","MuxWrapper_40_32_inst0.I.24"],
          ["ZextWrapper_2_32_inst5.O","MuxWrapper_40_32_inst0.I.25"],
          ["ZextWrapper_2_32_inst6.O","MuxWrapper_40_32_inst0.I.26"],
          ["ZextWrapper_2_32_inst7.O","MuxWrapper_40_32_inst0.I.27"],
          ["ZextWrapper_2_32_inst8.O","MuxWrapper_40_32_inst0.I.28"],
          ["ZextWrapper_2_32_inst9.O","MuxWrapper_40_32_inst0.I.29"],
          ["ZextWrapper_1_32_inst2.O","MuxWrapper_40_32_inst0.I.2"],
          ["ZextWrapper_2_32_inst10.O","MuxWrapper_40_32_inst0.I.30"],
          ["ZextWrapper_2_32_inst11.O","MuxWrapper_40_32_inst0.I.31"],
          ["ZextWrapper_2_32_inst12.O","MuxWrapper_40_32_inst0.I.32"],
          ["ZextWrapper_2_32_inst13.O","MuxWrapper_40_32_inst0.I.33"],
          ["ZextWrapper_2_32_inst14.O","MuxWrapper_40_32_inst0.I.34"],
          ["ZextWrapper_2_32_inst15.O","MuxWrapper_40_32_inst0.I.35"],
          ["ZextWrapper_2_32_inst16.O","MuxWrapper_40_32_inst0.I.36"],
          ["ZextWrapper_2_32_inst17.O","MuxWrapper_40_32_inst0.I.37"],
          ["ZextWrapper_2_32_inst18.O","MuxWrapper_40_32_inst0.I.38"],
          ["ZextWrapper_2_32_inst19.O","MuxWrapper_40_32_inst0.I.39"],
          ["ZextWrapper_1_32_inst3.O","MuxWrapper_40_32_inst0.I.3"],
          ["ZextWrapper_1_32_inst4.O","MuxWrapper_40_32_inst0.I.4"],
          ["ZextWrapper_1_32_inst5.O","MuxWrapper_40_32_inst0.I.5"],
          ["ZextWrapper_1_32_inst6.O","MuxWrapper_40_32_inst0.I.6"],
          ["ZextWrapper_1_32_inst7.O","MuxWrapper_40_32_inst0.I.7"],
          ["ZextWrapper_1_32_inst8.O","MuxWrapper_40_32_inst0.I.8"],
          ["ZextWrapper_1_32_inst9.O","MuxWrapper_40_32_inst0.I.9"],
          ["self.read_config_data","MuxWrapper_40_32_inst0.O"],
          ["self.config.config_addr.0","MuxWrapper_40_32_inst0.S.0"],
          ["self.config.config_addr.1","MuxWrapper_40_32_inst0.S.1"],
          ["self.config.config_addr.2","MuxWrapper_40_32_inst0.S.2"],
          ["self.config.config_addr.3","MuxWrapper_40_32_inst0.S.3"],
          ["self.config.config_addr.4","MuxWrapper_40_32_inst0.S.4"],
          ["self.config.config_addr.5","MuxWrapper_40_32_inst0.S.5"],
          ["self.clk","REG_T0_EAST_B16.clk"],
          ["RMUX_T0_EAST_B16.I.1","REG_T0_EAST_B16.out"],
          ["self.clk","REG_T0_NORTH_B16.clk"],
          ["RMUX_T0_NORTH_B16.I.1","REG_T0_NORTH_B16.out"],
          ["self.clk","REG_T0_SOUTH_B16.clk"],
          ["RMUX_T0_SOUTH_B16.I.1","REG_T0_SOUTH_B16.out"],
          ["self.clk","REG_T0_WEST_B16.clk"],
          ["RMUX_T0_WEST_B16.I.1","REG_T0_WEST_B16.out"],
          ["self.clk","REG_T1_EAST_B16.clk"],
          ["RMUX_T1_EAST_B16.I.1","REG_T1_EAST_B16.out"],
          ["self.clk","REG_T1_NORTH_B16.clk"],
          ["RMUX_T1_NORTH_B16.I.1","REG_T1_NORTH_B16.out"],
          ["self.clk","REG_T1_SOUTH_B16.clk"],
          ["RMUX_T1_SOUTH_B16.I.1","REG_T1_SOUTH_B16.out"],
          ["self.clk","REG_T1_WEST_B16.clk"],
          ["RMUX_T1_WEST_B16.I.1","REG_T1_WEST_B16.out"],
          ["self.clk","REG_T2_EAST_B16.clk"],
          ["RMUX_T2_EAST_B16.I.1","REG_T2_EAST_B16.out"],
          ["self.clk","REG_T2_NORTH_B16.clk"],
          ["RMUX_T2_NORTH_B16.I.1","REG_T2_NORTH_B16.out"],
          ["self.clk","REG_T2_SOUTH_B16.clk"],
          ["RMUX_T2_SOUTH_B16.I.1","REG_T2_SOUTH_B16.out"],
          ["self.clk","REG_T2_WEST_B16.clk"],
          ["RMUX_T2_WEST_B16.I.1","REG_T2_WEST_B16.out"],
          ["self.clk","REG_T3_EAST_B16.clk"],
          ["RMUX_T3_EAST_B16.I.1","REG_T3_EAST_B16.out"],
          ["self.clk","REG_T3_NORTH_B16.clk"],
          ["RMUX_T3_NORTH_B16.I.1","REG_T3_NORTH_B16.out"],
          ["self.clk","REG_T3_SOUTH_B16.clk"],
          ["RMUX_T3_SOUTH_B16.I.1","REG_T3_SOUTH_B16.out"],
          ["self.clk","REG_T3_WEST_B16.clk"],
          ["RMUX_T3_WEST_B16.I.1","REG_T3_WEST_B16.out"],
          ["self.clk","REG_T4_EAST_B16.clk"],
          ["RMUX_T4_EAST_B16.I.1","REG_T4_EAST_B16.out"],
          ["self.clk","REG_T4_NORTH_B16.clk"],
          ["RMUX_T4_NORTH_B16.I.1","REG_T4_NORTH_B16.out"],
          ["self.clk","REG_T4_SOUTH_B16.clk"],
          ["RMUX_T4_SOUTH_B16.I.1","REG_T4_SOUTH_B16.out"],
          ["self.clk","REG_T4_WEST_B16.clk"],
          ["RMUX_T4_WEST_B16.I.1","REG_T4_WEST_B16.out"],
          ["self.SB_T0_EAST_SB_OUT_B16","RMUX_T0_EAST_B16.O"],
          ["RMUX_T0_EAST_B16_sel.O","RMUX_T0_EAST_B16.S"],
          ["ZextWrapper_1_32_inst0.I","RMUX_T0_EAST_B16_sel.O"],
          ["self.clk","RMUX_T0_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T0_EAST_B16_sel.reset"],
          ["self.SB_T0_NORTH_SB_OUT_B16","RMUX_T0_NORTH_B16.O"],
          ["RMUX_T0_NORTH_B16_sel.O","RMUX_T0_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst1.I","RMUX_T0_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T0_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T0_NORTH_B16_sel.reset"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","RMUX_T0_SOUTH_B16.O"],
          ["RMUX_T0_SOUTH_B16_sel.O","RMUX_T0_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst2.I","RMUX_T0_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T0_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T0_SOUTH_B16_sel.reset"],
          ["self.SB_T0_WEST_SB_OUT_B16","RMUX_T0_WEST_B16.O"],
          ["RMUX_T0_WEST_B16_sel.O","RMUX_T0_WEST_B16.S"],
          ["ZextWrapper_1_32_inst3.I","RMUX_T0_WEST_B16_sel.O"],
          ["self.clk","RMUX_T0_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T0_WEST_B16_sel.reset"],
          ["self.SB_T1_EAST_SB_OUT_B16","RMUX_T1_EAST_B16.O"],
          ["RMUX_T1_EAST_B16_sel.O","RMUX_T1_EAST_B16.S"],
          ["ZextWrapper_1_32_inst4.I","RMUX_T1_EAST_B16_sel.O"],
          ["self.clk","RMUX_T1_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T1_EAST_B16_sel.reset"],
          ["self.SB_T1_NORTH_SB_OUT_B16","RMUX_T1_NORTH_B16.O"],
          ["RMUX_T1_NORTH_B16_sel.O","RMUX_T1_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst5.I","RMUX_T1_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T1_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T1_NORTH_B16_sel.reset"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","RMUX_T1_SOUTH_B16.O"],
          ["RMUX_T1_SOUTH_B16_sel.O","RMUX_T1_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst6.I","RMUX_T1_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T1_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T1_SOUTH_B16_sel.reset"],
          ["self.SB_T1_WEST_SB_OUT_B16","RMUX_T1_WEST_B16.O"],
          ["RMUX_T1_WEST_B16_sel.O","RMUX_T1_WEST_B16.S"],
          ["ZextWrapper_1_32_inst7.I","RMUX_T1_WEST_B16_sel.O"],
          ["self.clk","RMUX_T1_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T1_WEST_B16_sel.reset"],
          ["self.SB_T2_EAST_SB_OUT_B16","RMUX_T2_EAST_B16.O"],
          ["RMUX_T2_EAST_B16_sel.O","RMUX_T2_EAST_B16.S"],
          ["ZextWrapper_1_32_inst8.I","RMUX_T2_EAST_B16_sel.O"],
          ["self.clk","RMUX_T2_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T2_EAST_B16_sel.reset"],
          ["self.SB_T2_NORTH_SB_OUT_B16","RMUX_T2_NORTH_B16.O"],
          ["RMUX_T2_NORTH_B16_sel.O","RMUX_T2_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst9.I","RMUX_T2_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T2_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T2_NORTH_B16_sel.reset"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","RMUX_T2_SOUTH_B16.O"],
          ["RMUX_T2_SOUTH_B16_sel.O","RMUX_T2_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst10.I","RMUX_T2_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T2_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T2_SOUTH_B16_sel.reset"],
          ["self.SB_T2_WEST_SB_OUT_B16","RMUX_T2_WEST_B16.O"],
          ["RMUX_T2_WEST_B16_sel.O","RMUX_T2_WEST_B16.S"],
          ["ZextWrapper_1_32_inst11.I","RMUX_T2_WEST_B16_sel.O"],
          ["self.clk","RMUX_T2_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T2_WEST_B16_sel.reset"],
          ["self.SB_T3_EAST_SB_OUT_B16","RMUX_T3_EAST_B16.O"],
          ["RMUX_T3_EAST_B16_sel.O","RMUX_T3_EAST_B16.S"],
          ["ZextWrapper_1_32_inst12.I","RMUX_T3_EAST_B16_sel.O"],
          ["self.clk","RMUX_T3_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T3_EAST_B16_sel.reset"],
          ["self.SB_T3_NORTH_SB_OUT_B16","RMUX_T3_NORTH_B16.O"],
          ["RMUX_T3_NORTH_B16_sel.O","RMUX_T3_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst13.I","RMUX_T3_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T3_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T3_NORTH_B16_sel.reset"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","RMUX_T3_SOUTH_B16.O"],
          ["RMUX_T3_SOUTH_B16_sel.O","RMUX_T3_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst14.I","RMUX_T3_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T3_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T3_SOUTH_B16_sel.reset"],
          ["self.SB_T3_WEST_SB_OUT_B16","RMUX_T3_WEST_B16.O"],
          ["RMUX_T3_WEST_B16_sel.O","RMUX_T3_WEST_B16.S"],
          ["ZextWrapper_1_32_inst15.I","RMUX_T3_WEST_B16_sel.O"],
          ["self.clk","RMUX_T3_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T3_WEST_B16_sel.reset"],
          ["self.SB_T4_EAST_SB_OUT_B16","RMUX_T4_EAST_B16.O"],
          ["RMUX_T4_EAST_B16_sel.O","RMUX_T4_EAST_B16.S"],
          ["ZextWrapper_1_32_inst16.I","RMUX_T4_EAST_B16_sel.O"],
          ["self.clk","RMUX_T4_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T4_EAST_B16_sel.reset"],
          ["self.SB_T4_NORTH_SB_OUT_B16","RMUX_T4_NORTH_B16.O"],
          ["RMUX_T4_NORTH_B16_sel.O","RMUX_T4_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst17.I","RMUX_T4_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T4_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T4_NORTH_B16_sel.reset"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","RMUX_T4_SOUTH_B16.O"],
          ["RMUX_T4_SOUTH_B16_sel.O","RMUX_T4_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst18.I","RMUX_T4_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T4_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T4_SOUTH_B16_sel.reset"],
          ["self.SB_T4_WEST_SB_OUT_B16","RMUX_T4_WEST_B16.O"],
          ["RMUX_T4_WEST_B16_sel.O","RMUX_T4_WEST_B16.S"],
          ["ZextWrapper_1_32_inst19.I","RMUX_T4_WEST_B16_sel.O"],
          ["self.clk","RMUX_T4_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T4_WEST_B16_sel.reset"],
          ["ZextWrapper_2_32_inst0.I","SB_T0_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst1.I","SB_T0_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst2.I","SB_T0_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst3.I","SB_T0_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst4.I","SB_T1_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst5.I","SB_T1_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst6.I","SB_T1_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst7.I","SB_T1_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst8.I","SB_T2_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst9.I","SB_T2_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst10.I","SB_T2_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst11.I","SB_T2_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst12.I","SB_T3_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst13.I","SB_T3_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst14.I","SB_T3_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst15.I","SB_T3_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst16.I","SB_T4_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst17.I","SB_T4_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst18.I","SB_T4_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst19.I","SB_T4_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_WEST_SB_OUT_B16_sel.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"]
        ]
      },
      "SB_ID0_5TRACKS_B16_data_out":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["data_out",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "MUX_SB_T0_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T0_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T1_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T2_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T3_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_EAST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_NORTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_SOUTH_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MUX_SB_T4_WEST_SB_OUT_B16":{
            "modref":"global.MuxWrapperAOIImpl_4_16"
          },
          "MuxWrapper_40_32_inst0":{
            "modref":"global.MuxWrapper_40_32"
          },
          "REG_T0_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T0_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T1_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T2_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T3_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_EAST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_NORTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_SOUTH_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "REG_T4_WEST_B16":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "RMUX_T0_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_0"
          },
          "RMUX_T0_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_1"
          },
          "RMUX_T0_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_2"
          },
          "RMUX_T0_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T0_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_3"
          },
          "RMUX_T1_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_4"
          },
          "RMUX_T1_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_5"
          },
          "RMUX_T1_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_6"
          },
          "RMUX_T1_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T1_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_7"
          },
          "RMUX_T2_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_8"
          },
          "RMUX_T2_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_9"
          },
          "RMUX_T2_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_10"
          },
          "RMUX_T2_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T2_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_11"
          },
          "RMUX_T3_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_12"
          },
          "RMUX_T3_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_13"
          },
          "RMUX_T3_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_14"
          },
          "RMUX_T3_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T3_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_15"
          },
          "RMUX_T4_EAST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_EAST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_16"
          },
          "RMUX_T4_NORTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_NORTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_17"
          },
          "RMUX_T4_SOUTH_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_SOUTH_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_18"
          },
          "RMUX_T4_WEST_B16":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          },
          "RMUX_T4_WEST_B16_sel":{
            "modref":"global.ConfigRegister_1_8_32_19"
          },
          "SB_T0_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_20"
          },
          "SB_T0_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_21"
          },
          "SB_T0_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_22"
          },
          "SB_T0_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_23"
          },
          "SB_T1_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_24"
          },
          "SB_T1_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_25"
          },
          "SB_T1_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_26"
          },
          "SB_T1_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_27"
          },
          "SB_T2_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_28"
          },
          "SB_T2_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_29"
          },
          "SB_T2_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_30"
          },
          "SB_T2_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_31"
          },
          "SB_T3_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_32"
          },
          "SB_T3_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_33"
          },
          "SB_T3_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_34"
          },
          "SB_T3_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_35"
          },
          "SB_T4_EAST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_36"
          },
          "SB_T4_NORTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_37"
          },
          "SB_T4_SOUTH_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_38"
          },
          "SB_T4_WEST_SB_OUT_B16_sel":{
            "modref":"global.ConfigRegister_2_8_32_39"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapperAOIImpl_1_16"
          },
          "ZextWrapper_1_32_inst0":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst1":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst10":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst11":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst12":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst13":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst14":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst15":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst16":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst17":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst18":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst19":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst2":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst3":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst4":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst5":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst6":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst7":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst8":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst9":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_2_32_inst0":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst1":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst10":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst11":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst12":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst13":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst14":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst15":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst16":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst17":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst18":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst19":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst2":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst3":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst4":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst5":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst6":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst7":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst8":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst9":{
            "modref":"global.ZextWrapper_2_32"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_EAST_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T0_EAST_SB_OUT_B16.I.3"],
          ["REG_T0_EAST_B16.in","MUX_SB_T0_EAST_SB_OUT_B16.O"],
          ["RMUX_T0_EAST_B16.I.0","MUX_SB_T0_EAST_SB_OUT_B16.O"],
          ["SB_T0_EAST_SB_OUT_B16_sel.O","MUX_SB_T0_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_NORTH_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T0_NORTH_SB_OUT_B16.I.3"],
          ["REG_T0_NORTH_B16.in","MUX_SB_T0_NORTH_SB_OUT_B16.O"],
          ["RMUX_T0_NORTH_B16.I.0","MUX_SB_T0_NORTH_SB_OUT_B16.O"],
          ["SB_T0_NORTH_SB_OUT_B16_sel.O","MUX_SB_T0_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","MUX_SB_T0_SOUTH_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T0_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T0_SOUTH_B16.in","MUX_SB_T0_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T0_SOUTH_B16.I.0","MUX_SB_T0_SOUTH_SB_OUT_B16.O"],
          ["SB_T0_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T0_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","MUX_SB_T0_WEST_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T0_WEST_SB_OUT_B16.I.3"],
          ["REG_T0_WEST_B16.in","MUX_SB_T0_WEST_SB_OUT_B16.O"],
          ["RMUX_T0_WEST_B16.I.0","MUX_SB_T0_WEST_SB_OUT_B16.O"],
          ["SB_T0_WEST_SB_OUT_B16_sel.O","MUX_SB_T0_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_EAST_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T1_EAST_SB_OUT_B16.I.3"],
          ["REG_T1_EAST_B16.in","MUX_SB_T1_EAST_SB_OUT_B16.O"],
          ["RMUX_T1_EAST_B16.I.0","MUX_SB_T1_EAST_SB_OUT_B16.O"],
          ["SB_T1_EAST_SB_OUT_B16_sel.O","MUX_SB_T1_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_NORTH_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T1_NORTH_SB_OUT_B16.I.3"],
          ["REG_T1_NORTH_B16.in","MUX_SB_T1_NORTH_SB_OUT_B16.O"],
          ["RMUX_T1_NORTH_B16.I.0","MUX_SB_T1_NORTH_SB_OUT_B16.O"],
          ["SB_T1_NORTH_SB_OUT_B16_sel.O","MUX_SB_T1_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","MUX_SB_T1_SOUTH_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T1_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T1_SOUTH_B16.in","MUX_SB_T1_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T1_SOUTH_B16.I.0","MUX_SB_T1_SOUTH_SB_OUT_B16.O"],
          ["SB_T1_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T1_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","MUX_SB_T1_WEST_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T1_WEST_SB_OUT_B16.I.3"],
          ["REG_T1_WEST_B16.in","MUX_SB_T1_WEST_SB_OUT_B16.O"],
          ["RMUX_T1_WEST_B16.I.0","MUX_SB_T1_WEST_SB_OUT_B16.O"],
          ["SB_T1_WEST_SB_OUT_B16_sel.O","MUX_SB_T1_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_EAST_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T2_EAST_SB_OUT_B16.I.3"],
          ["REG_T2_EAST_B16.in","MUX_SB_T2_EAST_SB_OUT_B16.O"],
          ["RMUX_T2_EAST_B16.I.0","MUX_SB_T2_EAST_SB_OUT_B16.O"],
          ["SB_T2_EAST_SB_OUT_B16_sel.O","MUX_SB_T2_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_NORTH_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T2_NORTH_SB_OUT_B16.I.3"],
          ["REG_T2_NORTH_B16.in","MUX_SB_T2_NORTH_SB_OUT_B16.O"],
          ["RMUX_T2_NORTH_B16.I.0","MUX_SB_T2_NORTH_SB_OUT_B16.O"],
          ["SB_T2_NORTH_SB_OUT_B16_sel.O","MUX_SB_T2_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","MUX_SB_T2_SOUTH_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T2_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T2_SOUTH_B16.in","MUX_SB_T2_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T2_SOUTH_B16.I.0","MUX_SB_T2_SOUTH_SB_OUT_B16.O"],
          ["SB_T2_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T2_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","MUX_SB_T2_WEST_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T2_WEST_SB_OUT_B16.I.3"],
          ["REG_T2_WEST_B16.in","MUX_SB_T2_WEST_SB_OUT_B16.O"],
          ["RMUX_T2_WEST_B16.I.0","MUX_SB_T2_WEST_SB_OUT_B16.O"],
          ["SB_T2_WEST_SB_OUT_B16_sel.O","MUX_SB_T2_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_EAST_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T3_EAST_SB_OUT_B16.I.3"],
          ["REG_T3_EAST_B16.in","MUX_SB_T3_EAST_SB_OUT_B16.O"],
          ["RMUX_T3_EAST_B16.I.0","MUX_SB_T3_EAST_SB_OUT_B16.O"],
          ["SB_T3_EAST_SB_OUT_B16_sel.O","MUX_SB_T3_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_NORTH_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T3_NORTH_SB_OUT_B16.I.3"],
          ["REG_T3_NORTH_B16.in","MUX_SB_T3_NORTH_SB_OUT_B16.O"],
          ["RMUX_T3_NORTH_B16.I.0","MUX_SB_T3_NORTH_SB_OUT_B16.O"],
          ["SB_T3_NORTH_SB_OUT_B16_sel.O","MUX_SB_T3_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","MUX_SB_T3_SOUTH_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T3_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T3_SOUTH_B16.in","MUX_SB_T3_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T3_SOUTH_B16.I.0","MUX_SB_T3_SOUTH_SB_OUT_B16.O"],
          ["SB_T3_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T3_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","MUX_SB_T3_WEST_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T3_WEST_SB_OUT_B16.I.3"],
          ["REG_T3_WEST_B16.in","MUX_SB_T3_WEST_SB_OUT_B16.O"],
          ["RMUX_T3_WEST_B16.I.0","MUX_SB_T3_WEST_SB_OUT_B16.O"],
          ["SB_T3_WEST_SB_OUT_B16_sel.O","MUX_SB_T3_WEST_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_EAST_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T4_EAST_SB_OUT_B16.I.3"],
          ["REG_T4_EAST_B16.in","MUX_SB_T4_EAST_SB_OUT_B16.O"],
          ["RMUX_T4_EAST_B16.I.0","MUX_SB_T4_EAST_SB_OUT_B16.O"],
          ["SB_T4_EAST_SB_OUT_B16_sel.O","MUX_SB_T4_EAST_SB_OUT_B16.S"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_NORTH_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T4_NORTH_SB_OUT_B16.I.3"],
          ["REG_T4_NORTH_B16.in","MUX_SB_T4_NORTH_SB_OUT_B16.O"],
          ["RMUX_T4_NORTH_B16.I.0","MUX_SB_T4_NORTH_SB_OUT_B16.O"],
          ["SB_T4_NORTH_SB_OUT_B16_sel.O","MUX_SB_T4_NORTH_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","MUX_SB_T4_SOUTH_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T4_SOUTH_SB_OUT_B16.I.3"],
          ["REG_T4_SOUTH_B16.in","MUX_SB_T4_SOUTH_SB_OUT_B16.O"],
          ["RMUX_T4_SOUTH_B16.I.0","MUX_SB_T4_SOUTH_SB_OUT_B16.O"],
          ["SB_T4_SOUTH_SB_OUT_B16_sel.O","MUX_SB_T4_SOUTH_SB_OUT_B16.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.1"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","MUX_SB_T4_WEST_SB_OUT_B16.I.2"],
          ["self.data_out","MUX_SB_T4_WEST_SB_OUT_B16.I.3"],
          ["REG_T4_WEST_B16.in","MUX_SB_T4_WEST_SB_OUT_B16.O"],
          ["RMUX_T4_WEST_B16.I.0","MUX_SB_T4_WEST_SB_OUT_B16.O"],
          ["SB_T4_WEST_SB_OUT_B16_sel.O","MUX_SB_T4_WEST_SB_OUT_B16.S"],
          ["ZextWrapper_1_32_inst0.O","MuxWrapper_40_32_inst0.I.0"],
          ["ZextWrapper_1_32_inst10.O","MuxWrapper_40_32_inst0.I.10"],
          ["ZextWrapper_1_32_inst11.O","MuxWrapper_40_32_inst0.I.11"],
          ["ZextWrapper_1_32_inst12.O","MuxWrapper_40_32_inst0.I.12"],
          ["ZextWrapper_1_32_inst13.O","MuxWrapper_40_32_inst0.I.13"],
          ["ZextWrapper_1_32_inst14.O","MuxWrapper_40_32_inst0.I.14"],
          ["ZextWrapper_1_32_inst15.O","MuxWrapper_40_32_inst0.I.15"],
          ["ZextWrapper_1_32_inst16.O","MuxWrapper_40_32_inst0.I.16"],
          ["ZextWrapper_1_32_inst17.O","MuxWrapper_40_32_inst0.I.17"],
          ["ZextWrapper_1_32_inst18.O","MuxWrapper_40_32_inst0.I.18"],
          ["ZextWrapper_1_32_inst19.O","MuxWrapper_40_32_inst0.I.19"],
          ["ZextWrapper_1_32_inst1.O","MuxWrapper_40_32_inst0.I.1"],
          ["ZextWrapper_2_32_inst0.O","MuxWrapper_40_32_inst0.I.20"],
          ["ZextWrapper_2_32_inst1.O","MuxWrapper_40_32_inst0.I.21"],
          ["ZextWrapper_2_32_inst2.O","MuxWrapper_40_32_inst0.I.22"],
          ["ZextWrapper_2_32_inst3.O","MuxWrapper_40_32_inst0.I.23"],
          ["ZextWrapper_2_32_inst4.O","MuxWrapper_40_32_inst0.I.24"],
          ["ZextWrapper_2_32_inst5.O","MuxWrapper_40_32_inst0.I.25"],
          ["ZextWrapper_2_32_inst6.O","MuxWrapper_40_32_inst0.I.26"],
          ["ZextWrapper_2_32_inst7.O","MuxWrapper_40_32_inst0.I.27"],
          ["ZextWrapper_2_32_inst8.O","MuxWrapper_40_32_inst0.I.28"],
          ["ZextWrapper_2_32_inst9.O","MuxWrapper_40_32_inst0.I.29"],
          ["ZextWrapper_1_32_inst2.O","MuxWrapper_40_32_inst0.I.2"],
          ["ZextWrapper_2_32_inst10.O","MuxWrapper_40_32_inst0.I.30"],
          ["ZextWrapper_2_32_inst11.O","MuxWrapper_40_32_inst0.I.31"],
          ["ZextWrapper_2_32_inst12.O","MuxWrapper_40_32_inst0.I.32"],
          ["ZextWrapper_2_32_inst13.O","MuxWrapper_40_32_inst0.I.33"],
          ["ZextWrapper_2_32_inst14.O","MuxWrapper_40_32_inst0.I.34"],
          ["ZextWrapper_2_32_inst15.O","MuxWrapper_40_32_inst0.I.35"],
          ["ZextWrapper_2_32_inst16.O","MuxWrapper_40_32_inst0.I.36"],
          ["ZextWrapper_2_32_inst17.O","MuxWrapper_40_32_inst0.I.37"],
          ["ZextWrapper_2_32_inst18.O","MuxWrapper_40_32_inst0.I.38"],
          ["ZextWrapper_2_32_inst19.O","MuxWrapper_40_32_inst0.I.39"],
          ["ZextWrapper_1_32_inst3.O","MuxWrapper_40_32_inst0.I.3"],
          ["ZextWrapper_1_32_inst4.O","MuxWrapper_40_32_inst0.I.4"],
          ["ZextWrapper_1_32_inst5.O","MuxWrapper_40_32_inst0.I.5"],
          ["ZextWrapper_1_32_inst6.O","MuxWrapper_40_32_inst0.I.6"],
          ["ZextWrapper_1_32_inst7.O","MuxWrapper_40_32_inst0.I.7"],
          ["ZextWrapper_1_32_inst8.O","MuxWrapper_40_32_inst0.I.8"],
          ["ZextWrapper_1_32_inst9.O","MuxWrapper_40_32_inst0.I.9"],
          ["self.read_config_data","MuxWrapper_40_32_inst0.O"],
          ["self.config.config_addr.0","MuxWrapper_40_32_inst0.S.0"],
          ["self.config.config_addr.1","MuxWrapper_40_32_inst0.S.1"],
          ["self.config.config_addr.2","MuxWrapper_40_32_inst0.S.2"],
          ["self.config.config_addr.3","MuxWrapper_40_32_inst0.S.3"],
          ["self.config.config_addr.4","MuxWrapper_40_32_inst0.S.4"],
          ["self.config.config_addr.5","MuxWrapper_40_32_inst0.S.5"],
          ["self.clk","REG_T0_EAST_B16.clk"],
          ["RMUX_T0_EAST_B16.I.1","REG_T0_EAST_B16.out"],
          ["self.clk","REG_T0_NORTH_B16.clk"],
          ["RMUX_T0_NORTH_B16.I.1","REG_T0_NORTH_B16.out"],
          ["self.clk","REG_T0_SOUTH_B16.clk"],
          ["RMUX_T0_SOUTH_B16.I.1","REG_T0_SOUTH_B16.out"],
          ["self.clk","REG_T0_WEST_B16.clk"],
          ["RMUX_T0_WEST_B16.I.1","REG_T0_WEST_B16.out"],
          ["self.clk","REG_T1_EAST_B16.clk"],
          ["RMUX_T1_EAST_B16.I.1","REG_T1_EAST_B16.out"],
          ["self.clk","REG_T1_NORTH_B16.clk"],
          ["RMUX_T1_NORTH_B16.I.1","REG_T1_NORTH_B16.out"],
          ["self.clk","REG_T1_SOUTH_B16.clk"],
          ["RMUX_T1_SOUTH_B16.I.1","REG_T1_SOUTH_B16.out"],
          ["self.clk","REG_T1_WEST_B16.clk"],
          ["RMUX_T1_WEST_B16.I.1","REG_T1_WEST_B16.out"],
          ["self.clk","REG_T2_EAST_B16.clk"],
          ["RMUX_T2_EAST_B16.I.1","REG_T2_EAST_B16.out"],
          ["self.clk","REG_T2_NORTH_B16.clk"],
          ["RMUX_T2_NORTH_B16.I.1","REG_T2_NORTH_B16.out"],
          ["self.clk","REG_T2_SOUTH_B16.clk"],
          ["RMUX_T2_SOUTH_B16.I.1","REG_T2_SOUTH_B16.out"],
          ["self.clk","REG_T2_WEST_B16.clk"],
          ["RMUX_T2_WEST_B16.I.1","REG_T2_WEST_B16.out"],
          ["self.clk","REG_T3_EAST_B16.clk"],
          ["RMUX_T3_EAST_B16.I.1","REG_T3_EAST_B16.out"],
          ["self.clk","REG_T3_NORTH_B16.clk"],
          ["RMUX_T3_NORTH_B16.I.1","REG_T3_NORTH_B16.out"],
          ["self.clk","REG_T3_SOUTH_B16.clk"],
          ["RMUX_T3_SOUTH_B16.I.1","REG_T3_SOUTH_B16.out"],
          ["self.clk","REG_T3_WEST_B16.clk"],
          ["RMUX_T3_WEST_B16.I.1","REG_T3_WEST_B16.out"],
          ["self.clk","REG_T4_EAST_B16.clk"],
          ["RMUX_T4_EAST_B16.I.1","REG_T4_EAST_B16.out"],
          ["self.clk","REG_T4_NORTH_B16.clk"],
          ["RMUX_T4_NORTH_B16.I.1","REG_T4_NORTH_B16.out"],
          ["self.clk","REG_T4_SOUTH_B16.clk"],
          ["RMUX_T4_SOUTH_B16.I.1","REG_T4_SOUTH_B16.out"],
          ["self.clk","REG_T4_WEST_B16.clk"],
          ["RMUX_T4_WEST_B16.I.1","REG_T4_WEST_B16.out"],
          ["self.SB_T0_EAST_SB_OUT_B16","RMUX_T0_EAST_B16.O"],
          ["RMUX_T0_EAST_B16_sel.O","RMUX_T0_EAST_B16.S"],
          ["ZextWrapper_1_32_inst0.I","RMUX_T0_EAST_B16_sel.O"],
          ["self.clk","RMUX_T0_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T0_EAST_B16_sel.reset"],
          ["self.SB_T0_NORTH_SB_OUT_B16","RMUX_T0_NORTH_B16.O"],
          ["RMUX_T0_NORTH_B16_sel.O","RMUX_T0_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst1.I","RMUX_T0_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T0_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T0_NORTH_B16_sel.reset"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","RMUX_T0_SOUTH_B16.O"],
          ["RMUX_T0_SOUTH_B16_sel.O","RMUX_T0_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst2.I","RMUX_T0_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T0_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T0_SOUTH_B16_sel.reset"],
          ["self.SB_T0_WEST_SB_OUT_B16","RMUX_T0_WEST_B16.O"],
          ["RMUX_T0_WEST_B16_sel.O","RMUX_T0_WEST_B16.S"],
          ["ZextWrapper_1_32_inst3.I","RMUX_T0_WEST_B16_sel.O"],
          ["self.clk","RMUX_T0_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T0_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T0_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T0_WEST_B16_sel.reset"],
          ["self.SB_T1_EAST_SB_OUT_B16","RMUX_T1_EAST_B16.O"],
          ["RMUX_T1_EAST_B16_sel.O","RMUX_T1_EAST_B16.S"],
          ["ZextWrapper_1_32_inst4.I","RMUX_T1_EAST_B16_sel.O"],
          ["self.clk","RMUX_T1_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T1_EAST_B16_sel.reset"],
          ["self.SB_T1_NORTH_SB_OUT_B16","RMUX_T1_NORTH_B16.O"],
          ["RMUX_T1_NORTH_B16_sel.O","RMUX_T1_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst5.I","RMUX_T1_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T1_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T1_NORTH_B16_sel.reset"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","RMUX_T1_SOUTH_B16.O"],
          ["RMUX_T1_SOUTH_B16_sel.O","RMUX_T1_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst6.I","RMUX_T1_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T1_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T1_SOUTH_B16_sel.reset"],
          ["self.SB_T1_WEST_SB_OUT_B16","RMUX_T1_WEST_B16.O"],
          ["RMUX_T1_WEST_B16_sel.O","RMUX_T1_WEST_B16.S"],
          ["ZextWrapper_1_32_inst7.I","RMUX_T1_WEST_B16_sel.O"],
          ["self.clk","RMUX_T1_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T1_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T1_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T1_WEST_B16_sel.reset"],
          ["self.SB_T2_EAST_SB_OUT_B16","RMUX_T2_EAST_B16.O"],
          ["RMUX_T2_EAST_B16_sel.O","RMUX_T2_EAST_B16.S"],
          ["ZextWrapper_1_32_inst8.I","RMUX_T2_EAST_B16_sel.O"],
          ["self.clk","RMUX_T2_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T2_EAST_B16_sel.reset"],
          ["self.SB_T2_NORTH_SB_OUT_B16","RMUX_T2_NORTH_B16.O"],
          ["RMUX_T2_NORTH_B16_sel.O","RMUX_T2_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst9.I","RMUX_T2_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T2_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T2_NORTH_B16_sel.reset"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","RMUX_T2_SOUTH_B16.O"],
          ["RMUX_T2_SOUTH_B16_sel.O","RMUX_T2_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst10.I","RMUX_T2_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T2_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T2_SOUTH_B16_sel.reset"],
          ["self.SB_T2_WEST_SB_OUT_B16","RMUX_T2_WEST_B16.O"],
          ["RMUX_T2_WEST_B16_sel.O","RMUX_T2_WEST_B16.S"],
          ["ZextWrapper_1_32_inst11.I","RMUX_T2_WEST_B16_sel.O"],
          ["self.clk","RMUX_T2_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T2_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T2_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T2_WEST_B16_sel.reset"],
          ["self.SB_T3_EAST_SB_OUT_B16","RMUX_T3_EAST_B16.O"],
          ["RMUX_T3_EAST_B16_sel.O","RMUX_T3_EAST_B16.S"],
          ["ZextWrapper_1_32_inst12.I","RMUX_T3_EAST_B16_sel.O"],
          ["self.clk","RMUX_T3_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T3_EAST_B16_sel.reset"],
          ["self.SB_T3_NORTH_SB_OUT_B16","RMUX_T3_NORTH_B16.O"],
          ["RMUX_T3_NORTH_B16_sel.O","RMUX_T3_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst13.I","RMUX_T3_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T3_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T3_NORTH_B16_sel.reset"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","RMUX_T3_SOUTH_B16.O"],
          ["RMUX_T3_SOUTH_B16_sel.O","RMUX_T3_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst14.I","RMUX_T3_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T3_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T3_SOUTH_B16_sel.reset"],
          ["self.SB_T3_WEST_SB_OUT_B16","RMUX_T3_WEST_B16.O"],
          ["RMUX_T3_WEST_B16_sel.O","RMUX_T3_WEST_B16.S"],
          ["ZextWrapper_1_32_inst15.I","RMUX_T3_WEST_B16_sel.O"],
          ["self.clk","RMUX_T3_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T3_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T3_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T3_WEST_B16_sel.reset"],
          ["self.SB_T4_EAST_SB_OUT_B16","RMUX_T4_EAST_B16.O"],
          ["RMUX_T4_EAST_B16_sel.O","RMUX_T4_EAST_B16.S"],
          ["ZextWrapper_1_32_inst16.I","RMUX_T4_EAST_B16_sel.O"],
          ["self.clk","RMUX_T4_EAST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_EAST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_EAST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_EAST_B16_sel.config_en"],
          ["self.reset","RMUX_T4_EAST_B16_sel.reset"],
          ["self.SB_T4_NORTH_SB_OUT_B16","RMUX_T4_NORTH_B16.O"],
          ["RMUX_T4_NORTH_B16_sel.O","RMUX_T4_NORTH_B16.S"],
          ["ZextWrapper_1_32_inst17.I","RMUX_T4_NORTH_B16_sel.O"],
          ["self.clk","RMUX_T4_NORTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_NORTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_NORTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_NORTH_B16_sel.config_en"],
          ["self.reset","RMUX_T4_NORTH_B16_sel.reset"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","RMUX_T4_SOUTH_B16.O"],
          ["RMUX_T4_SOUTH_B16_sel.O","RMUX_T4_SOUTH_B16.S"],
          ["ZextWrapper_1_32_inst18.I","RMUX_T4_SOUTH_B16_sel.O"],
          ["self.clk","RMUX_T4_SOUTH_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_SOUTH_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_SOUTH_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_SOUTH_B16_sel.config_en"],
          ["self.reset","RMUX_T4_SOUTH_B16_sel.reset"],
          ["self.SB_T4_WEST_SB_OUT_B16","RMUX_T4_WEST_B16.O"],
          ["RMUX_T4_WEST_B16_sel.O","RMUX_T4_WEST_B16.S"],
          ["ZextWrapper_1_32_inst19.I","RMUX_T4_WEST_B16_sel.O"],
          ["self.clk","RMUX_T4_WEST_B16_sel.clk"],
          ["self.config.config_addr","RMUX_T4_WEST_B16_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_WEST_B16_sel.config_data"],
          ["self.config.write.0","RMUX_T4_WEST_B16_sel.config_en"],
          ["self.reset","RMUX_T4_WEST_B16_sel.reset"],
          ["ZextWrapper_2_32_inst0.I","SB_T0_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst1.I","SB_T0_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst2.I","SB_T0_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst3.I","SB_T0_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T0_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T0_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T0_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T0_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T0_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst4.I","SB_T1_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst5.I","SB_T1_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst6.I","SB_T1_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst7.I","SB_T1_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T1_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T1_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T1_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T1_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T1_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst8.I","SB_T2_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst9.I","SB_T2_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst10.I","SB_T2_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst11.I","SB_T2_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T2_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T2_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T2_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T2_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T2_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst12.I","SB_T3_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst13.I","SB_T3_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst14.I","SB_T3_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst15.I","SB_T3_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T3_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T3_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T3_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T3_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T3_WEST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst16.I","SB_T4_EAST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_EAST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_EAST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_EAST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_EAST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_EAST_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst17.I","SB_T4_NORTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_NORTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_NORTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_NORTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_NORTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_NORTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst18.I","SB_T4_SOUTH_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_SOUTH_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_SOUTH_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_SOUTH_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_SOUTH_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_SOUTH_SB_OUT_B16_sel.reset"],
          ["ZextWrapper_2_32_inst19.I","SB_T4_WEST_SB_OUT_B16_sel.O"],
          ["self.clk","SB_T4_WEST_SB_OUT_B16_sel.clk"],
          ["self.config.config_addr","SB_T4_WEST_SB_OUT_B16_sel.config_addr"],
          ["self.config.config_data","SB_T4_WEST_SB_OUT_B16_sel.config_data"],
          ["self.config.write.0","SB_T4_WEST_SB_OUT_B16_sel.config_en"],
          ["self.reset","SB_T4_WEST_SB_OUT_B16_sel.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"]
        ]
      },
      "SB_ID0_5TRACKS_B1_irq_res_p":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["irq",["Array",1,"BitIn"]],
          ["res_p",["Array",1,"BitIn"]]
        ]],
        "instances":{
          "MUX_SB_T0_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MuxWrapper_40_32_inst0":{
            "modref":"global.MuxWrapper_40_32"
          },
          "REG_T0_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "RMUX_T0_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_0"
          },
          "RMUX_T0_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_1"
          },
          "RMUX_T0_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_2"
          },
          "RMUX_T0_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_3"
          },
          "RMUX_T1_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_4"
          },
          "RMUX_T1_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_5"
          },
          "RMUX_T1_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_6"
          },
          "RMUX_T1_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_7"
          },
          "RMUX_T2_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_8"
          },
          "RMUX_T2_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_9"
          },
          "RMUX_T2_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_10"
          },
          "RMUX_T2_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_11"
          },
          "RMUX_T3_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_12"
          },
          "RMUX_T3_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_13"
          },
          "RMUX_T3_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_14"
          },
          "RMUX_T3_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_15"
          },
          "RMUX_T4_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_16"
          },
          "RMUX_T4_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_17"
          },
          "RMUX_T4_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_18"
          },
          "RMUX_T4_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_19"
          },
          "SB_T0_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_20"
          },
          "SB_T0_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_21"
          },
          "SB_T0_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_22"
          },
          "SB_T0_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_23"
          },
          "SB_T1_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_24"
          },
          "SB_T1_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_25"
          },
          "SB_T1_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_26"
          },
          "SB_T1_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_27"
          },
          "SB_T2_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_28"
          },
          "SB_T2_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_29"
          },
          "SB_T2_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_30"
          },
          "SB_T2_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_31"
          },
          "SB_T3_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_32"
          },
          "SB_T3_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_33"
          },
          "SB_T3_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_34"
          },
          "SB_T3_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_35"
          },
          "SB_T4_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_36"
          },
          "SB_T4_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_37"
          },
          "SB_T4_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_38"
          },
          "SB_T4_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_39"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "ZextWrapper_1_32_inst0":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst1":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst10":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst11":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst12":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst13":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst14":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst15":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst16":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst17":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst18":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst19":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst2":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst3":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst4":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst5":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst6":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst7":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst8":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst9":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_3_32_inst0":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst1":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst10":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst11":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst12":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst13":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst14":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst15":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst16":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst17":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst18":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst19":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst2":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst3":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst4":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst5":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst6":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst7":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst8":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst9":{
            "modref":"global.ZextWrapper_3_32"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_EAST_SB_OUT_B1.I.4"],
          ["REG_T0_EAST_B1.in","MUX_SB_T0_EAST_SB_OUT_B1.O"],
          ["RMUX_T0_EAST_B1.I.0","MUX_SB_T0_EAST_SB_OUT_B1.O"],
          ["SB_T0_EAST_SB_OUT_B1_sel.O","MUX_SB_T0_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_NORTH_SB_OUT_B1.I.4"],
          ["REG_T0_NORTH_B1.in","MUX_SB_T0_NORTH_SB_OUT_B1.O"],
          ["RMUX_T0_NORTH_B1.I.0","MUX_SB_T0_NORTH_SB_OUT_B1.O"],
          ["SB_T0_NORTH_SB_OUT_B1_sel.O","MUX_SB_T0_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T0_SOUTH_B1.in","MUX_SB_T0_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T0_SOUTH_B1.I.0","MUX_SB_T0_SOUTH_SB_OUT_B1.O"],
          ["SB_T0_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T0_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_WEST_SB_OUT_B1.I.4"],
          ["REG_T0_WEST_B1.in","MUX_SB_T0_WEST_SB_OUT_B1.O"],
          ["RMUX_T0_WEST_B1.I.0","MUX_SB_T0_WEST_SB_OUT_B1.O"],
          ["SB_T0_WEST_SB_OUT_B1_sel.O","MUX_SB_T0_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_EAST_SB_OUT_B1.I.4"],
          ["REG_T1_EAST_B1.in","MUX_SB_T1_EAST_SB_OUT_B1.O"],
          ["RMUX_T1_EAST_B1.I.0","MUX_SB_T1_EAST_SB_OUT_B1.O"],
          ["SB_T1_EAST_SB_OUT_B1_sel.O","MUX_SB_T1_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_NORTH_SB_OUT_B1.I.4"],
          ["REG_T1_NORTH_B1.in","MUX_SB_T1_NORTH_SB_OUT_B1.O"],
          ["RMUX_T1_NORTH_B1.I.0","MUX_SB_T1_NORTH_SB_OUT_B1.O"],
          ["SB_T1_NORTH_SB_OUT_B1_sel.O","MUX_SB_T1_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T1_SOUTH_B1.in","MUX_SB_T1_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T1_SOUTH_B1.I.0","MUX_SB_T1_SOUTH_SB_OUT_B1.O"],
          ["SB_T1_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T1_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_WEST_SB_OUT_B1.I.4"],
          ["REG_T1_WEST_B1.in","MUX_SB_T1_WEST_SB_OUT_B1.O"],
          ["RMUX_T1_WEST_B1.I.0","MUX_SB_T1_WEST_SB_OUT_B1.O"],
          ["SB_T1_WEST_SB_OUT_B1_sel.O","MUX_SB_T1_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_EAST_SB_OUT_B1.I.4"],
          ["REG_T2_EAST_B1.in","MUX_SB_T2_EAST_SB_OUT_B1.O"],
          ["RMUX_T2_EAST_B1.I.0","MUX_SB_T2_EAST_SB_OUT_B1.O"],
          ["SB_T2_EAST_SB_OUT_B1_sel.O","MUX_SB_T2_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_NORTH_SB_OUT_B1.I.4"],
          ["REG_T2_NORTH_B1.in","MUX_SB_T2_NORTH_SB_OUT_B1.O"],
          ["RMUX_T2_NORTH_B1.I.0","MUX_SB_T2_NORTH_SB_OUT_B1.O"],
          ["SB_T2_NORTH_SB_OUT_B1_sel.O","MUX_SB_T2_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T2_SOUTH_B1.in","MUX_SB_T2_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T2_SOUTH_B1.I.0","MUX_SB_T2_SOUTH_SB_OUT_B1.O"],
          ["SB_T2_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T2_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_WEST_SB_OUT_B1.I.4"],
          ["REG_T2_WEST_B1.in","MUX_SB_T2_WEST_SB_OUT_B1.O"],
          ["RMUX_T2_WEST_B1.I.0","MUX_SB_T2_WEST_SB_OUT_B1.O"],
          ["SB_T2_WEST_SB_OUT_B1_sel.O","MUX_SB_T2_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_EAST_SB_OUT_B1.I.4"],
          ["REG_T3_EAST_B1.in","MUX_SB_T3_EAST_SB_OUT_B1.O"],
          ["RMUX_T3_EAST_B1.I.0","MUX_SB_T3_EAST_SB_OUT_B1.O"],
          ["SB_T3_EAST_SB_OUT_B1_sel.O","MUX_SB_T3_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_NORTH_SB_OUT_B1.I.4"],
          ["REG_T3_NORTH_B1.in","MUX_SB_T3_NORTH_SB_OUT_B1.O"],
          ["RMUX_T3_NORTH_B1.I.0","MUX_SB_T3_NORTH_SB_OUT_B1.O"],
          ["SB_T3_NORTH_SB_OUT_B1_sel.O","MUX_SB_T3_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T3_SOUTH_B1.in","MUX_SB_T3_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T3_SOUTH_B1.I.0","MUX_SB_T3_SOUTH_SB_OUT_B1.O"],
          ["SB_T3_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T3_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_WEST_SB_OUT_B1.I.4"],
          ["REG_T3_WEST_B1.in","MUX_SB_T3_WEST_SB_OUT_B1.O"],
          ["RMUX_T3_WEST_B1.I.0","MUX_SB_T3_WEST_SB_OUT_B1.O"],
          ["SB_T3_WEST_SB_OUT_B1_sel.O","MUX_SB_T3_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_EAST_SB_OUT_B1.I.4"],
          ["REG_T4_EAST_B1.in","MUX_SB_T4_EAST_SB_OUT_B1.O"],
          ["RMUX_T4_EAST_B1.I.0","MUX_SB_T4_EAST_SB_OUT_B1.O"],
          ["SB_T4_EAST_SB_OUT_B1_sel.O","MUX_SB_T4_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_NORTH_SB_OUT_B1.I.4"],
          ["REG_T4_NORTH_B1.in","MUX_SB_T4_NORTH_SB_OUT_B1.O"],
          ["RMUX_T4_NORTH_B1.I.0","MUX_SB_T4_NORTH_SB_OUT_B1.O"],
          ["SB_T4_NORTH_SB_OUT_B1_sel.O","MUX_SB_T4_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T4_SOUTH_B1.in","MUX_SB_T4_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T4_SOUTH_B1.I.0","MUX_SB_T4_SOUTH_SB_OUT_B1.O"],
          ["SB_T4_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T4_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_WEST_SB_OUT_B1.I.4"],
          ["REG_T4_WEST_B1.in","MUX_SB_T4_WEST_SB_OUT_B1.O"],
          ["RMUX_T4_WEST_B1.I.0","MUX_SB_T4_WEST_SB_OUT_B1.O"],
          ["SB_T4_WEST_SB_OUT_B1_sel.O","MUX_SB_T4_WEST_SB_OUT_B1.S"],
          ["ZextWrapper_1_32_inst0.O","MuxWrapper_40_32_inst0.I.0"],
          ["ZextWrapper_1_32_inst10.O","MuxWrapper_40_32_inst0.I.10"],
          ["ZextWrapper_1_32_inst11.O","MuxWrapper_40_32_inst0.I.11"],
          ["ZextWrapper_1_32_inst12.O","MuxWrapper_40_32_inst0.I.12"],
          ["ZextWrapper_1_32_inst13.O","MuxWrapper_40_32_inst0.I.13"],
          ["ZextWrapper_1_32_inst14.O","MuxWrapper_40_32_inst0.I.14"],
          ["ZextWrapper_1_32_inst15.O","MuxWrapper_40_32_inst0.I.15"],
          ["ZextWrapper_1_32_inst16.O","MuxWrapper_40_32_inst0.I.16"],
          ["ZextWrapper_1_32_inst17.O","MuxWrapper_40_32_inst0.I.17"],
          ["ZextWrapper_1_32_inst18.O","MuxWrapper_40_32_inst0.I.18"],
          ["ZextWrapper_1_32_inst19.O","MuxWrapper_40_32_inst0.I.19"],
          ["ZextWrapper_1_32_inst1.O","MuxWrapper_40_32_inst0.I.1"],
          ["ZextWrapper_3_32_inst0.O","MuxWrapper_40_32_inst0.I.20"],
          ["ZextWrapper_3_32_inst1.O","MuxWrapper_40_32_inst0.I.21"],
          ["ZextWrapper_3_32_inst2.O","MuxWrapper_40_32_inst0.I.22"],
          ["ZextWrapper_3_32_inst3.O","MuxWrapper_40_32_inst0.I.23"],
          ["ZextWrapper_3_32_inst4.O","MuxWrapper_40_32_inst0.I.24"],
          ["ZextWrapper_3_32_inst5.O","MuxWrapper_40_32_inst0.I.25"],
          ["ZextWrapper_3_32_inst6.O","MuxWrapper_40_32_inst0.I.26"],
          ["ZextWrapper_3_32_inst7.O","MuxWrapper_40_32_inst0.I.27"],
          ["ZextWrapper_3_32_inst8.O","MuxWrapper_40_32_inst0.I.28"],
          ["ZextWrapper_3_32_inst9.O","MuxWrapper_40_32_inst0.I.29"],
          ["ZextWrapper_1_32_inst2.O","MuxWrapper_40_32_inst0.I.2"],
          ["ZextWrapper_3_32_inst10.O","MuxWrapper_40_32_inst0.I.30"],
          ["ZextWrapper_3_32_inst11.O","MuxWrapper_40_32_inst0.I.31"],
          ["ZextWrapper_3_32_inst12.O","MuxWrapper_40_32_inst0.I.32"],
          ["ZextWrapper_3_32_inst13.O","MuxWrapper_40_32_inst0.I.33"],
          ["ZextWrapper_3_32_inst14.O","MuxWrapper_40_32_inst0.I.34"],
          ["ZextWrapper_3_32_inst15.O","MuxWrapper_40_32_inst0.I.35"],
          ["ZextWrapper_3_32_inst16.O","MuxWrapper_40_32_inst0.I.36"],
          ["ZextWrapper_3_32_inst17.O","MuxWrapper_40_32_inst0.I.37"],
          ["ZextWrapper_3_32_inst18.O","MuxWrapper_40_32_inst0.I.38"],
          ["ZextWrapper_3_32_inst19.O","MuxWrapper_40_32_inst0.I.39"],
          ["ZextWrapper_1_32_inst3.O","MuxWrapper_40_32_inst0.I.3"],
          ["ZextWrapper_1_32_inst4.O","MuxWrapper_40_32_inst0.I.4"],
          ["ZextWrapper_1_32_inst5.O","MuxWrapper_40_32_inst0.I.5"],
          ["ZextWrapper_1_32_inst6.O","MuxWrapper_40_32_inst0.I.6"],
          ["ZextWrapper_1_32_inst7.O","MuxWrapper_40_32_inst0.I.7"],
          ["ZextWrapper_1_32_inst8.O","MuxWrapper_40_32_inst0.I.8"],
          ["ZextWrapper_1_32_inst9.O","MuxWrapper_40_32_inst0.I.9"],
          ["self.read_config_data","MuxWrapper_40_32_inst0.O"],
          ["self.config.config_addr.0","MuxWrapper_40_32_inst0.S.0"],
          ["self.config.config_addr.1","MuxWrapper_40_32_inst0.S.1"],
          ["self.config.config_addr.2","MuxWrapper_40_32_inst0.S.2"],
          ["self.config.config_addr.3","MuxWrapper_40_32_inst0.S.3"],
          ["self.config.config_addr.4","MuxWrapper_40_32_inst0.S.4"],
          ["self.config.config_addr.5","MuxWrapper_40_32_inst0.S.5"],
          ["self.clk","REG_T0_EAST_B1.clk"],
          ["RMUX_T0_EAST_B1.I.1","REG_T0_EAST_B1.out"],
          ["self.clk","REG_T0_NORTH_B1.clk"],
          ["RMUX_T0_NORTH_B1.I.1","REG_T0_NORTH_B1.out"],
          ["self.clk","REG_T0_SOUTH_B1.clk"],
          ["RMUX_T0_SOUTH_B1.I.1","REG_T0_SOUTH_B1.out"],
          ["self.clk","REG_T0_WEST_B1.clk"],
          ["RMUX_T0_WEST_B1.I.1","REG_T0_WEST_B1.out"],
          ["self.clk","REG_T1_EAST_B1.clk"],
          ["RMUX_T1_EAST_B1.I.1","REG_T1_EAST_B1.out"],
          ["self.clk","REG_T1_NORTH_B1.clk"],
          ["RMUX_T1_NORTH_B1.I.1","REG_T1_NORTH_B1.out"],
          ["self.clk","REG_T1_SOUTH_B1.clk"],
          ["RMUX_T1_SOUTH_B1.I.1","REG_T1_SOUTH_B1.out"],
          ["self.clk","REG_T1_WEST_B1.clk"],
          ["RMUX_T1_WEST_B1.I.1","REG_T1_WEST_B1.out"],
          ["self.clk","REG_T2_EAST_B1.clk"],
          ["RMUX_T2_EAST_B1.I.1","REG_T2_EAST_B1.out"],
          ["self.clk","REG_T2_NORTH_B1.clk"],
          ["RMUX_T2_NORTH_B1.I.1","REG_T2_NORTH_B1.out"],
          ["self.clk","REG_T2_SOUTH_B1.clk"],
          ["RMUX_T2_SOUTH_B1.I.1","REG_T2_SOUTH_B1.out"],
          ["self.clk","REG_T2_WEST_B1.clk"],
          ["RMUX_T2_WEST_B1.I.1","REG_T2_WEST_B1.out"],
          ["self.clk","REG_T3_EAST_B1.clk"],
          ["RMUX_T3_EAST_B1.I.1","REG_T3_EAST_B1.out"],
          ["self.clk","REG_T3_NORTH_B1.clk"],
          ["RMUX_T3_NORTH_B1.I.1","REG_T3_NORTH_B1.out"],
          ["self.clk","REG_T3_SOUTH_B1.clk"],
          ["RMUX_T3_SOUTH_B1.I.1","REG_T3_SOUTH_B1.out"],
          ["self.clk","REG_T3_WEST_B1.clk"],
          ["RMUX_T3_WEST_B1.I.1","REG_T3_WEST_B1.out"],
          ["self.clk","REG_T4_EAST_B1.clk"],
          ["RMUX_T4_EAST_B1.I.1","REG_T4_EAST_B1.out"],
          ["self.clk","REG_T4_NORTH_B1.clk"],
          ["RMUX_T4_NORTH_B1.I.1","REG_T4_NORTH_B1.out"],
          ["self.clk","REG_T4_SOUTH_B1.clk"],
          ["RMUX_T4_SOUTH_B1.I.1","REG_T4_SOUTH_B1.out"],
          ["self.clk","REG_T4_WEST_B1.clk"],
          ["RMUX_T4_WEST_B1.I.1","REG_T4_WEST_B1.out"],
          ["self.SB_T0_EAST_SB_OUT_B1","RMUX_T0_EAST_B1.O"],
          ["RMUX_T0_EAST_B1_sel.O","RMUX_T0_EAST_B1.S"],
          ["ZextWrapper_1_32_inst0.I","RMUX_T0_EAST_B1_sel.O"],
          ["self.clk","RMUX_T0_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T0_EAST_B1_sel.reset"],
          ["self.SB_T0_NORTH_SB_OUT_B1","RMUX_T0_NORTH_B1.O"],
          ["RMUX_T0_NORTH_B1_sel.O","RMUX_T0_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst1.I","RMUX_T0_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T0_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T0_NORTH_B1_sel.reset"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","RMUX_T0_SOUTH_B1.O"],
          ["RMUX_T0_SOUTH_B1_sel.O","RMUX_T0_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst2.I","RMUX_T0_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T0_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T0_SOUTH_B1_sel.reset"],
          ["self.SB_T0_WEST_SB_OUT_B1","RMUX_T0_WEST_B1.O"],
          ["RMUX_T0_WEST_B1_sel.O","RMUX_T0_WEST_B1.S"],
          ["ZextWrapper_1_32_inst3.I","RMUX_T0_WEST_B1_sel.O"],
          ["self.clk","RMUX_T0_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T0_WEST_B1_sel.reset"],
          ["self.SB_T1_EAST_SB_OUT_B1","RMUX_T1_EAST_B1.O"],
          ["RMUX_T1_EAST_B1_sel.O","RMUX_T1_EAST_B1.S"],
          ["ZextWrapper_1_32_inst4.I","RMUX_T1_EAST_B1_sel.O"],
          ["self.clk","RMUX_T1_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T1_EAST_B1_sel.reset"],
          ["self.SB_T1_NORTH_SB_OUT_B1","RMUX_T1_NORTH_B1.O"],
          ["RMUX_T1_NORTH_B1_sel.O","RMUX_T1_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst5.I","RMUX_T1_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T1_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T1_NORTH_B1_sel.reset"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","RMUX_T1_SOUTH_B1.O"],
          ["RMUX_T1_SOUTH_B1_sel.O","RMUX_T1_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst6.I","RMUX_T1_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T1_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T1_SOUTH_B1_sel.reset"],
          ["self.SB_T1_WEST_SB_OUT_B1","RMUX_T1_WEST_B1.O"],
          ["RMUX_T1_WEST_B1_sel.O","RMUX_T1_WEST_B1.S"],
          ["ZextWrapper_1_32_inst7.I","RMUX_T1_WEST_B1_sel.O"],
          ["self.clk","RMUX_T1_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T1_WEST_B1_sel.reset"],
          ["self.SB_T2_EAST_SB_OUT_B1","RMUX_T2_EAST_B1.O"],
          ["RMUX_T2_EAST_B1_sel.O","RMUX_T2_EAST_B1.S"],
          ["ZextWrapper_1_32_inst8.I","RMUX_T2_EAST_B1_sel.O"],
          ["self.clk","RMUX_T2_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T2_EAST_B1_sel.reset"],
          ["self.SB_T2_NORTH_SB_OUT_B1","RMUX_T2_NORTH_B1.O"],
          ["RMUX_T2_NORTH_B1_sel.O","RMUX_T2_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst9.I","RMUX_T2_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T2_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T2_NORTH_B1_sel.reset"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","RMUX_T2_SOUTH_B1.O"],
          ["RMUX_T2_SOUTH_B1_sel.O","RMUX_T2_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst10.I","RMUX_T2_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T2_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T2_SOUTH_B1_sel.reset"],
          ["self.SB_T2_WEST_SB_OUT_B1","RMUX_T2_WEST_B1.O"],
          ["RMUX_T2_WEST_B1_sel.O","RMUX_T2_WEST_B1.S"],
          ["ZextWrapper_1_32_inst11.I","RMUX_T2_WEST_B1_sel.O"],
          ["self.clk","RMUX_T2_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T2_WEST_B1_sel.reset"],
          ["self.SB_T3_EAST_SB_OUT_B1","RMUX_T3_EAST_B1.O"],
          ["RMUX_T3_EAST_B1_sel.O","RMUX_T3_EAST_B1.S"],
          ["ZextWrapper_1_32_inst12.I","RMUX_T3_EAST_B1_sel.O"],
          ["self.clk","RMUX_T3_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T3_EAST_B1_sel.reset"],
          ["self.SB_T3_NORTH_SB_OUT_B1","RMUX_T3_NORTH_B1.O"],
          ["RMUX_T3_NORTH_B1_sel.O","RMUX_T3_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst13.I","RMUX_T3_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T3_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T3_NORTH_B1_sel.reset"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","RMUX_T3_SOUTH_B1.O"],
          ["RMUX_T3_SOUTH_B1_sel.O","RMUX_T3_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst14.I","RMUX_T3_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T3_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T3_SOUTH_B1_sel.reset"],
          ["self.SB_T3_WEST_SB_OUT_B1","RMUX_T3_WEST_B1.O"],
          ["RMUX_T3_WEST_B1_sel.O","RMUX_T3_WEST_B1.S"],
          ["ZextWrapper_1_32_inst15.I","RMUX_T3_WEST_B1_sel.O"],
          ["self.clk","RMUX_T3_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T3_WEST_B1_sel.reset"],
          ["self.SB_T4_EAST_SB_OUT_B1","RMUX_T4_EAST_B1.O"],
          ["RMUX_T4_EAST_B1_sel.O","RMUX_T4_EAST_B1.S"],
          ["ZextWrapper_1_32_inst16.I","RMUX_T4_EAST_B1_sel.O"],
          ["self.clk","RMUX_T4_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T4_EAST_B1_sel.reset"],
          ["self.SB_T4_NORTH_SB_OUT_B1","RMUX_T4_NORTH_B1.O"],
          ["RMUX_T4_NORTH_B1_sel.O","RMUX_T4_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst17.I","RMUX_T4_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T4_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T4_NORTH_B1_sel.reset"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","RMUX_T4_SOUTH_B1.O"],
          ["RMUX_T4_SOUTH_B1_sel.O","RMUX_T4_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst18.I","RMUX_T4_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T4_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T4_SOUTH_B1_sel.reset"],
          ["self.SB_T4_WEST_SB_OUT_B1","RMUX_T4_WEST_B1.O"],
          ["RMUX_T4_WEST_B1_sel.O","RMUX_T4_WEST_B1.S"],
          ["ZextWrapper_1_32_inst19.I","RMUX_T4_WEST_B1_sel.O"],
          ["self.clk","RMUX_T4_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T4_WEST_B1_sel.reset"],
          ["ZextWrapper_3_32_inst0.I","SB_T0_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst1.I","SB_T0_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst2.I","SB_T0_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst3.I","SB_T0_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst4.I","SB_T1_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst5.I","SB_T1_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst6.I","SB_T1_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst7.I","SB_T1_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst8.I","SB_T2_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst9.I","SB_T2_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst10.I","SB_T2_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst11.I","SB_T2_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst12.I","SB_T3_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst13.I","SB_T3_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst14.I","SB_T3_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst15.I","SB_T3_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst16.I","SB_T4_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst17.I","SB_T4_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst18.I","SB_T4_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst19.I","SB_T4_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_WEST_SB_OUT_B1_sel.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"]
        ]
      },
      "SB_ID0_5TRACKS_B1_irq_res_p_unq1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["irq",["Array",1,"BitIn"]],
          ["res_p",["Array",1,"BitIn"]]
        ]],
        "instances":{
          "MUX_SB_T0_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MuxWrapper_40_32_inst0":{
            "modref":"global.MuxWrapper_40_32"
          },
          "REG_T0_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "RMUX_T0_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_0"
          },
          "RMUX_T0_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_1"
          },
          "RMUX_T0_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_2"
          },
          "RMUX_T0_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_3"
          },
          "RMUX_T1_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_4"
          },
          "RMUX_T1_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_5"
          },
          "RMUX_T1_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_6"
          },
          "RMUX_T1_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_7"
          },
          "RMUX_T2_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_8"
          },
          "RMUX_T2_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_9"
          },
          "RMUX_T2_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_10"
          },
          "RMUX_T2_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_11"
          },
          "RMUX_T3_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_12"
          },
          "RMUX_T3_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_13"
          },
          "RMUX_T3_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_14"
          },
          "RMUX_T3_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_15"
          },
          "RMUX_T4_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_16"
          },
          "RMUX_T4_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_17"
          },
          "RMUX_T4_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_18"
          },
          "RMUX_T4_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_19"
          },
          "SB_T0_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_20"
          },
          "SB_T0_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_21"
          },
          "SB_T0_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_22"
          },
          "SB_T0_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_23"
          },
          "SB_T1_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_24"
          },
          "SB_T1_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_25"
          },
          "SB_T1_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_26"
          },
          "SB_T1_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_27"
          },
          "SB_T2_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_28"
          },
          "SB_T2_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_29"
          },
          "SB_T2_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_30"
          },
          "SB_T2_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_31"
          },
          "SB_T3_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_32"
          },
          "SB_T3_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_33"
          },
          "SB_T3_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_34"
          },
          "SB_T3_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_35"
          },
          "SB_T4_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_36"
          },
          "SB_T4_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_37"
          },
          "SB_T4_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_38"
          },
          "SB_T4_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_39"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "ZextWrapper_1_32_inst0":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst1":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst10":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst11":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst12":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst13":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst14":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst15":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst16":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst17":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst18":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst19":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst2":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst3":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst4":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst5":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst6":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst7":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst8":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst9":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_3_32_inst0":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst1":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst10":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst11":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst12":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst13":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst14":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst15":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst16":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst17":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst18":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst19":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst2":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst3":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst4":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst5":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst6":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst7":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst8":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst9":{
            "modref":"global.ZextWrapper_3_32"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_EAST_SB_OUT_B1.I.4"],
          ["REG_T0_EAST_B1.in","MUX_SB_T0_EAST_SB_OUT_B1.O"],
          ["RMUX_T0_EAST_B1.I.0","MUX_SB_T0_EAST_SB_OUT_B1.O"],
          ["SB_T0_EAST_SB_OUT_B1_sel.O","MUX_SB_T0_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_NORTH_SB_OUT_B1.I.4"],
          ["REG_T0_NORTH_B1.in","MUX_SB_T0_NORTH_SB_OUT_B1.O"],
          ["RMUX_T0_NORTH_B1.I.0","MUX_SB_T0_NORTH_SB_OUT_B1.O"],
          ["SB_T0_NORTH_SB_OUT_B1_sel.O","MUX_SB_T0_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T0_SOUTH_B1.in","MUX_SB_T0_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T0_SOUTH_B1.I.0","MUX_SB_T0_SOUTH_SB_OUT_B1.O"],
          ["SB_T0_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T0_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_WEST_SB_OUT_B1.I.4"],
          ["REG_T0_WEST_B1.in","MUX_SB_T0_WEST_SB_OUT_B1.O"],
          ["RMUX_T0_WEST_B1.I.0","MUX_SB_T0_WEST_SB_OUT_B1.O"],
          ["SB_T0_WEST_SB_OUT_B1_sel.O","MUX_SB_T0_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_EAST_SB_OUT_B1.I.4"],
          ["REG_T1_EAST_B1.in","MUX_SB_T1_EAST_SB_OUT_B1.O"],
          ["RMUX_T1_EAST_B1.I.0","MUX_SB_T1_EAST_SB_OUT_B1.O"],
          ["SB_T1_EAST_SB_OUT_B1_sel.O","MUX_SB_T1_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_NORTH_SB_OUT_B1.I.4"],
          ["REG_T1_NORTH_B1.in","MUX_SB_T1_NORTH_SB_OUT_B1.O"],
          ["RMUX_T1_NORTH_B1.I.0","MUX_SB_T1_NORTH_SB_OUT_B1.O"],
          ["SB_T1_NORTH_SB_OUT_B1_sel.O","MUX_SB_T1_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T1_SOUTH_B1.in","MUX_SB_T1_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T1_SOUTH_B1.I.0","MUX_SB_T1_SOUTH_SB_OUT_B1.O"],
          ["SB_T1_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T1_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_WEST_SB_OUT_B1.I.4"],
          ["REG_T1_WEST_B1.in","MUX_SB_T1_WEST_SB_OUT_B1.O"],
          ["RMUX_T1_WEST_B1.I.0","MUX_SB_T1_WEST_SB_OUT_B1.O"],
          ["SB_T1_WEST_SB_OUT_B1_sel.O","MUX_SB_T1_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_EAST_SB_OUT_B1.I.4"],
          ["REG_T2_EAST_B1.in","MUX_SB_T2_EAST_SB_OUT_B1.O"],
          ["RMUX_T2_EAST_B1.I.0","MUX_SB_T2_EAST_SB_OUT_B1.O"],
          ["SB_T2_EAST_SB_OUT_B1_sel.O","MUX_SB_T2_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_NORTH_SB_OUT_B1.I.4"],
          ["REG_T2_NORTH_B1.in","MUX_SB_T2_NORTH_SB_OUT_B1.O"],
          ["RMUX_T2_NORTH_B1.I.0","MUX_SB_T2_NORTH_SB_OUT_B1.O"],
          ["SB_T2_NORTH_SB_OUT_B1_sel.O","MUX_SB_T2_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T2_SOUTH_B1.in","MUX_SB_T2_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T2_SOUTH_B1.I.0","MUX_SB_T2_SOUTH_SB_OUT_B1.O"],
          ["SB_T2_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T2_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_WEST_SB_OUT_B1.I.4"],
          ["REG_T2_WEST_B1.in","MUX_SB_T2_WEST_SB_OUT_B1.O"],
          ["RMUX_T2_WEST_B1.I.0","MUX_SB_T2_WEST_SB_OUT_B1.O"],
          ["SB_T2_WEST_SB_OUT_B1_sel.O","MUX_SB_T2_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_EAST_SB_OUT_B1.I.4"],
          ["REG_T3_EAST_B1.in","MUX_SB_T3_EAST_SB_OUT_B1.O"],
          ["RMUX_T3_EAST_B1.I.0","MUX_SB_T3_EAST_SB_OUT_B1.O"],
          ["SB_T3_EAST_SB_OUT_B1_sel.O","MUX_SB_T3_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_NORTH_SB_OUT_B1.I.4"],
          ["REG_T3_NORTH_B1.in","MUX_SB_T3_NORTH_SB_OUT_B1.O"],
          ["RMUX_T3_NORTH_B1.I.0","MUX_SB_T3_NORTH_SB_OUT_B1.O"],
          ["SB_T3_NORTH_SB_OUT_B1_sel.O","MUX_SB_T3_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T3_SOUTH_B1.in","MUX_SB_T3_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T3_SOUTH_B1.I.0","MUX_SB_T3_SOUTH_SB_OUT_B1.O"],
          ["SB_T3_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T3_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_WEST_SB_OUT_B1.I.4"],
          ["REG_T3_WEST_B1.in","MUX_SB_T3_WEST_SB_OUT_B1.O"],
          ["RMUX_T3_WEST_B1.I.0","MUX_SB_T3_WEST_SB_OUT_B1.O"],
          ["SB_T3_WEST_SB_OUT_B1_sel.O","MUX_SB_T3_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_EAST_SB_OUT_B1.I.4"],
          ["REG_T4_EAST_B1.in","MUX_SB_T4_EAST_SB_OUT_B1.O"],
          ["RMUX_T4_EAST_B1.I.0","MUX_SB_T4_EAST_SB_OUT_B1.O"],
          ["SB_T4_EAST_SB_OUT_B1_sel.O","MUX_SB_T4_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_NORTH_SB_OUT_B1.I.4"],
          ["REG_T4_NORTH_B1.in","MUX_SB_T4_NORTH_SB_OUT_B1.O"],
          ["RMUX_T4_NORTH_B1.I.0","MUX_SB_T4_NORTH_SB_OUT_B1.O"],
          ["SB_T4_NORTH_SB_OUT_B1_sel.O","MUX_SB_T4_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T4_SOUTH_B1.in","MUX_SB_T4_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T4_SOUTH_B1.I.0","MUX_SB_T4_SOUTH_SB_OUT_B1.O"],
          ["SB_T4_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T4_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_WEST_SB_OUT_B1.I.4"],
          ["REG_T4_WEST_B1.in","MUX_SB_T4_WEST_SB_OUT_B1.O"],
          ["RMUX_T4_WEST_B1.I.0","MUX_SB_T4_WEST_SB_OUT_B1.O"],
          ["SB_T4_WEST_SB_OUT_B1_sel.O","MUX_SB_T4_WEST_SB_OUT_B1.S"],
          ["ZextWrapper_1_32_inst0.O","MuxWrapper_40_32_inst0.I.0"],
          ["ZextWrapper_1_32_inst10.O","MuxWrapper_40_32_inst0.I.10"],
          ["ZextWrapper_1_32_inst11.O","MuxWrapper_40_32_inst0.I.11"],
          ["ZextWrapper_1_32_inst12.O","MuxWrapper_40_32_inst0.I.12"],
          ["ZextWrapper_1_32_inst13.O","MuxWrapper_40_32_inst0.I.13"],
          ["ZextWrapper_1_32_inst14.O","MuxWrapper_40_32_inst0.I.14"],
          ["ZextWrapper_1_32_inst15.O","MuxWrapper_40_32_inst0.I.15"],
          ["ZextWrapper_1_32_inst16.O","MuxWrapper_40_32_inst0.I.16"],
          ["ZextWrapper_1_32_inst17.O","MuxWrapper_40_32_inst0.I.17"],
          ["ZextWrapper_1_32_inst18.O","MuxWrapper_40_32_inst0.I.18"],
          ["ZextWrapper_1_32_inst19.O","MuxWrapper_40_32_inst0.I.19"],
          ["ZextWrapper_1_32_inst1.O","MuxWrapper_40_32_inst0.I.1"],
          ["ZextWrapper_3_32_inst0.O","MuxWrapper_40_32_inst0.I.20"],
          ["ZextWrapper_3_32_inst1.O","MuxWrapper_40_32_inst0.I.21"],
          ["ZextWrapper_3_32_inst2.O","MuxWrapper_40_32_inst0.I.22"],
          ["ZextWrapper_3_32_inst3.O","MuxWrapper_40_32_inst0.I.23"],
          ["ZextWrapper_3_32_inst4.O","MuxWrapper_40_32_inst0.I.24"],
          ["ZextWrapper_3_32_inst5.O","MuxWrapper_40_32_inst0.I.25"],
          ["ZextWrapper_3_32_inst6.O","MuxWrapper_40_32_inst0.I.26"],
          ["ZextWrapper_3_32_inst7.O","MuxWrapper_40_32_inst0.I.27"],
          ["ZextWrapper_3_32_inst8.O","MuxWrapper_40_32_inst0.I.28"],
          ["ZextWrapper_3_32_inst9.O","MuxWrapper_40_32_inst0.I.29"],
          ["ZextWrapper_1_32_inst2.O","MuxWrapper_40_32_inst0.I.2"],
          ["ZextWrapper_3_32_inst10.O","MuxWrapper_40_32_inst0.I.30"],
          ["ZextWrapper_3_32_inst11.O","MuxWrapper_40_32_inst0.I.31"],
          ["ZextWrapper_3_32_inst12.O","MuxWrapper_40_32_inst0.I.32"],
          ["ZextWrapper_3_32_inst13.O","MuxWrapper_40_32_inst0.I.33"],
          ["ZextWrapper_3_32_inst14.O","MuxWrapper_40_32_inst0.I.34"],
          ["ZextWrapper_3_32_inst15.O","MuxWrapper_40_32_inst0.I.35"],
          ["ZextWrapper_3_32_inst16.O","MuxWrapper_40_32_inst0.I.36"],
          ["ZextWrapper_3_32_inst17.O","MuxWrapper_40_32_inst0.I.37"],
          ["ZextWrapper_3_32_inst18.O","MuxWrapper_40_32_inst0.I.38"],
          ["ZextWrapper_3_32_inst19.O","MuxWrapper_40_32_inst0.I.39"],
          ["ZextWrapper_1_32_inst3.O","MuxWrapper_40_32_inst0.I.3"],
          ["ZextWrapper_1_32_inst4.O","MuxWrapper_40_32_inst0.I.4"],
          ["ZextWrapper_1_32_inst5.O","MuxWrapper_40_32_inst0.I.5"],
          ["ZextWrapper_1_32_inst6.O","MuxWrapper_40_32_inst0.I.6"],
          ["ZextWrapper_1_32_inst7.O","MuxWrapper_40_32_inst0.I.7"],
          ["ZextWrapper_1_32_inst8.O","MuxWrapper_40_32_inst0.I.8"],
          ["ZextWrapper_1_32_inst9.O","MuxWrapper_40_32_inst0.I.9"],
          ["self.read_config_data","MuxWrapper_40_32_inst0.O"],
          ["self.config.config_addr.0","MuxWrapper_40_32_inst0.S.0"],
          ["self.config.config_addr.1","MuxWrapper_40_32_inst0.S.1"],
          ["self.config.config_addr.2","MuxWrapper_40_32_inst0.S.2"],
          ["self.config.config_addr.3","MuxWrapper_40_32_inst0.S.3"],
          ["self.config.config_addr.4","MuxWrapper_40_32_inst0.S.4"],
          ["self.config.config_addr.5","MuxWrapper_40_32_inst0.S.5"],
          ["self.clk","REG_T0_EAST_B1.clk"],
          ["RMUX_T0_EAST_B1.I.1","REG_T0_EAST_B1.out"],
          ["self.clk","REG_T0_NORTH_B1.clk"],
          ["RMUX_T0_NORTH_B1.I.1","REG_T0_NORTH_B1.out"],
          ["self.clk","REG_T0_SOUTH_B1.clk"],
          ["RMUX_T0_SOUTH_B1.I.1","REG_T0_SOUTH_B1.out"],
          ["self.clk","REG_T0_WEST_B1.clk"],
          ["RMUX_T0_WEST_B1.I.1","REG_T0_WEST_B1.out"],
          ["self.clk","REG_T1_EAST_B1.clk"],
          ["RMUX_T1_EAST_B1.I.1","REG_T1_EAST_B1.out"],
          ["self.clk","REG_T1_NORTH_B1.clk"],
          ["RMUX_T1_NORTH_B1.I.1","REG_T1_NORTH_B1.out"],
          ["self.clk","REG_T1_SOUTH_B1.clk"],
          ["RMUX_T1_SOUTH_B1.I.1","REG_T1_SOUTH_B1.out"],
          ["self.clk","REG_T1_WEST_B1.clk"],
          ["RMUX_T1_WEST_B1.I.1","REG_T1_WEST_B1.out"],
          ["self.clk","REG_T2_EAST_B1.clk"],
          ["RMUX_T2_EAST_B1.I.1","REG_T2_EAST_B1.out"],
          ["self.clk","REG_T2_NORTH_B1.clk"],
          ["RMUX_T2_NORTH_B1.I.1","REG_T2_NORTH_B1.out"],
          ["self.clk","REG_T2_SOUTH_B1.clk"],
          ["RMUX_T2_SOUTH_B1.I.1","REG_T2_SOUTH_B1.out"],
          ["self.clk","REG_T2_WEST_B1.clk"],
          ["RMUX_T2_WEST_B1.I.1","REG_T2_WEST_B1.out"],
          ["self.clk","REG_T3_EAST_B1.clk"],
          ["RMUX_T3_EAST_B1.I.1","REG_T3_EAST_B1.out"],
          ["self.clk","REG_T3_NORTH_B1.clk"],
          ["RMUX_T3_NORTH_B1.I.1","REG_T3_NORTH_B1.out"],
          ["self.clk","REG_T3_SOUTH_B1.clk"],
          ["RMUX_T3_SOUTH_B1.I.1","REG_T3_SOUTH_B1.out"],
          ["self.clk","REG_T3_WEST_B1.clk"],
          ["RMUX_T3_WEST_B1.I.1","REG_T3_WEST_B1.out"],
          ["self.clk","REG_T4_EAST_B1.clk"],
          ["RMUX_T4_EAST_B1.I.1","REG_T4_EAST_B1.out"],
          ["self.clk","REG_T4_NORTH_B1.clk"],
          ["RMUX_T4_NORTH_B1.I.1","REG_T4_NORTH_B1.out"],
          ["self.clk","REG_T4_SOUTH_B1.clk"],
          ["RMUX_T4_SOUTH_B1.I.1","REG_T4_SOUTH_B1.out"],
          ["self.clk","REG_T4_WEST_B1.clk"],
          ["RMUX_T4_WEST_B1.I.1","REG_T4_WEST_B1.out"],
          ["self.SB_T0_EAST_SB_OUT_B1","RMUX_T0_EAST_B1.O"],
          ["RMUX_T0_EAST_B1_sel.O","RMUX_T0_EAST_B1.S"],
          ["ZextWrapper_1_32_inst0.I","RMUX_T0_EAST_B1_sel.O"],
          ["self.clk","RMUX_T0_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T0_EAST_B1_sel.reset"],
          ["self.SB_T0_NORTH_SB_OUT_B1","RMUX_T0_NORTH_B1.O"],
          ["RMUX_T0_NORTH_B1_sel.O","RMUX_T0_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst1.I","RMUX_T0_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T0_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T0_NORTH_B1_sel.reset"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","RMUX_T0_SOUTH_B1.O"],
          ["RMUX_T0_SOUTH_B1_sel.O","RMUX_T0_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst2.I","RMUX_T0_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T0_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T0_SOUTH_B1_sel.reset"],
          ["self.SB_T0_WEST_SB_OUT_B1","RMUX_T0_WEST_B1.O"],
          ["RMUX_T0_WEST_B1_sel.O","RMUX_T0_WEST_B1.S"],
          ["ZextWrapper_1_32_inst3.I","RMUX_T0_WEST_B1_sel.O"],
          ["self.clk","RMUX_T0_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T0_WEST_B1_sel.reset"],
          ["self.SB_T1_EAST_SB_OUT_B1","RMUX_T1_EAST_B1.O"],
          ["RMUX_T1_EAST_B1_sel.O","RMUX_T1_EAST_B1.S"],
          ["ZextWrapper_1_32_inst4.I","RMUX_T1_EAST_B1_sel.O"],
          ["self.clk","RMUX_T1_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T1_EAST_B1_sel.reset"],
          ["self.SB_T1_NORTH_SB_OUT_B1","RMUX_T1_NORTH_B1.O"],
          ["RMUX_T1_NORTH_B1_sel.O","RMUX_T1_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst5.I","RMUX_T1_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T1_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T1_NORTH_B1_sel.reset"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","RMUX_T1_SOUTH_B1.O"],
          ["RMUX_T1_SOUTH_B1_sel.O","RMUX_T1_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst6.I","RMUX_T1_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T1_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T1_SOUTH_B1_sel.reset"],
          ["self.SB_T1_WEST_SB_OUT_B1","RMUX_T1_WEST_B1.O"],
          ["RMUX_T1_WEST_B1_sel.O","RMUX_T1_WEST_B1.S"],
          ["ZextWrapper_1_32_inst7.I","RMUX_T1_WEST_B1_sel.O"],
          ["self.clk","RMUX_T1_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T1_WEST_B1_sel.reset"],
          ["self.SB_T2_EAST_SB_OUT_B1","RMUX_T2_EAST_B1.O"],
          ["RMUX_T2_EAST_B1_sel.O","RMUX_T2_EAST_B1.S"],
          ["ZextWrapper_1_32_inst8.I","RMUX_T2_EAST_B1_sel.O"],
          ["self.clk","RMUX_T2_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T2_EAST_B1_sel.reset"],
          ["self.SB_T2_NORTH_SB_OUT_B1","RMUX_T2_NORTH_B1.O"],
          ["RMUX_T2_NORTH_B1_sel.O","RMUX_T2_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst9.I","RMUX_T2_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T2_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T2_NORTH_B1_sel.reset"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","RMUX_T2_SOUTH_B1.O"],
          ["RMUX_T2_SOUTH_B1_sel.O","RMUX_T2_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst10.I","RMUX_T2_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T2_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T2_SOUTH_B1_sel.reset"],
          ["self.SB_T2_WEST_SB_OUT_B1","RMUX_T2_WEST_B1.O"],
          ["RMUX_T2_WEST_B1_sel.O","RMUX_T2_WEST_B1.S"],
          ["ZextWrapper_1_32_inst11.I","RMUX_T2_WEST_B1_sel.O"],
          ["self.clk","RMUX_T2_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T2_WEST_B1_sel.reset"],
          ["self.SB_T3_EAST_SB_OUT_B1","RMUX_T3_EAST_B1.O"],
          ["RMUX_T3_EAST_B1_sel.O","RMUX_T3_EAST_B1.S"],
          ["ZextWrapper_1_32_inst12.I","RMUX_T3_EAST_B1_sel.O"],
          ["self.clk","RMUX_T3_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T3_EAST_B1_sel.reset"],
          ["self.SB_T3_NORTH_SB_OUT_B1","RMUX_T3_NORTH_B1.O"],
          ["RMUX_T3_NORTH_B1_sel.O","RMUX_T3_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst13.I","RMUX_T3_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T3_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T3_NORTH_B1_sel.reset"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","RMUX_T3_SOUTH_B1.O"],
          ["RMUX_T3_SOUTH_B1_sel.O","RMUX_T3_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst14.I","RMUX_T3_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T3_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T3_SOUTH_B1_sel.reset"],
          ["self.SB_T3_WEST_SB_OUT_B1","RMUX_T3_WEST_B1.O"],
          ["RMUX_T3_WEST_B1_sel.O","RMUX_T3_WEST_B1.S"],
          ["ZextWrapper_1_32_inst15.I","RMUX_T3_WEST_B1_sel.O"],
          ["self.clk","RMUX_T3_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T3_WEST_B1_sel.reset"],
          ["self.SB_T4_EAST_SB_OUT_B1","RMUX_T4_EAST_B1.O"],
          ["RMUX_T4_EAST_B1_sel.O","RMUX_T4_EAST_B1.S"],
          ["ZextWrapper_1_32_inst16.I","RMUX_T4_EAST_B1_sel.O"],
          ["self.clk","RMUX_T4_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T4_EAST_B1_sel.reset"],
          ["self.SB_T4_NORTH_SB_OUT_B1","RMUX_T4_NORTH_B1.O"],
          ["RMUX_T4_NORTH_B1_sel.O","RMUX_T4_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst17.I","RMUX_T4_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T4_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T4_NORTH_B1_sel.reset"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","RMUX_T4_SOUTH_B1.O"],
          ["RMUX_T4_SOUTH_B1_sel.O","RMUX_T4_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst18.I","RMUX_T4_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T4_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T4_SOUTH_B1_sel.reset"],
          ["self.SB_T4_WEST_SB_OUT_B1","RMUX_T4_WEST_B1.O"],
          ["RMUX_T4_WEST_B1_sel.O","RMUX_T4_WEST_B1.S"],
          ["ZextWrapper_1_32_inst19.I","RMUX_T4_WEST_B1_sel.O"],
          ["self.clk","RMUX_T4_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T4_WEST_B1_sel.reset"],
          ["ZextWrapper_3_32_inst0.I","SB_T0_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst1.I","SB_T0_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst2.I","SB_T0_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst3.I","SB_T0_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst4.I","SB_T1_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst5.I","SB_T1_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst6.I","SB_T1_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst7.I","SB_T1_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst8.I","SB_T2_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst9.I","SB_T2_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst10.I","SB_T2_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst11.I","SB_T2_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst12.I","SB_T3_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst13.I","SB_T3_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst14.I","SB_T3_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst15.I","SB_T3_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst16.I","SB_T4_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst17.I","SB_T4_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst18.I","SB_T4_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst19.I","SB_T4_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_WEST_SB_OUT_B1_sel.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"]
        ]
      },
      "SB_ID0_5TRACKS_B1_irq_res_p_unq2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["irq",["Array",1,"BitIn"]],
          ["res_p",["Array",1,"BitIn"]]
        ]],
        "instances":{
          "MUX_SB_T0_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MuxWrapper_40_32_inst0":{
            "modref":"global.MuxWrapper_40_32"
          },
          "REG_T0_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "RMUX_T0_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_0"
          },
          "RMUX_T0_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_1"
          },
          "RMUX_T0_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_2"
          },
          "RMUX_T0_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_3"
          },
          "RMUX_T1_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_4"
          },
          "RMUX_T1_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_5"
          },
          "RMUX_T1_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_6"
          },
          "RMUX_T1_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_7"
          },
          "RMUX_T2_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_8"
          },
          "RMUX_T2_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_9"
          },
          "RMUX_T2_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_10"
          },
          "RMUX_T2_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_11"
          },
          "RMUX_T3_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_12"
          },
          "RMUX_T3_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_13"
          },
          "RMUX_T3_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_14"
          },
          "RMUX_T3_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_15"
          },
          "RMUX_T4_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_16"
          },
          "RMUX_T4_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_17"
          },
          "RMUX_T4_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_18"
          },
          "RMUX_T4_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_19"
          },
          "SB_T0_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_20"
          },
          "SB_T0_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_21"
          },
          "SB_T0_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_22"
          },
          "SB_T0_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_23"
          },
          "SB_T1_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_24"
          },
          "SB_T1_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_25"
          },
          "SB_T1_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_26"
          },
          "SB_T1_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_27"
          },
          "SB_T2_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_28"
          },
          "SB_T2_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_29"
          },
          "SB_T2_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_30"
          },
          "SB_T2_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_31"
          },
          "SB_T3_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_32"
          },
          "SB_T3_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_33"
          },
          "SB_T3_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_34"
          },
          "SB_T3_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_35"
          },
          "SB_T4_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_36"
          },
          "SB_T4_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_37"
          },
          "SB_T4_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_38"
          },
          "SB_T4_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_39"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "ZextWrapper_1_32_inst0":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst1":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst10":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst11":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst12":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst13":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst14":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst15":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst16":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst17":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst18":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst19":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst2":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst3":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst4":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst5":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst6":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst7":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst8":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst9":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_3_32_inst0":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst1":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst10":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst11":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst12":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst13":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst14":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst15":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst16":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst17":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst18":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst19":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst2":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst3":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst4":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst5":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst6":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst7":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst8":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst9":{
            "modref":"global.ZextWrapper_3_32"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_EAST_SB_OUT_B1.I.4"],
          ["REG_T0_EAST_B1.in","MUX_SB_T0_EAST_SB_OUT_B1.O"],
          ["RMUX_T0_EAST_B1.I.0","MUX_SB_T0_EAST_SB_OUT_B1.O"],
          ["SB_T0_EAST_SB_OUT_B1_sel.O","MUX_SB_T0_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_NORTH_SB_OUT_B1.I.4"],
          ["REG_T0_NORTH_B1.in","MUX_SB_T0_NORTH_SB_OUT_B1.O"],
          ["RMUX_T0_NORTH_B1.I.0","MUX_SB_T0_NORTH_SB_OUT_B1.O"],
          ["SB_T0_NORTH_SB_OUT_B1_sel.O","MUX_SB_T0_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T0_SOUTH_B1.in","MUX_SB_T0_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T0_SOUTH_B1.I.0","MUX_SB_T0_SOUTH_SB_OUT_B1.O"],
          ["SB_T0_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T0_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_WEST_SB_OUT_B1.I.4"],
          ["REG_T0_WEST_B1.in","MUX_SB_T0_WEST_SB_OUT_B1.O"],
          ["RMUX_T0_WEST_B1.I.0","MUX_SB_T0_WEST_SB_OUT_B1.O"],
          ["SB_T0_WEST_SB_OUT_B1_sel.O","MUX_SB_T0_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_EAST_SB_OUT_B1.I.4"],
          ["REG_T1_EAST_B1.in","MUX_SB_T1_EAST_SB_OUT_B1.O"],
          ["RMUX_T1_EAST_B1.I.0","MUX_SB_T1_EAST_SB_OUT_B1.O"],
          ["SB_T1_EAST_SB_OUT_B1_sel.O","MUX_SB_T1_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_NORTH_SB_OUT_B1.I.4"],
          ["REG_T1_NORTH_B1.in","MUX_SB_T1_NORTH_SB_OUT_B1.O"],
          ["RMUX_T1_NORTH_B1.I.0","MUX_SB_T1_NORTH_SB_OUT_B1.O"],
          ["SB_T1_NORTH_SB_OUT_B1_sel.O","MUX_SB_T1_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T1_SOUTH_B1.in","MUX_SB_T1_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T1_SOUTH_B1.I.0","MUX_SB_T1_SOUTH_SB_OUT_B1.O"],
          ["SB_T1_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T1_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_WEST_SB_OUT_B1.I.4"],
          ["REG_T1_WEST_B1.in","MUX_SB_T1_WEST_SB_OUT_B1.O"],
          ["RMUX_T1_WEST_B1.I.0","MUX_SB_T1_WEST_SB_OUT_B1.O"],
          ["SB_T1_WEST_SB_OUT_B1_sel.O","MUX_SB_T1_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_EAST_SB_OUT_B1.I.4"],
          ["REG_T2_EAST_B1.in","MUX_SB_T2_EAST_SB_OUT_B1.O"],
          ["RMUX_T2_EAST_B1.I.0","MUX_SB_T2_EAST_SB_OUT_B1.O"],
          ["SB_T2_EAST_SB_OUT_B1_sel.O","MUX_SB_T2_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_NORTH_SB_OUT_B1.I.4"],
          ["REG_T2_NORTH_B1.in","MUX_SB_T2_NORTH_SB_OUT_B1.O"],
          ["RMUX_T2_NORTH_B1.I.0","MUX_SB_T2_NORTH_SB_OUT_B1.O"],
          ["SB_T2_NORTH_SB_OUT_B1_sel.O","MUX_SB_T2_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T2_SOUTH_B1.in","MUX_SB_T2_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T2_SOUTH_B1.I.0","MUX_SB_T2_SOUTH_SB_OUT_B1.O"],
          ["SB_T2_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T2_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_WEST_SB_OUT_B1.I.4"],
          ["REG_T2_WEST_B1.in","MUX_SB_T2_WEST_SB_OUT_B1.O"],
          ["RMUX_T2_WEST_B1.I.0","MUX_SB_T2_WEST_SB_OUT_B1.O"],
          ["SB_T2_WEST_SB_OUT_B1_sel.O","MUX_SB_T2_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_EAST_SB_OUT_B1.I.4"],
          ["REG_T3_EAST_B1.in","MUX_SB_T3_EAST_SB_OUT_B1.O"],
          ["RMUX_T3_EAST_B1.I.0","MUX_SB_T3_EAST_SB_OUT_B1.O"],
          ["SB_T3_EAST_SB_OUT_B1_sel.O","MUX_SB_T3_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_NORTH_SB_OUT_B1.I.4"],
          ["REG_T3_NORTH_B1.in","MUX_SB_T3_NORTH_SB_OUT_B1.O"],
          ["RMUX_T3_NORTH_B1.I.0","MUX_SB_T3_NORTH_SB_OUT_B1.O"],
          ["SB_T3_NORTH_SB_OUT_B1_sel.O","MUX_SB_T3_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T3_SOUTH_B1.in","MUX_SB_T3_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T3_SOUTH_B1.I.0","MUX_SB_T3_SOUTH_SB_OUT_B1.O"],
          ["SB_T3_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T3_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_WEST_SB_OUT_B1.I.4"],
          ["REG_T3_WEST_B1.in","MUX_SB_T3_WEST_SB_OUT_B1.O"],
          ["RMUX_T3_WEST_B1.I.0","MUX_SB_T3_WEST_SB_OUT_B1.O"],
          ["SB_T3_WEST_SB_OUT_B1_sel.O","MUX_SB_T3_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_EAST_SB_OUT_B1.I.4"],
          ["REG_T4_EAST_B1.in","MUX_SB_T4_EAST_SB_OUT_B1.O"],
          ["RMUX_T4_EAST_B1.I.0","MUX_SB_T4_EAST_SB_OUT_B1.O"],
          ["SB_T4_EAST_SB_OUT_B1_sel.O","MUX_SB_T4_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_NORTH_SB_OUT_B1.I.4"],
          ["REG_T4_NORTH_B1.in","MUX_SB_T4_NORTH_SB_OUT_B1.O"],
          ["RMUX_T4_NORTH_B1.I.0","MUX_SB_T4_NORTH_SB_OUT_B1.O"],
          ["SB_T4_NORTH_SB_OUT_B1_sel.O","MUX_SB_T4_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T4_SOUTH_B1.in","MUX_SB_T4_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T4_SOUTH_B1.I.0","MUX_SB_T4_SOUTH_SB_OUT_B1.O"],
          ["SB_T4_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T4_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_WEST_SB_OUT_B1.I.4"],
          ["REG_T4_WEST_B1.in","MUX_SB_T4_WEST_SB_OUT_B1.O"],
          ["RMUX_T4_WEST_B1.I.0","MUX_SB_T4_WEST_SB_OUT_B1.O"],
          ["SB_T4_WEST_SB_OUT_B1_sel.O","MUX_SB_T4_WEST_SB_OUT_B1.S"],
          ["ZextWrapper_1_32_inst0.O","MuxWrapper_40_32_inst0.I.0"],
          ["ZextWrapper_1_32_inst10.O","MuxWrapper_40_32_inst0.I.10"],
          ["ZextWrapper_1_32_inst11.O","MuxWrapper_40_32_inst0.I.11"],
          ["ZextWrapper_1_32_inst12.O","MuxWrapper_40_32_inst0.I.12"],
          ["ZextWrapper_1_32_inst13.O","MuxWrapper_40_32_inst0.I.13"],
          ["ZextWrapper_1_32_inst14.O","MuxWrapper_40_32_inst0.I.14"],
          ["ZextWrapper_1_32_inst15.O","MuxWrapper_40_32_inst0.I.15"],
          ["ZextWrapper_1_32_inst16.O","MuxWrapper_40_32_inst0.I.16"],
          ["ZextWrapper_1_32_inst17.O","MuxWrapper_40_32_inst0.I.17"],
          ["ZextWrapper_1_32_inst18.O","MuxWrapper_40_32_inst0.I.18"],
          ["ZextWrapper_1_32_inst19.O","MuxWrapper_40_32_inst0.I.19"],
          ["ZextWrapper_1_32_inst1.O","MuxWrapper_40_32_inst0.I.1"],
          ["ZextWrapper_3_32_inst0.O","MuxWrapper_40_32_inst0.I.20"],
          ["ZextWrapper_3_32_inst1.O","MuxWrapper_40_32_inst0.I.21"],
          ["ZextWrapper_3_32_inst2.O","MuxWrapper_40_32_inst0.I.22"],
          ["ZextWrapper_3_32_inst3.O","MuxWrapper_40_32_inst0.I.23"],
          ["ZextWrapper_3_32_inst4.O","MuxWrapper_40_32_inst0.I.24"],
          ["ZextWrapper_3_32_inst5.O","MuxWrapper_40_32_inst0.I.25"],
          ["ZextWrapper_3_32_inst6.O","MuxWrapper_40_32_inst0.I.26"],
          ["ZextWrapper_3_32_inst7.O","MuxWrapper_40_32_inst0.I.27"],
          ["ZextWrapper_3_32_inst8.O","MuxWrapper_40_32_inst0.I.28"],
          ["ZextWrapper_3_32_inst9.O","MuxWrapper_40_32_inst0.I.29"],
          ["ZextWrapper_1_32_inst2.O","MuxWrapper_40_32_inst0.I.2"],
          ["ZextWrapper_3_32_inst10.O","MuxWrapper_40_32_inst0.I.30"],
          ["ZextWrapper_3_32_inst11.O","MuxWrapper_40_32_inst0.I.31"],
          ["ZextWrapper_3_32_inst12.O","MuxWrapper_40_32_inst0.I.32"],
          ["ZextWrapper_3_32_inst13.O","MuxWrapper_40_32_inst0.I.33"],
          ["ZextWrapper_3_32_inst14.O","MuxWrapper_40_32_inst0.I.34"],
          ["ZextWrapper_3_32_inst15.O","MuxWrapper_40_32_inst0.I.35"],
          ["ZextWrapper_3_32_inst16.O","MuxWrapper_40_32_inst0.I.36"],
          ["ZextWrapper_3_32_inst17.O","MuxWrapper_40_32_inst0.I.37"],
          ["ZextWrapper_3_32_inst18.O","MuxWrapper_40_32_inst0.I.38"],
          ["ZextWrapper_3_32_inst19.O","MuxWrapper_40_32_inst0.I.39"],
          ["ZextWrapper_1_32_inst3.O","MuxWrapper_40_32_inst0.I.3"],
          ["ZextWrapper_1_32_inst4.O","MuxWrapper_40_32_inst0.I.4"],
          ["ZextWrapper_1_32_inst5.O","MuxWrapper_40_32_inst0.I.5"],
          ["ZextWrapper_1_32_inst6.O","MuxWrapper_40_32_inst0.I.6"],
          ["ZextWrapper_1_32_inst7.O","MuxWrapper_40_32_inst0.I.7"],
          ["ZextWrapper_1_32_inst8.O","MuxWrapper_40_32_inst0.I.8"],
          ["ZextWrapper_1_32_inst9.O","MuxWrapper_40_32_inst0.I.9"],
          ["self.read_config_data","MuxWrapper_40_32_inst0.O"],
          ["self.config.config_addr.0","MuxWrapper_40_32_inst0.S.0"],
          ["self.config.config_addr.1","MuxWrapper_40_32_inst0.S.1"],
          ["self.config.config_addr.2","MuxWrapper_40_32_inst0.S.2"],
          ["self.config.config_addr.3","MuxWrapper_40_32_inst0.S.3"],
          ["self.config.config_addr.4","MuxWrapper_40_32_inst0.S.4"],
          ["self.config.config_addr.5","MuxWrapper_40_32_inst0.S.5"],
          ["self.clk","REG_T0_EAST_B1.clk"],
          ["RMUX_T0_EAST_B1.I.1","REG_T0_EAST_B1.out"],
          ["self.clk","REG_T0_NORTH_B1.clk"],
          ["RMUX_T0_NORTH_B1.I.1","REG_T0_NORTH_B1.out"],
          ["self.clk","REG_T0_SOUTH_B1.clk"],
          ["RMUX_T0_SOUTH_B1.I.1","REG_T0_SOUTH_B1.out"],
          ["self.clk","REG_T0_WEST_B1.clk"],
          ["RMUX_T0_WEST_B1.I.1","REG_T0_WEST_B1.out"],
          ["self.clk","REG_T1_EAST_B1.clk"],
          ["RMUX_T1_EAST_B1.I.1","REG_T1_EAST_B1.out"],
          ["self.clk","REG_T1_NORTH_B1.clk"],
          ["RMUX_T1_NORTH_B1.I.1","REG_T1_NORTH_B1.out"],
          ["self.clk","REG_T1_SOUTH_B1.clk"],
          ["RMUX_T1_SOUTH_B1.I.1","REG_T1_SOUTH_B1.out"],
          ["self.clk","REG_T1_WEST_B1.clk"],
          ["RMUX_T1_WEST_B1.I.1","REG_T1_WEST_B1.out"],
          ["self.clk","REG_T2_EAST_B1.clk"],
          ["RMUX_T2_EAST_B1.I.1","REG_T2_EAST_B1.out"],
          ["self.clk","REG_T2_NORTH_B1.clk"],
          ["RMUX_T2_NORTH_B1.I.1","REG_T2_NORTH_B1.out"],
          ["self.clk","REG_T2_SOUTH_B1.clk"],
          ["RMUX_T2_SOUTH_B1.I.1","REG_T2_SOUTH_B1.out"],
          ["self.clk","REG_T2_WEST_B1.clk"],
          ["RMUX_T2_WEST_B1.I.1","REG_T2_WEST_B1.out"],
          ["self.clk","REG_T3_EAST_B1.clk"],
          ["RMUX_T3_EAST_B1.I.1","REG_T3_EAST_B1.out"],
          ["self.clk","REG_T3_NORTH_B1.clk"],
          ["RMUX_T3_NORTH_B1.I.1","REG_T3_NORTH_B1.out"],
          ["self.clk","REG_T3_SOUTH_B1.clk"],
          ["RMUX_T3_SOUTH_B1.I.1","REG_T3_SOUTH_B1.out"],
          ["self.clk","REG_T3_WEST_B1.clk"],
          ["RMUX_T3_WEST_B1.I.1","REG_T3_WEST_B1.out"],
          ["self.clk","REG_T4_EAST_B1.clk"],
          ["RMUX_T4_EAST_B1.I.1","REG_T4_EAST_B1.out"],
          ["self.clk","REG_T4_NORTH_B1.clk"],
          ["RMUX_T4_NORTH_B1.I.1","REG_T4_NORTH_B1.out"],
          ["self.clk","REG_T4_SOUTH_B1.clk"],
          ["RMUX_T4_SOUTH_B1.I.1","REG_T4_SOUTH_B1.out"],
          ["self.clk","REG_T4_WEST_B1.clk"],
          ["RMUX_T4_WEST_B1.I.1","REG_T4_WEST_B1.out"],
          ["self.SB_T0_EAST_SB_OUT_B1","RMUX_T0_EAST_B1.O"],
          ["RMUX_T0_EAST_B1_sel.O","RMUX_T0_EAST_B1.S"],
          ["ZextWrapper_1_32_inst0.I","RMUX_T0_EAST_B1_sel.O"],
          ["self.clk","RMUX_T0_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T0_EAST_B1_sel.reset"],
          ["self.SB_T0_NORTH_SB_OUT_B1","RMUX_T0_NORTH_B1.O"],
          ["RMUX_T0_NORTH_B1_sel.O","RMUX_T0_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst1.I","RMUX_T0_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T0_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T0_NORTH_B1_sel.reset"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","RMUX_T0_SOUTH_B1.O"],
          ["RMUX_T0_SOUTH_B1_sel.O","RMUX_T0_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst2.I","RMUX_T0_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T0_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T0_SOUTH_B1_sel.reset"],
          ["self.SB_T0_WEST_SB_OUT_B1","RMUX_T0_WEST_B1.O"],
          ["RMUX_T0_WEST_B1_sel.O","RMUX_T0_WEST_B1.S"],
          ["ZextWrapper_1_32_inst3.I","RMUX_T0_WEST_B1_sel.O"],
          ["self.clk","RMUX_T0_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T0_WEST_B1_sel.reset"],
          ["self.SB_T1_EAST_SB_OUT_B1","RMUX_T1_EAST_B1.O"],
          ["RMUX_T1_EAST_B1_sel.O","RMUX_T1_EAST_B1.S"],
          ["ZextWrapper_1_32_inst4.I","RMUX_T1_EAST_B1_sel.O"],
          ["self.clk","RMUX_T1_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T1_EAST_B1_sel.reset"],
          ["self.SB_T1_NORTH_SB_OUT_B1","RMUX_T1_NORTH_B1.O"],
          ["RMUX_T1_NORTH_B1_sel.O","RMUX_T1_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst5.I","RMUX_T1_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T1_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T1_NORTH_B1_sel.reset"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","RMUX_T1_SOUTH_B1.O"],
          ["RMUX_T1_SOUTH_B1_sel.O","RMUX_T1_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst6.I","RMUX_T1_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T1_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T1_SOUTH_B1_sel.reset"],
          ["self.SB_T1_WEST_SB_OUT_B1","RMUX_T1_WEST_B1.O"],
          ["RMUX_T1_WEST_B1_sel.O","RMUX_T1_WEST_B1.S"],
          ["ZextWrapper_1_32_inst7.I","RMUX_T1_WEST_B1_sel.O"],
          ["self.clk","RMUX_T1_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T1_WEST_B1_sel.reset"],
          ["self.SB_T2_EAST_SB_OUT_B1","RMUX_T2_EAST_B1.O"],
          ["RMUX_T2_EAST_B1_sel.O","RMUX_T2_EAST_B1.S"],
          ["ZextWrapper_1_32_inst8.I","RMUX_T2_EAST_B1_sel.O"],
          ["self.clk","RMUX_T2_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T2_EAST_B1_sel.reset"],
          ["self.SB_T2_NORTH_SB_OUT_B1","RMUX_T2_NORTH_B1.O"],
          ["RMUX_T2_NORTH_B1_sel.O","RMUX_T2_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst9.I","RMUX_T2_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T2_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T2_NORTH_B1_sel.reset"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","RMUX_T2_SOUTH_B1.O"],
          ["RMUX_T2_SOUTH_B1_sel.O","RMUX_T2_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst10.I","RMUX_T2_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T2_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T2_SOUTH_B1_sel.reset"],
          ["self.SB_T2_WEST_SB_OUT_B1","RMUX_T2_WEST_B1.O"],
          ["RMUX_T2_WEST_B1_sel.O","RMUX_T2_WEST_B1.S"],
          ["ZextWrapper_1_32_inst11.I","RMUX_T2_WEST_B1_sel.O"],
          ["self.clk","RMUX_T2_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T2_WEST_B1_sel.reset"],
          ["self.SB_T3_EAST_SB_OUT_B1","RMUX_T3_EAST_B1.O"],
          ["RMUX_T3_EAST_B1_sel.O","RMUX_T3_EAST_B1.S"],
          ["ZextWrapper_1_32_inst12.I","RMUX_T3_EAST_B1_sel.O"],
          ["self.clk","RMUX_T3_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T3_EAST_B1_sel.reset"],
          ["self.SB_T3_NORTH_SB_OUT_B1","RMUX_T3_NORTH_B1.O"],
          ["RMUX_T3_NORTH_B1_sel.O","RMUX_T3_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst13.I","RMUX_T3_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T3_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T3_NORTH_B1_sel.reset"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","RMUX_T3_SOUTH_B1.O"],
          ["RMUX_T3_SOUTH_B1_sel.O","RMUX_T3_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst14.I","RMUX_T3_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T3_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T3_SOUTH_B1_sel.reset"],
          ["self.SB_T3_WEST_SB_OUT_B1","RMUX_T3_WEST_B1.O"],
          ["RMUX_T3_WEST_B1_sel.O","RMUX_T3_WEST_B1.S"],
          ["ZextWrapper_1_32_inst15.I","RMUX_T3_WEST_B1_sel.O"],
          ["self.clk","RMUX_T3_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T3_WEST_B1_sel.reset"],
          ["self.SB_T4_EAST_SB_OUT_B1","RMUX_T4_EAST_B1.O"],
          ["RMUX_T4_EAST_B1_sel.O","RMUX_T4_EAST_B1.S"],
          ["ZextWrapper_1_32_inst16.I","RMUX_T4_EAST_B1_sel.O"],
          ["self.clk","RMUX_T4_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T4_EAST_B1_sel.reset"],
          ["self.SB_T4_NORTH_SB_OUT_B1","RMUX_T4_NORTH_B1.O"],
          ["RMUX_T4_NORTH_B1_sel.O","RMUX_T4_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst17.I","RMUX_T4_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T4_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T4_NORTH_B1_sel.reset"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","RMUX_T4_SOUTH_B1.O"],
          ["RMUX_T4_SOUTH_B1_sel.O","RMUX_T4_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst18.I","RMUX_T4_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T4_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T4_SOUTH_B1_sel.reset"],
          ["self.SB_T4_WEST_SB_OUT_B1","RMUX_T4_WEST_B1.O"],
          ["RMUX_T4_WEST_B1_sel.O","RMUX_T4_WEST_B1.S"],
          ["ZextWrapper_1_32_inst19.I","RMUX_T4_WEST_B1_sel.O"],
          ["self.clk","RMUX_T4_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T4_WEST_B1_sel.reset"],
          ["ZextWrapper_3_32_inst0.I","SB_T0_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst1.I","SB_T0_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst2.I","SB_T0_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst3.I","SB_T0_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst4.I","SB_T1_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst5.I","SB_T1_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst6.I","SB_T1_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst7.I","SB_T1_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst8.I","SB_T2_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst9.I","SB_T2_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst10.I","SB_T2_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst11.I","SB_T2_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst12.I","SB_T3_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst13.I","SB_T3_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst14.I","SB_T3_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst15.I","SB_T3_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst16.I","SB_T4_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst17.I","SB_T4_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst18.I","SB_T4_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst19.I","SB_T4_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_WEST_SB_OUT_B1_sel.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"]
        ]
      },
      "SB_ID0_5TRACKS_B1_irq_res_p_unq3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["irq",["Array",1,"BitIn"]],
          ["res_p",["Array",1,"BitIn"]]
        ]],
        "instances":{
          "MUX_SB_T0_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T0_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T1_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T2_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T3_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MUX_SB_T4_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_5_1"
          },
          "MuxWrapper_40_32_inst0":{
            "modref":"global.MuxWrapper_40_32"
          },
          "REG_T0_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "RMUX_T0_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_0"
          },
          "RMUX_T0_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_1"
          },
          "RMUX_T0_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_2"
          },
          "RMUX_T0_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_3"
          },
          "RMUX_T1_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_4"
          },
          "RMUX_T1_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_5"
          },
          "RMUX_T1_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_6"
          },
          "RMUX_T1_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_7"
          },
          "RMUX_T2_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_8"
          },
          "RMUX_T2_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_9"
          },
          "RMUX_T2_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_10"
          },
          "RMUX_T2_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_11"
          },
          "RMUX_T3_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_12"
          },
          "RMUX_T3_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_13"
          },
          "RMUX_T3_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_14"
          },
          "RMUX_T3_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_15"
          },
          "RMUX_T4_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_16"
          },
          "RMUX_T4_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_17"
          },
          "RMUX_T4_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_18"
          },
          "RMUX_T4_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_19"
          },
          "SB_T0_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_20"
          },
          "SB_T0_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_21"
          },
          "SB_T0_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_22"
          },
          "SB_T0_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_23"
          },
          "SB_T1_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_24"
          },
          "SB_T1_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_25"
          },
          "SB_T1_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_26"
          },
          "SB_T1_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_27"
          },
          "SB_T2_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_28"
          },
          "SB_T2_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_29"
          },
          "SB_T2_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_30"
          },
          "SB_T2_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_31"
          },
          "SB_T3_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_32"
          },
          "SB_T3_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_33"
          },
          "SB_T3_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_34"
          },
          "SB_T3_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_35"
          },
          "SB_T4_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_36"
          },
          "SB_T4_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_37"
          },
          "SB_T4_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_38"
          },
          "SB_T4_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_3_8_32_39"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "ZextWrapper_1_32_inst0":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst1":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst10":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst11":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst12":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst13":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst14":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst15":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst16":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst17":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst18":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst19":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst2":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst3":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst4":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst5":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst6":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst7":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst8":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst9":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_3_32_inst0":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst1":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst10":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst11":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst12":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst13":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst14":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst15":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst16":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst17":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst18":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst19":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst2":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst3":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst4":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst5":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst6":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst7":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst8":{
            "modref":"global.ZextWrapper_3_32"
          },
          "ZextWrapper_3_32_inst9":{
            "modref":"global.ZextWrapper_3_32"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_EAST_SB_OUT_B1.I.4"],
          ["REG_T0_EAST_B1.in","MUX_SB_T0_EAST_SB_OUT_B1.O"],
          ["RMUX_T0_EAST_B1.I.0","MUX_SB_T0_EAST_SB_OUT_B1.O"],
          ["SB_T0_EAST_SB_OUT_B1_sel.O","MUX_SB_T0_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_NORTH_SB_OUT_B1.I.4"],
          ["REG_T0_NORTH_B1.in","MUX_SB_T0_NORTH_SB_OUT_B1.O"],
          ["RMUX_T0_NORTH_B1.I.0","MUX_SB_T0_NORTH_SB_OUT_B1.O"],
          ["SB_T0_NORTH_SB_OUT_B1_sel.O","MUX_SB_T0_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T0_SOUTH_B1.in","MUX_SB_T0_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T0_SOUTH_B1.I.0","MUX_SB_T0_SOUTH_SB_OUT_B1.O"],
          ["SB_T0_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T0_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T0_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T0_WEST_SB_OUT_B1.I.4"],
          ["REG_T0_WEST_B1.in","MUX_SB_T0_WEST_SB_OUT_B1.O"],
          ["RMUX_T0_WEST_B1.I.0","MUX_SB_T0_WEST_SB_OUT_B1.O"],
          ["SB_T0_WEST_SB_OUT_B1_sel.O","MUX_SB_T0_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_EAST_SB_OUT_B1.I.4"],
          ["REG_T1_EAST_B1.in","MUX_SB_T1_EAST_SB_OUT_B1.O"],
          ["RMUX_T1_EAST_B1.I.0","MUX_SB_T1_EAST_SB_OUT_B1.O"],
          ["SB_T1_EAST_SB_OUT_B1_sel.O","MUX_SB_T1_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_NORTH_SB_OUT_B1.I.4"],
          ["REG_T1_NORTH_B1.in","MUX_SB_T1_NORTH_SB_OUT_B1.O"],
          ["RMUX_T1_NORTH_B1.I.0","MUX_SB_T1_NORTH_SB_OUT_B1.O"],
          ["SB_T1_NORTH_SB_OUT_B1_sel.O","MUX_SB_T1_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T1_SOUTH_B1.in","MUX_SB_T1_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T1_SOUTH_B1.I.0","MUX_SB_T1_SOUTH_SB_OUT_B1.O"],
          ["SB_T1_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T1_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T1_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T1_WEST_SB_OUT_B1.I.4"],
          ["REG_T1_WEST_B1.in","MUX_SB_T1_WEST_SB_OUT_B1.O"],
          ["RMUX_T1_WEST_B1.I.0","MUX_SB_T1_WEST_SB_OUT_B1.O"],
          ["SB_T1_WEST_SB_OUT_B1_sel.O","MUX_SB_T1_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_EAST_SB_OUT_B1.I.4"],
          ["REG_T2_EAST_B1.in","MUX_SB_T2_EAST_SB_OUT_B1.O"],
          ["RMUX_T2_EAST_B1.I.0","MUX_SB_T2_EAST_SB_OUT_B1.O"],
          ["SB_T2_EAST_SB_OUT_B1_sel.O","MUX_SB_T2_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_NORTH_SB_OUT_B1.I.4"],
          ["REG_T2_NORTH_B1.in","MUX_SB_T2_NORTH_SB_OUT_B1.O"],
          ["RMUX_T2_NORTH_B1.I.0","MUX_SB_T2_NORTH_SB_OUT_B1.O"],
          ["SB_T2_NORTH_SB_OUT_B1_sel.O","MUX_SB_T2_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T2_SOUTH_B1.in","MUX_SB_T2_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T2_SOUTH_B1.I.0","MUX_SB_T2_SOUTH_SB_OUT_B1.O"],
          ["SB_T2_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T2_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T2_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T2_WEST_SB_OUT_B1.I.4"],
          ["REG_T2_WEST_B1.in","MUX_SB_T2_WEST_SB_OUT_B1.O"],
          ["RMUX_T2_WEST_B1.I.0","MUX_SB_T2_WEST_SB_OUT_B1.O"],
          ["SB_T2_WEST_SB_OUT_B1_sel.O","MUX_SB_T2_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_EAST_SB_OUT_B1.I.4"],
          ["REG_T3_EAST_B1.in","MUX_SB_T3_EAST_SB_OUT_B1.O"],
          ["RMUX_T3_EAST_B1.I.0","MUX_SB_T3_EAST_SB_OUT_B1.O"],
          ["SB_T3_EAST_SB_OUT_B1_sel.O","MUX_SB_T3_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_NORTH_SB_OUT_B1.I.4"],
          ["REG_T3_NORTH_B1.in","MUX_SB_T3_NORTH_SB_OUT_B1.O"],
          ["RMUX_T3_NORTH_B1.I.0","MUX_SB_T3_NORTH_SB_OUT_B1.O"],
          ["SB_T3_NORTH_SB_OUT_B1_sel.O","MUX_SB_T3_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T3_SOUTH_B1.in","MUX_SB_T3_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T3_SOUTH_B1.I.0","MUX_SB_T3_SOUTH_SB_OUT_B1.O"],
          ["SB_T3_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T3_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T3_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T3_WEST_SB_OUT_B1.I.4"],
          ["REG_T3_WEST_B1.in","MUX_SB_T3_WEST_SB_OUT_B1.O"],
          ["RMUX_T3_WEST_B1.I.0","MUX_SB_T3_WEST_SB_OUT_B1.O"],
          ["SB_T3_WEST_SB_OUT_B1_sel.O","MUX_SB_T3_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_EAST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_EAST_SB_OUT_B1.I.4"],
          ["REG_T4_EAST_B1.in","MUX_SB_T4_EAST_SB_OUT_B1.O"],
          ["RMUX_T4_EAST_B1.I.0","MUX_SB_T4_EAST_SB_OUT_B1.O"],
          ["SB_T4_EAST_SB_OUT_B1_sel.O","MUX_SB_T4_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_NORTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_NORTH_SB_OUT_B1.I.4"],
          ["REG_T4_NORTH_B1.in","MUX_SB_T4_NORTH_SB_OUT_B1.O"],
          ["RMUX_T4_NORTH_B1.I.0","MUX_SB_T4_NORTH_SB_OUT_B1.O"],
          ["SB_T4_NORTH_SB_OUT_B1_sel.O","MUX_SB_T4_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_SOUTH_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_SOUTH_SB_OUT_B1.I.4"],
          ["REG_T4_SOUTH_B1.in","MUX_SB_T4_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T4_SOUTH_B1.I.0","MUX_SB_T4_SOUTH_SB_OUT_B1.O"],
          ["SB_T4_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T4_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.2"],
          ["self.irq","MUX_SB_T4_WEST_SB_OUT_B1.I.3"],
          ["self.res_p","MUX_SB_T4_WEST_SB_OUT_B1.I.4"],
          ["REG_T4_WEST_B1.in","MUX_SB_T4_WEST_SB_OUT_B1.O"],
          ["RMUX_T4_WEST_B1.I.0","MUX_SB_T4_WEST_SB_OUT_B1.O"],
          ["SB_T4_WEST_SB_OUT_B1_sel.O","MUX_SB_T4_WEST_SB_OUT_B1.S"],
          ["ZextWrapper_1_32_inst0.O","MuxWrapper_40_32_inst0.I.0"],
          ["ZextWrapper_1_32_inst10.O","MuxWrapper_40_32_inst0.I.10"],
          ["ZextWrapper_1_32_inst11.O","MuxWrapper_40_32_inst0.I.11"],
          ["ZextWrapper_1_32_inst12.O","MuxWrapper_40_32_inst0.I.12"],
          ["ZextWrapper_1_32_inst13.O","MuxWrapper_40_32_inst0.I.13"],
          ["ZextWrapper_1_32_inst14.O","MuxWrapper_40_32_inst0.I.14"],
          ["ZextWrapper_1_32_inst15.O","MuxWrapper_40_32_inst0.I.15"],
          ["ZextWrapper_1_32_inst16.O","MuxWrapper_40_32_inst0.I.16"],
          ["ZextWrapper_1_32_inst17.O","MuxWrapper_40_32_inst0.I.17"],
          ["ZextWrapper_1_32_inst18.O","MuxWrapper_40_32_inst0.I.18"],
          ["ZextWrapper_1_32_inst19.O","MuxWrapper_40_32_inst0.I.19"],
          ["ZextWrapper_1_32_inst1.O","MuxWrapper_40_32_inst0.I.1"],
          ["ZextWrapper_3_32_inst0.O","MuxWrapper_40_32_inst0.I.20"],
          ["ZextWrapper_3_32_inst1.O","MuxWrapper_40_32_inst0.I.21"],
          ["ZextWrapper_3_32_inst2.O","MuxWrapper_40_32_inst0.I.22"],
          ["ZextWrapper_3_32_inst3.O","MuxWrapper_40_32_inst0.I.23"],
          ["ZextWrapper_3_32_inst4.O","MuxWrapper_40_32_inst0.I.24"],
          ["ZextWrapper_3_32_inst5.O","MuxWrapper_40_32_inst0.I.25"],
          ["ZextWrapper_3_32_inst6.O","MuxWrapper_40_32_inst0.I.26"],
          ["ZextWrapper_3_32_inst7.O","MuxWrapper_40_32_inst0.I.27"],
          ["ZextWrapper_3_32_inst8.O","MuxWrapper_40_32_inst0.I.28"],
          ["ZextWrapper_3_32_inst9.O","MuxWrapper_40_32_inst0.I.29"],
          ["ZextWrapper_1_32_inst2.O","MuxWrapper_40_32_inst0.I.2"],
          ["ZextWrapper_3_32_inst10.O","MuxWrapper_40_32_inst0.I.30"],
          ["ZextWrapper_3_32_inst11.O","MuxWrapper_40_32_inst0.I.31"],
          ["ZextWrapper_3_32_inst12.O","MuxWrapper_40_32_inst0.I.32"],
          ["ZextWrapper_3_32_inst13.O","MuxWrapper_40_32_inst0.I.33"],
          ["ZextWrapper_3_32_inst14.O","MuxWrapper_40_32_inst0.I.34"],
          ["ZextWrapper_3_32_inst15.O","MuxWrapper_40_32_inst0.I.35"],
          ["ZextWrapper_3_32_inst16.O","MuxWrapper_40_32_inst0.I.36"],
          ["ZextWrapper_3_32_inst17.O","MuxWrapper_40_32_inst0.I.37"],
          ["ZextWrapper_3_32_inst18.O","MuxWrapper_40_32_inst0.I.38"],
          ["ZextWrapper_3_32_inst19.O","MuxWrapper_40_32_inst0.I.39"],
          ["ZextWrapper_1_32_inst3.O","MuxWrapper_40_32_inst0.I.3"],
          ["ZextWrapper_1_32_inst4.O","MuxWrapper_40_32_inst0.I.4"],
          ["ZextWrapper_1_32_inst5.O","MuxWrapper_40_32_inst0.I.5"],
          ["ZextWrapper_1_32_inst6.O","MuxWrapper_40_32_inst0.I.6"],
          ["ZextWrapper_1_32_inst7.O","MuxWrapper_40_32_inst0.I.7"],
          ["ZextWrapper_1_32_inst8.O","MuxWrapper_40_32_inst0.I.8"],
          ["ZextWrapper_1_32_inst9.O","MuxWrapper_40_32_inst0.I.9"],
          ["self.read_config_data","MuxWrapper_40_32_inst0.O"],
          ["self.config.config_addr.0","MuxWrapper_40_32_inst0.S.0"],
          ["self.config.config_addr.1","MuxWrapper_40_32_inst0.S.1"],
          ["self.config.config_addr.2","MuxWrapper_40_32_inst0.S.2"],
          ["self.config.config_addr.3","MuxWrapper_40_32_inst0.S.3"],
          ["self.config.config_addr.4","MuxWrapper_40_32_inst0.S.4"],
          ["self.config.config_addr.5","MuxWrapper_40_32_inst0.S.5"],
          ["self.clk","REG_T0_EAST_B1.clk"],
          ["RMUX_T0_EAST_B1.I.1","REG_T0_EAST_B1.out"],
          ["self.clk","REG_T0_NORTH_B1.clk"],
          ["RMUX_T0_NORTH_B1.I.1","REG_T0_NORTH_B1.out"],
          ["self.clk","REG_T0_SOUTH_B1.clk"],
          ["RMUX_T0_SOUTH_B1.I.1","REG_T0_SOUTH_B1.out"],
          ["self.clk","REG_T0_WEST_B1.clk"],
          ["RMUX_T0_WEST_B1.I.1","REG_T0_WEST_B1.out"],
          ["self.clk","REG_T1_EAST_B1.clk"],
          ["RMUX_T1_EAST_B1.I.1","REG_T1_EAST_B1.out"],
          ["self.clk","REG_T1_NORTH_B1.clk"],
          ["RMUX_T1_NORTH_B1.I.1","REG_T1_NORTH_B1.out"],
          ["self.clk","REG_T1_SOUTH_B1.clk"],
          ["RMUX_T1_SOUTH_B1.I.1","REG_T1_SOUTH_B1.out"],
          ["self.clk","REG_T1_WEST_B1.clk"],
          ["RMUX_T1_WEST_B1.I.1","REG_T1_WEST_B1.out"],
          ["self.clk","REG_T2_EAST_B1.clk"],
          ["RMUX_T2_EAST_B1.I.1","REG_T2_EAST_B1.out"],
          ["self.clk","REG_T2_NORTH_B1.clk"],
          ["RMUX_T2_NORTH_B1.I.1","REG_T2_NORTH_B1.out"],
          ["self.clk","REG_T2_SOUTH_B1.clk"],
          ["RMUX_T2_SOUTH_B1.I.1","REG_T2_SOUTH_B1.out"],
          ["self.clk","REG_T2_WEST_B1.clk"],
          ["RMUX_T2_WEST_B1.I.1","REG_T2_WEST_B1.out"],
          ["self.clk","REG_T3_EAST_B1.clk"],
          ["RMUX_T3_EAST_B1.I.1","REG_T3_EAST_B1.out"],
          ["self.clk","REG_T3_NORTH_B1.clk"],
          ["RMUX_T3_NORTH_B1.I.1","REG_T3_NORTH_B1.out"],
          ["self.clk","REG_T3_SOUTH_B1.clk"],
          ["RMUX_T3_SOUTH_B1.I.1","REG_T3_SOUTH_B1.out"],
          ["self.clk","REG_T3_WEST_B1.clk"],
          ["RMUX_T3_WEST_B1.I.1","REG_T3_WEST_B1.out"],
          ["self.clk","REG_T4_EAST_B1.clk"],
          ["RMUX_T4_EAST_B1.I.1","REG_T4_EAST_B1.out"],
          ["self.clk","REG_T4_NORTH_B1.clk"],
          ["RMUX_T4_NORTH_B1.I.1","REG_T4_NORTH_B1.out"],
          ["self.clk","REG_T4_SOUTH_B1.clk"],
          ["RMUX_T4_SOUTH_B1.I.1","REG_T4_SOUTH_B1.out"],
          ["self.clk","REG_T4_WEST_B1.clk"],
          ["RMUX_T4_WEST_B1.I.1","REG_T4_WEST_B1.out"],
          ["self.SB_T0_EAST_SB_OUT_B1","RMUX_T0_EAST_B1.O"],
          ["RMUX_T0_EAST_B1_sel.O","RMUX_T0_EAST_B1.S"],
          ["ZextWrapper_1_32_inst0.I","RMUX_T0_EAST_B1_sel.O"],
          ["self.clk","RMUX_T0_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T0_EAST_B1_sel.reset"],
          ["self.SB_T0_NORTH_SB_OUT_B1","RMUX_T0_NORTH_B1.O"],
          ["RMUX_T0_NORTH_B1_sel.O","RMUX_T0_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst1.I","RMUX_T0_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T0_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T0_NORTH_B1_sel.reset"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","RMUX_T0_SOUTH_B1.O"],
          ["RMUX_T0_SOUTH_B1_sel.O","RMUX_T0_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst2.I","RMUX_T0_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T0_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T0_SOUTH_B1_sel.reset"],
          ["self.SB_T0_WEST_SB_OUT_B1","RMUX_T0_WEST_B1.O"],
          ["RMUX_T0_WEST_B1_sel.O","RMUX_T0_WEST_B1.S"],
          ["ZextWrapper_1_32_inst3.I","RMUX_T0_WEST_B1_sel.O"],
          ["self.clk","RMUX_T0_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T0_WEST_B1_sel.reset"],
          ["self.SB_T1_EAST_SB_OUT_B1","RMUX_T1_EAST_B1.O"],
          ["RMUX_T1_EAST_B1_sel.O","RMUX_T1_EAST_B1.S"],
          ["ZextWrapper_1_32_inst4.I","RMUX_T1_EAST_B1_sel.O"],
          ["self.clk","RMUX_T1_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T1_EAST_B1_sel.reset"],
          ["self.SB_T1_NORTH_SB_OUT_B1","RMUX_T1_NORTH_B1.O"],
          ["RMUX_T1_NORTH_B1_sel.O","RMUX_T1_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst5.I","RMUX_T1_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T1_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T1_NORTH_B1_sel.reset"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","RMUX_T1_SOUTH_B1.O"],
          ["RMUX_T1_SOUTH_B1_sel.O","RMUX_T1_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst6.I","RMUX_T1_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T1_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T1_SOUTH_B1_sel.reset"],
          ["self.SB_T1_WEST_SB_OUT_B1","RMUX_T1_WEST_B1.O"],
          ["RMUX_T1_WEST_B1_sel.O","RMUX_T1_WEST_B1.S"],
          ["ZextWrapper_1_32_inst7.I","RMUX_T1_WEST_B1_sel.O"],
          ["self.clk","RMUX_T1_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T1_WEST_B1_sel.reset"],
          ["self.SB_T2_EAST_SB_OUT_B1","RMUX_T2_EAST_B1.O"],
          ["RMUX_T2_EAST_B1_sel.O","RMUX_T2_EAST_B1.S"],
          ["ZextWrapper_1_32_inst8.I","RMUX_T2_EAST_B1_sel.O"],
          ["self.clk","RMUX_T2_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T2_EAST_B1_sel.reset"],
          ["self.SB_T2_NORTH_SB_OUT_B1","RMUX_T2_NORTH_B1.O"],
          ["RMUX_T2_NORTH_B1_sel.O","RMUX_T2_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst9.I","RMUX_T2_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T2_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T2_NORTH_B1_sel.reset"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","RMUX_T2_SOUTH_B1.O"],
          ["RMUX_T2_SOUTH_B1_sel.O","RMUX_T2_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst10.I","RMUX_T2_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T2_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T2_SOUTH_B1_sel.reset"],
          ["self.SB_T2_WEST_SB_OUT_B1","RMUX_T2_WEST_B1.O"],
          ["RMUX_T2_WEST_B1_sel.O","RMUX_T2_WEST_B1.S"],
          ["ZextWrapper_1_32_inst11.I","RMUX_T2_WEST_B1_sel.O"],
          ["self.clk","RMUX_T2_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T2_WEST_B1_sel.reset"],
          ["self.SB_T3_EAST_SB_OUT_B1","RMUX_T3_EAST_B1.O"],
          ["RMUX_T3_EAST_B1_sel.O","RMUX_T3_EAST_B1.S"],
          ["ZextWrapper_1_32_inst12.I","RMUX_T3_EAST_B1_sel.O"],
          ["self.clk","RMUX_T3_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T3_EAST_B1_sel.reset"],
          ["self.SB_T3_NORTH_SB_OUT_B1","RMUX_T3_NORTH_B1.O"],
          ["RMUX_T3_NORTH_B1_sel.O","RMUX_T3_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst13.I","RMUX_T3_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T3_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T3_NORTH_B1_sel.reset"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","RMUX_T3_SOUTH_B1.O"],
          ["RMUX_T3_SOUTH_B1_sel.O","RMUX_T3_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst14.I","RMUX_T3_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T3_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T3_SOUTH_B1_sel.reset"],
          ["self.SB_T3_WEST_SB_OUT_B1","RMUX_T3_WEST_B1.O"],
          ["RMUX_T3_WEST_B1_sel.O","RMUX_T3_WEST_B1.S"],
          ["ZextWrapper_1_32_inst15.I","RMUX_T3_WEST_B1_sel.O"],
          ["self.clk","RMUX_T3_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T3_WEST_B1_sel.reset"],
          ["self.SB_T4_EAST_SB_OUT_B1","RMUX_T4_EAST_B1.O"],
          ["RMUX_T4_EAST_B1_sel.O","RMUX_T4_EAST_B1.S"],
          ["ZextWrapper_1_32_inst16.I","RMUX_T4_EAST_B1_sel.O"],
          ["self.clk","RMUX_T4_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T4_EAST_B1_sel.reset"],
          ["self.SB_T4_NORTH_SB_OUT_B1","RMUX_T4_NORTH_B1.O"],
          ["RMUX_T4_NORTH_B1_sel.O","RMUX_T4_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst17.I","RMUX_T4_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T4_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T4_NORTH_B1_sel.reset"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","RMUX_T4_SOUTH_B1.O"],
          ["RMUX_T4_SOUTH_B1_sel.O","RMUX_T4_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst18.I","RMUX_T4_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T4_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T4_SOUTH_B1_sel.reset"],
          ["self.SB_T4_WEST_SB_OUT_B1","RMUX_T4_WEST_B1.O"],
          ["RMUX_T4_WEST_B1_sel.O","RMUX_T4_WEST_B1.S"],
          ["ZextWrapper_1_32_inst19.I","RMUX_T4_WEST_B1_sel.O"],
          ["self.clk","RMUX_T4_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T4_WEST_B1_sel.reset"],
          ["ZextWrapper_3_32_inst0.I","SB_T0_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst1.I","SB_T0_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst2.I","SB_T0_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst3.I","SB_T0_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst4.I","SB_T1_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst5.I","SB_T1_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst6.I","SB_T1_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst7.I","SB_T1_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst8.I","SB_T2_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst9.I","SB_T2_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst10.I","SB_T2_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst11.I","SB_T2_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst12.I","SB_T3_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst13.I","SB_T3_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst14.I","SB_T3_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst15.I","SB_T3_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst16.I","SB_T4_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst17.I","SB_T4_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst18.I","SB_T4_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_3_32_inst19.I","SB_T4_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_WEST_SB_OUT_B1_sel.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"]
        ]
      },
      "SB_ID0_5TRACKS_B1_valid_out":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["config",["Record",[["config_addr",["Array",8,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["valid_out",["Array",1,"BitIn"]]
        ]],
        "instances":{
          "MUX_SB_T0_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T0_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T0_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T0_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T1_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T1_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T1_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T1_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T2_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T2_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T2_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T2_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T3_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T3_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T3_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T3_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T4_EAST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T4_NORTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T4_SOUTH_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MUX_SB_T4_WEST_SB_OUT_B1":{
            "modref":"global.MuxWrapperAOIImpl_4_1"
          },
          "MuxWrapper_40_32_inst0":{
            "modref":"global.MuxWrapper_40_32"
          },
          "REG_T0_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T0_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T1_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T2_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T3_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_EAST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_NORTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_SOUTH_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "REG_T4_WEST_B1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "RMUX_T0_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_0"
          },
          "RMUX_T0_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_1"
          },
          "RMUX_T0_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_2"
          },
          "RMUX_T0_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T0_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_3"
          },
          "RMUX_T1_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_4"
          },
          "RMUX_T1_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_5"
          },
          "RMUX_T1_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_6"
          },
          "RMUX_T1_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T1_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_7"
          },
          "RMUX_T2_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_8"
          },
          "RMUX_T2_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_9"
          },
          "RMUX_T2_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_10"
          },
          "RMUX_T2_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T2_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_11"
          },
          "RMUX_T3_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_12"
          },
          "RMUX_T3_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_13"
          },
          "RMUX_T3_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_14"
          },
          "RMUX_T3_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T3_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_15"
          },
          "RMUX_T4_EAST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_EAST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_16"
          },
          "RMUX_T4_NORTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_NORTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_17"
          },
          "RMUX_T4_SOUTH_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_SOUTH_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_18"
          },
          "RMUX_T4_WEST_B1":{
            "modref":"global.MuxWrapperAOIImpl_2_1"
          },
          "RMUX_T4_WEST_B1_sel":{
            "modref":"global.ConfigRegister_1_8_32_19"
          },
          "SB_T0_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_20"
          },
          "SB_T0_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_21"
          },
          "SB_T0_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_22"
          },
          "SB_T0_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_23"
          },
          "SB_T1_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_24"
          },
          "SB_T1_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_25"
          },
          "SB_T1_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_26"
          },
          "SB_T1_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_27"
          },
          "SB_T2_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_28"
          },
          "SB_T2_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_29"
          },
          "SB_T2_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_30"
          },
          "SB_T2_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_31"
          },
          "SB_T3_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_32"
          },
          "SB_T3_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_33"
          },
          "SB_T3_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_34"
          },
          "SB_T3_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_35"
          },
          "SB_T4_EAST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_36"
          },
          "SB_T4_NORTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_37"
          },
          "SB_T4_SOUTH_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_38"
          },
          "SB_T4_WEST_SB_OUT_B1_sel":{
            "modref":"global.ConfigRegister_2_8_32_39"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapperAOIImpl_1_1"
          },
          "ZextWrapper_1_32_inst0":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst1":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst10":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst11":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst12":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst13":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst14":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst15":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst16":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst17":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst18":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst19":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst2":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst3":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst4":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst5":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst6":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst7":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst8":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_1_32_inst9":{
            "modref":"global.ZextWrapper_1_32"
          },
          "ZextWrapper_2_32_inst0":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst1":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst10":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst11":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst12":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst13":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst14":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst15":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst16":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst17":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst18":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst19":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst2":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst3":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst4":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst5":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst6":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst7":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst8":{
            "modref":"global.ZextWrapper_2_32"
          },
          "ZextWrapper_2_32_inst9":{
            "modref":"global.ZextWrapper_2_32"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_EAST_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T0_EAST_SB_OUT_B1.I.3"],
          ["REG_T0_EAST_B1.in","MUX_SB_T0_EAST_SB_OUT_B1.O"],
          ["RMUX_T0_EAST_B1.I.0","MUX_SB_T0_EAST_SB_OUT_B1.O"],
          ["SB_T0_EAST_SB_OUT_B1_sel.O","MUX_SB_T0_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_NORTH_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T0_NORTH_SB_OUT_B1.I.3"],
          ["REG_T0_NORTH_B1.in","MUX_SB_T0_NORTH_SB_OUT_B1.O"],
          ["RMUX_T0_NORTH_B1.I.0","MUX_SB_T0_NORTH_SB_OUT_B1.O"],
          ["SB_T0_NORTH_SB_OUT_B1_sel.O","MUX_SB_T0_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","MUX_SB_T0_SOUTH_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T0_SOUTH_SB_OUT_B1.I.3"],
          ["REG_T0_SOUTH_B1.in","MUX_SB_T0_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T0_SOUTH_B1.I.0","MUX_SB_T0_SOUTH_SB_OUT_B1.O"],
          ["SB_T0_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T0_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","MUX_SB_T0_WEST_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T0_WEST_SB_OUT_B1.I.3"],
          ["REG_T0_WEST_B1.in","MUX_SB_T0_WEST_SB_OUT_B1.O"],
          ["RMUX_T0_WEST_B1.I.0","MUX_SB_T0_WEST_SB_OUT_B1.O"],
          ["SB_T0_WEST_SB_OUT_B1_sel.O","MUX_SB_T0_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_EAST_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T1_EAST_SB_OUT_B1.I.3"],
          ["REG_T1_EAST_B1.in","MUX_SB_T1_EAST_SB_OUT_B1.O"],
          ["RMUX_T1_EAST_B1.I.0","MUX_SB_T1_EAST_SB_OUT_B1.O"],
          ["SB_T1_EAST_SB_OUT_B1_sel.O","MUX_SB_T1_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_NORTH_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T1_NORTH_SB_OUT_B1.I.3"],
          ["REG_T1_NORTH_B1.in","MUX_SB_T1_NORTH_SB_OUT_B1.O"],
          ["RMUX_T1_NORTH_B1.I.0","MUX_SB_T1_NORTH_SB_OUT_B1.O"],
          ["SB_T1_NORTH_SB_OUT_B1_sel.O","MUX_SB_T1_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","MUX_SB_T1_SOUTH_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T1_SOUTH_SB_OUT_B1.I.3"],
          ["REG_T1_SOUTH_B1.in","MUX_SB_T1_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T1_SOUTH_B1.I.0","MUX_SB_T1_SOUTH_SB_OUT_B1.O"],
          ["SB_T1_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T1_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","MUX_SB_T1_WEST_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T1_WEST_SB_OUT_B1.I.3"],
          ["REG_T1_WEST_B1.in","MUX_SB_T1_WEST_SB_OUT_B1.O"],
          ["RMUX_T1_WEST_B1.I.0","MUX_SB_T1_WEST_SB_OUT_B1.O"],
          ["SB_T1_WEST_SB_OUT_B1_sel.O","MUX_SB_T1_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_EAST_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T2_EAST_SB_OUT_B1.I.3"],
          ["REG_T2_EAST_B1.in","MUX_SB_T2_EAST_SB_OUT_B1.O"],
          ["RMUX_T2_EAST_B1.I.0","MUX_SB_T2_EAST_SB_OUT_B1.O"],
          ["SB_T2_EAST_SB_OUT_B1_sel.O","MUX_SB_T2_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_NORTH_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T2_NORTH_SB_OUT_B1.I.3"],
          ["REG_T2_NORTH_B1.in","MUX_SB_T2_NORTH_SB_OUT_B1.O"],
          ["RMUX_T2_NORTH_B1.I.0","MUX_SB_T2_NORTH_SB_OUT_B1.O"],
          ["SB_T2_NORTH_SB_OUT_B1_sel.O","MUX_SB_T2_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","MUX_SB_T2_SOUTH_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T2_SOUTH_SB_OUT_B1.I.3"],
          ["REG_T2_SOUTH_B1.in","MUX_SB_T2_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T2_SOUTH_B1.I.0","MUX_SB_T2_SOUTH_SB_OUT_B1.O"],
          ["SB_T2_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T2_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","MUX_SB_T2_WEST_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T2_WEST_SB_OUT_B1.I.3"],
          ["REG_T2_WEST_B1.in","MUX_SB_T2_WEST_SB_OUT_B1.O"],
          ["RMUX_T2_WEST_B1.I.0","MUX_SB_T2_WEST_SB_OUT_B1.O"],
          ["SB_T2_WEST_SB_OUT_B1_sel.O","MUX_SB_T2_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_EAST_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T3_EAST_SB_OUT_B1.I.3"],
          ["REG_T3_EAST_B1.in","MUX_SB_T3_EAST_SB_OUT_B1.O"],
          ["RMUX_T3_EAST_B1.I.0","MUX_SB_T3_EAST_SB_OUT_B1.O"],
          ["SB_T3_EAST_SB_OUT_B1_sel.O","MUX_SB_T3_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_NORTH_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T3_NORTH_SB_OUT_B1.I.3"],
          ["REG_T3_NORTH_B1.in","MUX_SB_T3_NORTH_SB_OUT_B1.O"],
          ["RMUX_T3_NORTH_B1.I.0","MUX_SB_T3_NORTH_SB_OUT_B1.O"],
          ["SB_T3_NORTH_SB_OUT_B1_sel.O","MUX_SB_T3_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","MUX_SB_T3_SOUTH_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T3_SOUTH_SB_OUT_B1.I.3"],
          ["REG_T3_SOUTH_B1.in","MUX_SB_T3_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T3_SOUTH_B1.I.0","MUX_SB_T3_SOUTH_SB_OUT_B1.O"],
          ["SB_T3_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T3_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","MUX_SB_T3_WEST_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T3_WEST_SB_OUT_B1.I.3"],
          ["REG_T3_WEST_B1.in","MUX_SB_T3_WEST_SB_OUT_B1.O"],
          ["RMUX_T3_WEST_B1.I.0","MUX_SB_T3_WEST_SB_OUT_B1.O"],
          ["SB_T3_WEST_SB_OUT_B1_sel.O","MUX_SB_T3_WEST_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_EAST_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T4_EAST_SB_OUT_B1.I.3"],
          ["REG_T4_EAST_B1.in","MUX_SB_T4_EAST_SB_OUT_B1.O"],
          ["RMUX_T4_EAST_B1.I.0","MUX_SB_T4_EAST_SB_OUT_B1.O"],
          ["SB_T4_EAST_SB_OUT_B1_sel.O","MUX_SB_T4_EAST_SB_OUT_B1.S"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_NORTH_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T4_NORTH_SB_OUT_B1.I.3"],
          ["REG_T4_NORTH_B1.in","MUX_SB_T4_NORTH_SB_OUT_B1.O"],
          ["RMUX_T4_NORTH_B1.I.0","MUX_SB_T4_NORTH_SB_OUT_B1.O"],
          ["SB_T4_NORTH_SB_OUT_B1_sel.O","MUX_SB_T4_NORTH_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","MUX_SB_T4_SOUTH_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T4_SOUTH_SB_OUT_B1.I.3"],
          ["REG_T4_SOUTH_B1.in","MUX_SB_T4_SOUTH_SB_OUT_B1.O"],
          ["RMUX_T4_SOUTH_B1.I.0","MUX_SB_T4_SOUTH_SB_OUT_B1.O"],
          ["SB_T4_SOUTH_SB_OUT_B1_sel.O","MUX_SB_T4_SOUTH_SB_OUT_B1.S"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.0"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.1"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","MUX_SB_T4_WEST_SB_OUT_B1.I.2"],
          ["self.valid_out","MUX_SB_T4_WEST_SB_OUT_B1.I.3"],
          ["REG_T4_WEST_B1.in","MUX_SB_T4_WEST_SB_OUT_B1.O"],
          ["RMUX_T4_WEST_B1.I.0","MUX_SB_T4_WEST_SB_OUT_B1.O"],
          ["SB_T4_WEST_SB_OUT_B1_sel.O","MUX_SB_T4_WEST_SB_OUT_B1.S"],
          ["ZextWrapper_1_32_inst0.O","MuxWrapper_40_32_inst0.I.0"],
          ["ZextWrapper_1_32_inst10.O","MuxWrapper_40_32_inst0.I.10"],
          ["ZextWrapper_1_32_inst11.O","MuxWrapper_40_32_inst0.I.11"],
          ["ZextWrapper_1_32_inst12.O","MuxWrapper_40_32_inst0.I.12"],
          ["ZextWrapper_1_32_inst13.O","MuxWrapper_40_32_inst0.I.13"],
          ["ZextWrapper_1_32_inst14.O","MuxWrapper_40_32_inst0.I.14"],
          ["ZextWrapper_1_32_inst15.O","MuxWrapper_40_32_inst0.I.15"],
          ["ZextWrapper_1_32_inst16.O","MuxWrapper_40_32_inst0.I.16"],
          ["ZextWrapper_1_32_inst17.O","MuxWrapper_40_32_inst0.I.17"],
          ["ZextWrapper_1_32_inst18.O","MuxWrapper_40_32_inst0.I.18"],
          ["ZextWrapper_1_32_inst19.O","MuxWrapper_40_32_inst0.I.19"],
          ["ZextWrapper_1_32_inst1.O","MuxWrapper_40_32_inst0.I.1"],
          ["ZextWrapper_2_32_inst0.O","MuxWrapper_40_32_inst0.I.20"],
          ["ZextWrapper_2_32_inst1.O","MuxWrapper_40_32_inst0.I.21"],
          ["ZextWrapper_2_32_inst2.O","MuxWrapper_40_32_inst0.I.22"],
          ["ZextWrapper_2_32_inst3.O","MuxWrapper_40_32_inst0.I.23"],
          ["ZextWrapper_2_32_inst4.O","MuxWrapper_40_32_inst0.I.24"],
          ["ZextWrapper_2_32_inst5.O","MuxWrapper_40_32_inst0.I.25"],
          ["ZextWrapper_2_32_inst6.O","MuxWrapper_40_32_inst0.I.26"],
          ["ZextWrapper_2_32_inst7.O","MuxWrapper_40_32_inst0.I.27"],
          ["ZextWrapper_2_32_inst8.O","MuxWrapper_40_32_inst0.I.28"],
          ["ZextWrapper_2_32_inst9.O","MuxWrapper_40_32_inst0.I.29"],
          ["ZextWrapper_1_32_inst2.O","MuxWrapper_40_32_inst0.I.2"],
          ["ZextWrapper_2_32_inst10.O","MuxWrapper_40_32_inst0.I.30"],
          ["ZextWrapper_2_32_inst11.O","MuxWrapper_40_32_inst0.I.31"],
          ["ZextWrapper_2_32_inst12.O","MuxWrapper_40_32_inst0.I.32"],
          ["ZextWrapper_2_32_inst13.O","MuxWrapper_40_32_inst0.I.33"],
          ["ZextWrapper_2_32_inst14.O","MuxWrapper_40_32_inst0.I.34"],
          ["ZextWrapper_2_32_inst15.O","MuxWrapper_40_32_inst0.I.35"],
          ["ZextWrapper_2_32_inst16.O","MuxWrapper_40_32_inst0.I.36"],
          ["ZextWrapper_2_32_inst17.O","MuxWrapper_40_32_inst0.I.37"],
          ["ZextWrapper_2_32_inst18.O","MuxWrapper_40_32_inst0.I.38"],
          ["ZextWrapper_2_32_inst19.O","MuxWrapper_40_32_inst0.I.39"],
          ["ZextWrapper_1_32_inst3.O","MuxWrapper_40_32_inst0.I.3"],
          ["ZextWrapper_1_32_inst4.O","MuxWrapper_40_32_inst0.I.4"],
          ["ZextWrapper_1_32_inst5.O","MuxWrapper_40_32_inst0.I.5"],
          ["ZextWrapper_1_32_inst6.O","MuxWrapper_40_32_inst0.I.6"],
          ["ZextWrapper_1_32_inst7.O","MuxWrapper_40_32_inst0.I.7"],
          ["ZextWrapper_1_32_inst8.O","MuxWrapper_40_32_inst0.I.8"],
          ["ZextWrapper_1_32_inst9.O","MuxWrapper_40_32_inst0.I.9"],
          ["self.read_config_data","MuxWrapper_40_32_inst0.O"],
          ["self.config.config_addr.0","MuxWrapper_40_32_inst0.S.0"],
          ["self.config.config_addr.1","MuxWrapper_40_32_inst0.S.1"],
          ["self.config.config_addr.2","MuxWrapper_40_32_inst0.S.2"],
          ["self.config.config_addr.3","MuxWrapper_40_32_inst0.S.3"],
          ["self.config.config_addr.4","MuxWrapper_40_32_inst0.S.4"],
          ["self.config.config_addr.5","MuxWrapper_40_32_inst0.S.5"],
          ["self.clk","REG_T0_EAST_B1.clk"],
          ["RMUX_T0_EAST_B1.I.1","REG_T0_EAST_B1.out"],
          ["self.clk","REG_T0_NORTH_B1.clk"],
          ["RMUX_T0_NORTH_B1.I.1","REG_T0_NORTH_B1.out"],
          ["self.clk","REG_T0_SOUTH_B1.clk"],
          ["RMUX_T0_SOUTH_B1.I.1","REG_T0_SOUTH_B1.out"],
          ["self.clk","REG_T0_WEST_B1.clk"],
          ["RMUX_T0_WEST_B1.I.1","REG_T0_WEST_B1.out"],
          ["self.clk","REG_T1_EAST_B1.clk"],
          ["RMUX_T1_EAST_B1.I.1","REG_T1_EAST_B1.out"],
          ["self.clk","REG_T1_NORTH_B1.clk"],
          ["RMUX_T1_NORTH_B1.I.1","REG_T1_NORTH_B1.out"],
          ["self.clk","REG_T1_SOUTH_B1.clk"],
          ["RMUX_T1_SOUTH_B1.I.1","REG_T1_SOUTH_B1.out"],
          ["self.clk","REG_T1_WEST_B1.clk"],
          ["RMUX_T1_WEST_B1.I.1","REG_T1_WEST_B1.out"],
          ["self.clk","REG_T2_EAST_B1.clk"],
          ["RMUX_T2_EAST_B1.I.1","REG_T2_EAST_B1.out"],
          ["self.clk","REG_T2_NORTH_B1.clk"],
          ["RMUX_T2_NORTH_B1.I.1","REG_T2_NORTH_B1.out"],
          ["self.clk","REG_T2_SOUTH_B1.clk"],
          ["RMUX_T2_SOUTH_B1.I.1","REG_T2_SOUTH_B1.out"],
          ["self.clk","REG_T2_WEST_B1.clk"],
          ["RMUX_T2_WEST_B1.I.1","REG_T2_WEST_B1.out"],
          ["self.clk","REG_T3_EAST_B1.clk"],
          ["RMUX_T3_EAST_B1.I.1","REG_T3_EAST_B1.out"],
          ["self.clk","REG_T3_NORTH_B1.clk"],
          ["RMUX_T3_NORTH_B1.I.1","REG_T3_NORTH_B1.out"],
          ["self.clk","REG_T3_SOUTH_B1.clk"],
          ["RMUX_T3_SOUTH_B1.I.1","REG_T3_SOUTH_B1.out"],
          ["self.clk","REG_T3_WEST_B1.clk"],
          ["RMUX_T3_WEST_B1.I.1","REG_T3_WEST_B1.out"],
          ["self.clk","REG_T4_EAST_B1.clk"],
          ["RMUX_T4_EAST_B1.I.1","REG_T4_EAST_B1.out"],
          ["self.clk","REG_T4_NORTH_B1.clk"],
          ["RMUX_T4_NORTH_B1.I.1","REG_T4_NORTH_B1.out"],
          ["self.clk","REG_T4_SOUTH_B1.clk"],
          ["RMUX_T4_SOUTH_B1.I.1","REG_T4_SOUTH_B1.out"],
          ["self.clk","REG_T4_WEST_B1.clk"],
          ["RMUX_T4_WEST_B1.I.1","REG_T4_WEST_B1.out"],
          ["self.SB_T0_EAST_SB_OUT_B1","RMUX_T0_EAST_B1.O"],
          ["RMUX_T0_EAST_B1_sel.O","RMUX_T0_EAST_B1.S"],
          ["ZextWrapper_1_32_inst0.I","RMUX_T0_EAST_B1_sel.O"],
          ["self.clk","RMUX_T0_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T0_EAST_B1_sel.reset"],
          ["self.SB_T0_NORTH_SB_OUT_B1","RMUX_T0_NORTH_B1.O"],
          ["RMUX_T0_NORTH_B1_sel.O","RMUX_T0_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst1.I","RMUX_T0_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T0_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T0_NORTH_B1_sel.reset"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","RMUX_T0_SOUTH_B1.O"],
          ["RMUX_T0_SOUTH_B1_sel.O","RMUX_T0_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst2.I","RMUX_T0_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T0_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T0_SOUTH_B1_sel.reset"],
          ["self.SB_T0_WEST_SB_OUT_B1","RMUX_T0_WEST_B1.O"],
          ["RMUX_T0_WEST_B1_sel.O","RMUX_T0_WEST_B1.S"],
          ["ZextWrapper_1_32_inst3.I","RMUX_T0_WEST_B1_sel.O"],
          ["self.clk","RMUX_T0_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T0_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T0_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T0_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T0_WEST_B1_sel.reset"],
          ["self.SB_T1_EAST_SB_OUT_B1","RMUX_T1_EAST_B1.O"],
          ["RMUX_T1_EAST_B1_sel.O","RMUX_T1_EAST_B1.S"],
          ["ZextWrapper_1_32_inst4.I","RMUX_T1_EAST_B1_sel.O"],
          ["self.clk","RMUX_T1_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T1_EAST_B1_sel.reset"],
          ["self.SB_T1_NORTH_SB_OUT_B1","RMUX_T1_NORTH_B1.O"],
          ["RMUX_T1_NORTH_B1_sel.O","RMUX_T1_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst5.I","RMUX_T1_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T1_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T1_NORTH_B1_sel.reset"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","RMUX_T1_SOUTH_B1.O"],
          ["RMUX_T1_SOUTH_B1_sel.O","RMUX_T1_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst6.I","RMUX_T1_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T1_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T1_SOUTH_B1_sel.reset"],
          ["self.SB_T1_WEST_SB_OUT_B1","RMUX_T1_WEST_B1.O"],
          ["RMUX_T1_WEST_B1_sel.O","RMUX_T1_WEST_B1.S"],
          ["ZextWrapper_1_32_inst7.I","RMUX_T1_WEST_B1_sel.O"],
          ["self.clk","RMUX_T1_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T1_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T1_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T1_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T1_WEST_B1_sel.reset"],
          ["self.SB_T2_EAST_SB_OUT_B1","RMUX_T2_EAST_B1.O"],
          ["RMUX_T2_EAST_B1_sel.O","RMUX_T2_EAST_B1.S"],
          ["ZextWrapper_1_32_inst8.I","RMUX_T2_EAST_B1_sel.O"],
          ["self.clk","RMUX_T2_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T2_EAST_B1_sel.reset"],
          ["self.SB_T2_NORTH_SB_OUT_B1","RMUX_T2_NORTH_B1.O"],
          ["RMUX_T2_NORTH_B1_sel.O","RMUX_T2_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst9.I","RMUX_T2_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T2_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T2_NORTH_B1_sel.reset"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","RMUX_T2_SOUTH_B1.O"],
          ["RMUX_T2_SOUTH_B1_sel.O","RMUX_T2_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst10.I","RMUX_T2_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T2_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T2_SOUTH_B1_sel.reset"],
          ["self.SB_T2_WEST_SB_OUT_B1","RMUX_T2_WEST_B1.O"],
          ["RMUX_T2_WEST_B1_sel.O","RMUX_T2_WEST_B1.S"],
          ["ZextWrapper_1_32_inst11.I","RMUX_T2_WEST_B1_sel.O"],
          ["self.clk","RMUX_T2_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T2_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T2_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T2_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T2_WEST_B1_sel.reset"],
          ["self.SB_T3_EAST_SB_OUT_B1","RMUX_T3_EAST_B1.O"],
          ["RMUX_T3_EAST_B1_sel.O","RMUX_T3_EAST_B1.S"],
          ["ZextWrapper_1_32_inst12.I","RMUX_T3_EAST_B1_sel.O"],
          ["self.clk","RMUX_T3_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T3_EAST_B1_sel.reset"],
          ["self.SB_T3_NORTH_SB_OUT_B1","RMUX_T3_NORTH_B1.O"],
          ["RMUX_T3_NORTH_B1_sel.O","RMUX_T3_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst13.I","RMUX_T3_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T3_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T3_NORTH_B1_sel.reset"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","RMUX_T3_SOUTH_B1.O"],
          ["RMUX_T3_SOUTH_B1_sel.O","RMUX_T3_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst14.I","RMUX_T3_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T3_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T3_SOUTH_B1_sel.reset"],
          ["self.SB_T3_WEST_SB_OUT_B1","RMUX_T3_WEST_B1.O"],
          ["RMUX_T3_WEST_B1_sel.O","RMUX_T3_WEST_B1.S"],
          ["ZextWrapper_1_32_inst15.I","RMUX_T3_WEST_B1_sel.O"],
          ["self.clk","RMUX_T3_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T3_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T3_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T3_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T3_WEST_B1_sel.reset"],
          ["self.SB_T4_EAST_SB_OUT_B1","RMUX_T4_EAST_B1.O"],
          ["RMUX_T4_EAST_B1_sel.O","RMUX_T4_EAST_B1.S"],
          ["ZextWrapper_1_32_inst16.I","RMUX_T4_EAST_B1_sel.O"],
          ["self.clk","RMUX_T4_EAST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_EAST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_EAST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_EAST_B1_sel.config_en"],
          ["self.reset","RMUX_T4_EAST_B1_sel.reset"],
          ["self.SB_T4_NORTH_SB_OUT_B1","RMUX_T4_NORTH_B1.O"],
          ["RMUX_T4_NORTH_B1_sel.O","RMUX_T4_NORTH_B1.S"],
          ["ZextWrapper_1_32_inst17.I","RMUX_T4_NORTH_B1_sel.O"],
          ["self.clk","RMUX_T4_NORTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_NORTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_NORTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_NORTH_B1_sel.config_en"],
          ["self.reset","RMUX_T4_NORTH_B1_sel.reset"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","RMUX_T4_SOUTH_B1.O"],
          ["RMUX_T4_SOUTH_B1_sel.O","RMUX_T4_SOUTH_B1.S"],
          ["ZextWrapper_1_32_inst18.I","RMUX_T4_SOUTH_B1_sel.O"],
          ["self.clk","RMUX_T4_SOUTH_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_SOUTH_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_SOUTH_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_SOUTH_B1_sel.config_en"],
          ["self.reset","RMUX_T4_SOUTH_B1_sel.reset"],
          ["self.SB_T4_WEST_SB_OUT_B1","RMUX_T4_WEST_B1.O"],
          ["RMUX_T4_WEST_B1_sel.O","RMUX_T4_WEST_B1.S"],
          ["ZextWrapper_1_32_inst19.I","RMUX_T4_WEST_B1_sel.O"],
          ["self.clk","RMUX_T4_WEST_B1_sel.clk"],
          ["self.config.config_addr","RMUX_T4_WEST_B1_sel.config_addr"],
          ["self.config.config_data","RMUX_T4_WEST_B1_sel.config_data"],
          ["self.config.write.0","RMUX_T4_WEST_B1_sel.config_en"],
          ["self.reset","RMUX_T4_WEST_B1_sel.reset"],
          ["ZextWrapper_2_32_inst0.I","SB_T0_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst1.I","SB_T0_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst2.I","SB_T0_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst3.I","SB_T0_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T0_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T0_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T0_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T0_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T0_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst4.I","SB_T1_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst5.I","SB_T1_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst6.I","SB_T1_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst7.I","SB_T1_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T1_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T1_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T1_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T1_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T1_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst8.I","SB_T2_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst9.I","SB_T2_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst10.I","SB_T2_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst11.I","SB_T2_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T2_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T2_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T2_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T2_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T2_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst12.I","SB_T3_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst13.I","SB_T3_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst14.I","SB_T3_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst15.I","SB_T3_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T3_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T3_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T3_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T3_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T3_WEST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst16.I","SB_T4_EAST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_EAST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_EAST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_EAST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_EAST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_EAST_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst17.I","SB_T4_NORTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_NORTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_NORTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_NORTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_NORTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_NORTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst18.I","SB_T4_SOUTH_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_SOUTH_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_SOUTH_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_SOUTH_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_SOUTH_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_SOUTH_SB_OUT_B1_sel.reset"],
          ["ZextWrapper_2_32_inst19.I","SB_T4_WEST_SB_OUT_B1_sel.O"],
          ["self.clk","SB_T4_WEST_SB_OUT_B1_sel.clk"],
          ["self.config.config_addr","SB_T4_WEST_SB_OUT_B1_sel.config_addr"],
          ["self.config.config_data","SB_T4_WEST_SB_OUT_B1_sel.config_data"],
          ["self.config.write.0","SB_T4_WEST_SB_OUT_B1_sel.config_en"],
          ["self.reset","SB_T4_WEST_SB_OUT_B1_sel.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"]
        ]
      },
      "Sub16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Add16_cin_inst0":{
            "modref":"global.Add16_cin"
          },
          "Invert16_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",16]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["bit_const_1_None.out","Add16_cin_inst0.CIN"],
          ["self.I0","Add16_cin_inst0.I0"],
          ["Invert16_inst0.out","Add16_cin_inst0.I1"],
          ["self.O","Add16_cin_inst0.O"],
          ["self.I1","Invert16_inst0.in"]
        ]
      },
      "Sub8":{
        "type":["Record",[
          ["I0",["Array",8,"BitIn"]],
          ["I1",["Array",8,"BitIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "Add8_cin_inst0":{
            "modref":"global.Add8_cin"
          },
          "Invert8_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",8]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["bit_const_1_None.out","Add8_cin_inst0.CIN"],
          ["self.I0","Add8_cin_inst0.I0"],
          ["Invert8_inst0.out","Add8_cin_inst0.I1"],
          ["self.O","Add8_cin_inst0.O"],
          ["self.I1","Invert8_inst0.in"]
        ]
      },
      "Sub8_unq1":{
        "type":["Record",[
          ["I0",["Array",8,"BitIn"]],
          ["I1",["Array",8,"BitIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "Add8_cin_inst0":{
            "modref":"global.Add8_cin"
          },
          "Invert8_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",8]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["bit_const_1_None.out","Add8_cin_inst0.CIN"],
          ["self.I0","Add8_cin_inst0.I0"],
          ["Invert8_inst0.out","Add8_cin_inst0.I1"],
          ["self.O","Add8_cin_inst0.O"],
          ["self.I1","Invert8_inst0.in"]
        ]
      },
      "Tile_MemCore":{
        "type":["Record",[
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["tile_id",["Array",16,"BitIn"]],
          ["stall",["Array",4,"BitIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["config",["Record",[["config_addr",["Array",32,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["clk",["Named","coreir.clkIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["config_out",["Record",[["config_addr",["Array",32,"Bit"]],["config_data",["Array",32,"Bit"]],["read",["Array",1,"Bit"]],["write",["Array",1,"Bit"]]]]],
          ["clk_out",["Named","coreir.clk"]],
          ["reset_out",["Named","coreir.arst"]],
          ["stall_out",["Array",4,"Bit"]],
          ["read_config_data_in",["Array",32,"BitIn"]]
        ]],
        "instances":{
          "CB_addr_in":{
            "modref":"global.CB_addr_in"
          },
          "CB_data_in":{
            "modref":"global.CB_data_in"
          },
          "CB_flush":{
            "modref":"global.CB_flush"
          },
          "CB_ren_in":{
            "modref":"global.CB_ren_in"
          },
          "CB_switch_db":{
            "modref":"global.CB_switch_db"
          },
          "CB_wen_in":{
            "modref":"global.CB_wen_in"
          },
          "DECODE_FEATURE_0":{
            "modref":"global.Decode08"
          },
          "DECODE_FEATURE_1":{
            "modref":"global.Decode18"
          },
          "DECODE_FEATURE_10":{
            "modref":"global.Decode108"
          },
          "DECODE_FEATURE_11":{
            "modref":"global.Decode118"
          },
          "DECODE_FEATURE_12":{
            "modref":"global.Decode128"
          },
          "DECODE_FEATURE_13":{
            "modref":"global.Decode138"
          },
          "DECODE_FEATURE_14":{
            "modref":"global.Decode148"
          },
          "DECODE_FEATURE_15":{
            "modref":"global.Decode158"
          },
          "DECODE_FEATURE_16":{
            "modref":"global.Decode168"
          },
          "DECODE_FEATURE_2":{
            "modref":"global.Decode28"
          },
          "DECODE_FEATURE_3":{
            "modref":"global.Decode38"
          },
          "DECODE_FEATURE_4":{
            "modref":"global.Decode48"
          },
          "DECODE_FEATURE_5":{
            "modref":"global.Decode58"
          },
          "DECODE_FEATURE_6":{
            "modref":"global.Decode68"
          },
          "DECODE_FEATURE_7":{
            "modref":"global.Decode78"
          },
          "DECODE_FEATURE_8":{
            "modref":"global.Decode88"
          },
          "DECODE_FEATURE_9":{
            "modref":"global.Decode98"
          },
          "FEATURE_AND_0":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_1":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_10":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_11":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_12":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_13":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_14":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_15":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_16":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_2":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_3":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_4":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_5":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_6":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_7":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_8":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_9":{
            "modref":"corebit.and"
          },
          "MemCore_inst0":{
            "modref":"global.MemCore"
          },
          "PowerDomainConfigReg_inst0":{
            "modref":"global.PowerDomainConfigReg"
          },
          "SB_ID0_5TRACKS_B16_data_out":{
            "modref":"global.SB_ID0_5TRACKS_B16_data_out"
          },
          "SB_ID0_5TRACKS_B1_valid_out":{
            "modref":"global.SB_ID0_5TRACKS_B1_valid_out"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "and_inst1":{
            "modref":"corebit.and"
          },
          "coreir_eq_16_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "read_config_data_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",32]}
          },
          "read_data_mux":{
            "modref":"global.MuxWithDefaultWrapper_17_32_8_0"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_addr_in.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_addr_in.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_addr_in.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_addr_in.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_addr_in.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_addr_in.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_addr_in.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_addr_in.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_addr_in.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_addr_in.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_addr_in.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_addr_in.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_addr_in.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_addr_in.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_addr_in.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_addr_in.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_addr_in.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_addr_in.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_addr_in.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_addr_in.I.9"],
          ["MemCore_inst0.addr_in","CB_addr_in.O"],
          ["self.clk","CB_addr_in.clk"],
          ["self.config.config_addr.24","CB_addr_in.config.config_addr.0"],
          ["self.config.config_addr.25","CB_addr_in.config.config_addr.1"],
          ["self.config.config_addr.26","CB_addr_in.config.config_addr.2"],
          ["self.config.config_addr.27","CB_addr_in.config.config_addr.3"],
          ["self.config.config_addr.28","CB_addr_in.config.config_addr.4"],
          ["self.config.config_addr.29","CB_addr_in.config.config_addr.5"],
          ["self.config.config_addr.30","CB_addr_in.config.config_addr.6"],
          ["self.config.config_addr.31","CB_addr_in.config.config_addr.7"],
          ["self.config.config_data","CB_addr_in.config.config_data"],
          ["self.config.read","CB_addr_in.config.read"],
          ["FEATURE_AND_8.out","CB_addr_in.config.write.0"],
          ["read_data_mux.I.8","CB_addr_in.read_config_data"],
          ["self.reset","CB_addr_in.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data_in.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data_in.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data_in.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data_in.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data_in.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data_in.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data_in.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data_in.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data_in.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data_in.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data_in.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data_in.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data_in.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data_in.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data_in.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data_in.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data_in.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data_in.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data_in.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data_in.I.9"],
          ["MemCore_inst0.data_in","CB_data_in.O"],
          ["self.clk","CB_data_in.clk"],
          ["self.config.config_addr.24","CB_data_in.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data_in.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data_in.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data_in.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data_in.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data_in.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data_in.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data_in.config.config_addr.7"],
          ["self.config.config_data","CB_data_in.config.config_data"],
          ["self.config.read","CB_data_in.config.read"],
          ["FEATURE_AND_9.out","CB_data_in.config.write.0"],
          ["read_data_mux.I.9","CB_data_in.read_config_data"],
          ["self.reset","CB_data_in.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_flush.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_flush.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_flush.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_flush.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_flush.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_flush.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_flush.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_flush.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_flush.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_flush.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_flush.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_flush.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_flush.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_flush.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_flush.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_flush.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_flush.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_flush.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_flush.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_flush.I.9"],
          ["MemCore_inst0.flush","CB_flush.O"],
          ["self.clk","CB_flush.clk"],
          ["self.config.config_addr.24","CB_flush.config.config_addr.0"],
          ["self.config.config_addr.25","CB_flush.config.config_addr.1"],
          ["self.config.config_addr.26","CB_flush.config.config_addr.2"],
          ["self.config.config_addr.27","CB_flush.config.config_addr.3"],
          ["self.config.config_addr.28","CB_flush.config.config_addr.4"],
          ["self.config.config_addr.29","CB_flush.config.config_addr.5"],
          ["self.config.config_addr.30","CB_flush.config.config_addr.6"],
          ["self.config.config_addr.31","CB_flush.config.config_addr.7"],
          ["self.config.config_data","CB_flush.config.config_data"],
          ["self.config.read","CB_flush.config.read"],
          ["FEATURE_AND_10.out","CB_flush.config.write.0"],
          ["read_data_mux.I.10","CB_flush.read_config_data"],
          ["self.reset","CB_flush.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_ren_in.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_ren_in.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_ren_in.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_ren_in.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_ren_in.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_ren_in.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_ren_in.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_ren_in.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_ren_in.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_ren_in.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_ren_in.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_ren_in.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_ren_in.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_ren_in.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_ren_in.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_ren_in.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_ren_in.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_ren_in.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_ren_in.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_ren_in.I.9"],
          ["MemCore_inst0.ren_in","CB_ren_in.O"],
          ["self.clk","CB_ren_in.clk"],
          ["self.config.config_addr.24","CB_ren_in.config.config_addr.0"],
          ["self.config.config_addr.25","CB_ren_in.config.config_addr.1"],
          ["self.config.config_addr.26","CB_ren_in.config.config_addr.2"],
          ["self.config.config_addr.27","CB_ren_in.config.config_addr.3"],
          ["self.config.config_addr.28","CB_ren_in.config.config_addr.4"],
          ["self.config.config_addr.29","CB_ren_in.config.config_addr.5"],
          ["self.config.config_addr.30","CB_ren_in.config.config_addr.6"],
          ["self.config.config_addr.31","CB_ren_in.config.config_addr.7"],
          ["self.config.config_data","CB_ren_in.config.config_data"],
          ["self.config.read","CB_ren_in.config.read"],
          ["FEATURE_AND_11.out","CB_ren_in.config.write.0"],
          ["read_data_mux.I.11","CB_ren_in.read_config_data"],
          ["self.reset","CB_ren_in.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_switch_db.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_switch_db.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_switch_db.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_switch_db.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_switch_db.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_switch_db.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_switch_db.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_switch_db.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_switch_db.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_switch_db.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_switch_db.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_switch_db.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_switch_db.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_switch_db.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_switch_db.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_switch_db.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_switch_db.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_switch_db.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_switch_db.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_switch_db.I.9"],
          ["MemCore_inst0.switch_db","CB_switch_db.O"],
          ["self.clk","CB_switch_db.clk"],
          ["self.config.config_addr.24","CB_switch_db.config.config_addr.0"],
          ["self.config.config_addr.25","CB_switch_db.config.config_addr.1"],
          ["self.config.config_addr.26","CB_switch_db.config.config_addr.2"],
          ["self.config.config_addr.27","CB_switch_db.config.config_addr.3"],
          ["self.config.config_addr.28","CB_switch_db.config.config_addr.4"],
          ["self.config.config_addr.29","CB_switch_db.config.config_addr.5"],
          ["self.config.config_addr.30","CB_switch_db.config.config_addr.6"],
          ["self.config.config_addr.31","CB_switch_db.config.config_addr.7"],
          ["self.config.config_data","CB_switch_db.config.config_data"],
          ["self.config.read","CB_switch_db.config.read"],
          ["FEATURE_AND_12.out","CB_switch_db.config.write.0"],
          ["read_data_mux.I.12","CB_switch_db.read_config_data"],
          ["self.reset","CB_switch_db.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_wen_in.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_wen_in.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_wen_in.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_wen_in.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_wen_in.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_wen_in.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_wen_in.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_wen_in.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_wen_in.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_wen_in.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_wen_in.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_wen_in.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_wen_in.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_wen_in.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_wen_in.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_wen_in.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_wen_in.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_wen_in.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_wen_in.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_wen_in.I.9"],
          ["MemCore_inst0.wen_in","CB_wen_in.O"],
          ["self.clk","CB_wen_in.clk"],
          ["self.config.config_addr.24","CB_wen_in.config.config_addr.0"],
          ["self.config.config_addr.25","CB_wen_in.config.config_addr.1"],
          ["self.config.config_addr.26","CB_wen_in.config.config_addr.2"],
          ["self.config.config_addr.27","CB_wen_in.config.config_addr.3"],
          ["self.config.config_addr.28","CB_wen_in.config.config_addr.4"],
          ["self.config.config_addr.29","CB_wen_in.config.config_addr.5"],
          ["self.config.config_addr.30","CB_wen_in.config.config_addr.6"],
          ["self.config.config_addr.31","CB_wen_in.config.config_addr.7"],
          ["self.config.config_data","CB_wen_in.config.config_data"],
          ["self.config.read","CB_wen_in.config.read"],
          ["FEATURE_AND_13.out","CB_wen_in.config.write.0"],
          ["read_data_mux.I.13","CB_wen_in.read_config_data"],
          ["self.reset","CB_wen_in.reset"],
          ["self.config.config_addr.16","DECODE_FEATURE_0.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_0.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_0.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_0.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_0.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_0.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_0.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_0.I.7"],
          ["FEATURE_AND_0.in0","DECODE_FEATURE_0.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_1.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_1.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_1.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_1.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_1.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_1.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_1.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_1.I.7"],
          ["FEATURE_AND_1.in0","DECODE_FEATURE_1.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_10.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_10.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_10.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_10.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_10.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_10.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_10.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_10.I.7"],
          ["FEATURE_AND_10.in0","DECODE_FEATURE_10.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_11.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_11.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_11.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_11.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_11.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_11.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_11.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_11.I.7"],
          ["FEATURE_AND_11.in0","DECODE_FEATURE_11.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_12.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_12.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_12.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_12.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_12.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_12.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_12.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_12.I.7"],
          ["FEATURE_AND_12.in0","DECODE_FEATURE_12.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_13.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_13.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_13.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_13.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_13.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_13.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_13.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_13.I.7"],
          ["FEATURE_AND_13.in0","DECODE_FEATURE_13.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_14.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_14.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_14.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_14.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_14.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_14.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_14.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_14.I.7"],
          ["FEATURE_AND_14.in0","DECODE_FEATURE_14.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_15.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_15.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_15.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_15.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_15.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_15.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_15.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_15.I.7"],
          ["FEATURE_AND_15.in0","DECODE_FEATURE_15.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_16.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_16.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_16.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_16.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_16.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_16.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_16.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_16.I.7"],
          ["FEATURE_AND_16.in0","DECODE_FEATURE_16.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_2.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_2.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_2.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_2.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_2.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_2.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_2.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_2.I.7"],
          ["FEATURE_AND_2.in0","DECODE_FEATURE_2.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_3.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_3.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_3.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_3.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_3.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_3.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_3.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_3.I.7"],
          ["FEATURE_AND_3.in0","DECODE_FEATURE_3.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_4.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_4.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_4.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_4.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_4.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_4.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_4.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_4.I.7"],
          ["FEATURE_AND_4.in0","DECODE_FEATURE_4.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_5.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_5.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_5.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_5.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_5.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_5.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_5.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_5.I.7"],
          ["FEATURE_AND_5.in0","DECODE_FEATURE_5.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_6.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_6.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_6.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_6.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_6.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_6.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_6.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_6.I.7"],
          ["FEATURE_AND_6.in0","DECODE_FEATURE_6.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_7.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_7.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_7.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_7.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_7.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_7.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_7.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_7.I.7"],
          ["FEATURE_AND_7.in0","DECODE_FEATURE_7.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_8.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_8.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_8.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_8.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_8.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_8.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_8.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_8.I.7"],
          ["FEATURE_AND_8.in0","DECODE_FEATURE_8.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_9.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_9.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_9.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_9.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_9.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_9.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_9.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_9.I.7"],
          ["FEATURE_AND_9.in0","DECODE_FEATURE_9.O"],
          ["and_inst1.out","FEATURE_AND_0.in1"],
          ["MemCore_inst0.config_0.write.0","FEATURE_AND_0.out"],
          ["and_inst1.out","FEATURE_AND_1.in1"],
          ["MemCore_inst0.config_1.write.0","FEATURE_AND_1.out"],
          ["and_inst1.out","FEATURE_AND_10.in1"],
          ["and_inst1.out","FEATURE_AND_11.in1"],
          ["and_inst1.out","FEATURE_AND_12.in1"],
          ["and_inst1.out","FEATURE_AND_13.in1"],
          ["and_inst1.out","FEATURE_AND_14.in1"],
          ["SB_ID0_5TRACKS_B1_valid_out.config.write.0","FEATURE_AND_14.out"],
          ["and_inst1.out","FEATURE_AND_15.in1"],
          ["SB_ID0_5TRACKS_B16_data_out.config.write.0","FEATURE_AND_15.out"],
          ["and_inst1.out","FEATURE_AND_16.in1"],
          ["PowerDomainConfigReg_inst0.config.write.0","FEATURE_AND_16.out"],
          ["and_inst1.out","FEATURE_AND_2.in1"],
          ["MemCore_inst0.config_2.write.0","FEATURE_AND_2.out"],
          ["and_inst1.out","FEATURE_AND_3.in1"],
          ["MemCore_inst0.config_3.write.0","FEATURE_AND_3.out"],
          ["and_inst1.out","FEATURE_AND_4.in1"],
          ["MemCore_inst0.config_4.write.0","FEATURE_AND_4.out"],
          ["and_inst1.out","FEATURE_AND_5.in1"],
          ["MemCore_inst0.config_5.write.0","FEATURE_AND_5.out"],
          ["and_inst1.out","FEATURE_AND_6.in1"],
          ["MemCore_inst0.config_6.write.0","FEATURE_AND_6.out"],
          ["and_inst1.out","FEATURE_AND_7.in1"],
          ["MemCore_inst0.config_7.write.0","FEATURE_AND_7.out"],
          ["and_inst1.out","FEATURE_AND_8.in1"],
          ["and_inst1.out","FEATURE_AND_9.in1"],
          ["self.clk","MemCore_inst0.clk"],
          ["self.clk","MemCore_inst0.clk_in"],
          ["self.config.config_addr.24","MemCore_inst0.config_0.config_addr.0"],
          ["self.config.config_addr.25","MemCore_inst0.config_0.config_addr.1"],
          ["self.config.config_addr.26","MemCore_inst0.config_0.config_addr.2"],
          ["self.config.config_addr.27","MemCore_inst0.config_0.config_addr.3"],
          ["self.config.config_addr.28","MemCore_inst0.config_0.config_addr.4"],
          ["self.config.config_addr.29","MemCore_inst0.config_0.config_addr.5"],
          ["self.config.config_addr.30","MemCore_inst0.config_0.config_addr.6"],
          ["self.config.config_addr.31","MemCore_inst0.config_0.config_addr.7"],
          ["self.config.config_data","MemCore_inst0.config_0.config_data"],
          ["self.config.read","MemCore_inst0.config_0.read"],
          ["self.config.config_addr.24","MemCore_inst0.config_1.config_addr.0"],
          ["self.config.config_addr.25","MemCore_inst0.config_1.config_addr.1"],
          ["self.config.config_addr.26","MemCore_inst0.config_1.config_addr.2"],
          ["self.config.config_addr.27","MemCore_inst0.config_1.config_addr.3"],
          ["self.config.config_addr.28","MemCore_inst0.config_1.config_addr.4"],
          ["self.config.config_addr.29","MemCore_inst0.config_1.config_addr.5"],
          ["self.config.config_addr.30","MemCore_inst0.config_1.config_addr.6"],
          ["self.config.config_addr.31","MemCore_inst0.config_1.config_addr.7"],
          ["self.config.config_data","MemCore_inst0.config_1.config_data"],
          ["self.config.read","MemCore_inst0.config_1.read"],
          ["self.config.config_addr.24","MemCore_inst0.config_2.config_addr.0"],
          ["self.config.config_addr.25","MemCore_inst0.config_2.config_addr.1"],
          ["self.config.config_addr.26","MemCore_inst0.config_2.config_addr.2"],
          ["self.config.config_addr.27","MemCore_inst0.config_2.config_addr.3"],
          ["self.config.config_addr.28","MemCore_inst0.config_2.config_addr.4"],
          ["self.config.config_addr.29","MemCore_inst0.config_2.config_addr.5"],
          ["self.config.config_addr.30","MemCore_inst0.config_2.config_addr.6"],
          ["self.config.config_addr.31","MemCore_inst0.config_2.config_addr.7"],
          ["self.config.config_data","MemCore_inst0.config_2.config_data"],
          ["self.config.read","MemCore_inst0.config_2.read"],
          ["self.config.config_addr.24","MemCore_inst0.config_3.config_addr.0"],
          ["self.config.config_addr.25","MemCore_inst0.config_3.config_addr.1"],
          ["self.config.config_addr.26","MemCore_inst0.config_3.config_addr.2"],
          ["self.config.config_addr.27","MemCore_inst0.config_3.config_addr.3"],
          ["self.config.config_addr.28","MemCore_inst0.config_3.config_addr.4"],
          ["self.config.config_addr.29","MemCore_inst0.config_3.config_addr.5"],
          ["self.config.config_addr.30","MemCore_inst0.config_3.config_addr.6"],
          ["self.config.config_addr.31","MemCore_inst0.config_3.config_addr.7"],
          ["self.config.config_data","MemCore_inst0.config_3.config_data"],
          ["self.config.read","MemCore_inst0.config_3.read"],
          ["self.config.config_addr.24","MemCore_inst0.config_4.config_addr.0"],
          ["self.config.config_addr.25","MemCore_inst0.config_4.config_addr.1"],
          ["self.config.config_addr.26","MemCore_inst0.config_4.config_addr.2"],
          ["self.config.config_addr.27","MemCore_inst0.config_4.config_addr.3"],
          ["self.config.config_addr.28","MemCore_inst0.config_4.config_addr.4"],
          ["self.config.config_addr.29","MemCore_inst0.config_4.config_addr.5"],
          ["self.config.config_addr.30","MemCore_inst0.config_4.config_addr.6"],
          ["self.config.config_addr.31","MemCore_inst0.config_4.config_addr.7"],
          ["self.config.config_data","MemCore_inst0.config_4.config_data"],
          ["self.config.read","MemCore_inst0.config_4.read"],
          ["self.config.config_addr.24","MemCore_inst0.config_5.config_addr.0"],
          ["self.config.config_addr.25","MemCore_inst0.config_5.config_addr.1"],
          ["self.config.config_addr.26","MemCore_inst0.config_5.config_addr.2"],
          ["self.config.config_addr.27","MemCore_inst0.config_5.config_addr.3"],
          ["self.config.config_addr.28","MemCore_inst0.config_5.config_addr.4"],
          ["self.config.config_addr.29","MemCore_inst0.config_5.config_addr.5"],
          ["self.config.config_addr.30","MemCore_inst0.config_5.config_addr.6"],
          ["self.config.config_addr.31","MemCore_inst0.config_5.config_addr.7"],
          ["self.config.config_data","MemCore_inst0.config_5.config_data"],
          ["self.config.read","MemCore_inst0.config_5.read"],
          ["self.config.config_addr.24","MemCore_inst0.config_6.config_addr.0"],
          ["self.config.config_addr.25","MemCore_inst0.config_6.config_addr.1"],
          ["self.config.config_addr.26","MemCore_inst0.config_6.config_addr.2"],
          ["self.config.config_addr.27","MemCore_inst0.config_6.config_addr.3"],
          ["self.config.config_addr.28","MemCore_inst0.config_6.config_addr.4"],
          ["self.config.config_addr.29","MemCore_inst0.config_6.config_addr.5"],
          ["self.config.config_addr.30","MemCore_inst0.config_6.config_addr.6"],
          ["self.config.config_addr.31","MemCore_inst0.config_6.config_addr.7"],
          ["self.config.config_data","MemCore_inst0.config_6.config_data"],
          ["self.config.read","MemCore_inst0.config_6.read"],
          ["self.config.config_addr.24","MemCore_inst0.config_7.config_addr.0"],
          ["self.config.config_addr.25","MemCore_inst0.config_7.config_addr.1"],
          ["self.config.config_addr.26","MemCore_inst0.config_7.config_addr.2"],
          ["self.config.config_addr.27","MemCore_inst0.config_7.config_addr.3"],
          ["self.config.config_addr.28","MemCore_inst0.config_7.config_addr.4"],
          ["self.config.config_addr.29","MemCore_inst0.config_7.config_addr.5"],
          ["self.config.config_addr.30","MemCore_inst0.config_7.config_addr.6"],
          ["self.config.config_addr.31","MemCore_inst0.config_7.config_addr.7"],
          ["self.config.config_data","MemCore_inst0.config_7.config_data"],
          ["self.config.read","MemCore_inst0.config_7.read"],
          ["SB_ID0_5TRACKS_B16_data_out.data_out","MemCore_inst0.data_out"],
          ["read_data_mux.I.0","MemCore_inst0.read_config_data_0"],
          ["read_data_mux.I.1","MemCore_inst0.read_config_data_1"],
          ["read_data_mux.I.2","MemCore_inst0.read_config_data_2"],
          ["read_data_mux.I.3","MemCore_inst0.read_config_data_3"],
          ["read_data_mux.I.4","MemCore_inst0.read_config_data_4"],
          ["read_data_mux.I.5","MemCore_inst0.read_config_data_5"],
          ["read_data_mux.I.6","MemCore_inst0.read_config_data_6"],
          ["read_data_mux.I.7","MemCore_inst0.read_config_data_7"],
          ["self.reset","MemCore_inst0.reset"],
          ["self.stall","MemCore_inst0.stall"],
          ["SB_ID0_5TRACKS_B1_valid_out.valid_out","MemCore_inst0.valid_out"],
          ["self.clk","PowerDomainConfigReg_inst0.clk"],
          ["self.config.config_addr.24","PowerDomainConfigReg_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PowerDomainConfigReg_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PowerDomainConfigReg_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PowerDomainConfigReg_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PowerDomainConfigReg_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PowerDomainConfigReg_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PowerDomainConfigReg_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PowerDomainConfigReg_inst0.config.config_addr.7"],
          ["self.config.config_data","PowerDomainConfigReg_inst0.config.config_data"],
          ["self.config.read","PowerDomainConfigReg_inst0.config.read"],
          ["read_data_mux.I.16","PowerDomainConfigReg_inst0.read_config_data"],
          ["self.reset","PowerDomainConfigReg_inst0.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T0_EAST_SB_IN_B16"],
          ["self.SB_T0_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T0_EAST_SB_OUT_B16"],
          ["self.SB_T0_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T0_NORTH_SB_IN_B16"],
          ["self.SB_T0_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T0_NORTH_SB_OUT_B16"],
          ["self.SB_T0_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T0_SOUTH_SB_IN_B16"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T0_SOUTH_SB_OUT_B16"],
          ["self.SB_T0_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T0_WEST_SB_IN_B16"],
          ["self.SB_T0_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T0_WEST_SB_OUT_B16"],
          ["self.SB_T1_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T1_EAST_SB_IN_B16"],
          ["self.SB_T1_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T1_EAST_SB_OUT_B16"],
          ["self.SB_T1_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T1_NORTH_SB_IN_B16"],
          ["self.SB_T1_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T1_NORTH_SB_OUT_B16"],
          ["self.SB_T1_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T1_SOUTH_SB_IN_B16"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T1_SOUTH_SB_OUT_B16"],
          ["self.SB_T1_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T1_WEST_SB_IN_B16"],
          ["self.SB_T1_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T1_WEST_SB_OUT_B16"],
          ["self.SB_T2_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T2_EAST_SB_IN_B16"],
          ["self.SB_T2_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T2_EAST_SB_OUT_B16"],
          ["self.SB_T2_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T2_NORTH_SB_IN_B16"],
          ["self.SB_T2_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T2_NORTH_SB_OUT_B16"],
          ["self.SB_T2_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T2_SOUTH_SB_IN_B16"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T2_SOUTH_SB_OUT_B16"],
          ["self.SB_T2_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T2_WEST_SB_IN_B16"],
          ["self.SB_T2_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T2_WEST_SB_OUT_B16"],
          ["self.SB_T3_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T3_EAST_SB_IN_B16"],
          ["self.SB_T3_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T3_EAST_SB_OUT_B16"],
          ["self.SB_T3_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T3_NORTH_SB_IN_B16"],
          ["self.SB_T3_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T3_NORTH_SB_OUT_B16"],
          ["self.SB_T3_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T3_SOUTH_SB_IN_B16"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T3_SOUTH_SB_OUT_B16"],
          ["self.SB_T3_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T3_WEST_SB_IN_B16"],
          ["self.SB_T3_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T3_WEST_SB_OUT_B16"],
          ["self.SB_T4_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T4_EAST_SB_IN_B16"],
          ["self.SB_T4_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T4_EAST_SB_OUT_B16"],
          ["self.SB_T4_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T4_NORTH_SB_IN_B16"],
          ["self.SB_T4_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T4_NORTH_SB_OUT_B16"],
          ["self.SB_T4_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T4_SOUTH_SB_IN_B16"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T4_SOUTH_SB_OUT_B16"],
          ["self.SB_T4_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_data_out.SB_T4_WEST_SB_IN_B16"],
          ["self.SB_T4_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_data_out.SB_T4_WEST_SB_OUT_B16"],
          ["self.clk","SB_ID0_5TRACKS_B16_data_out.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B16_data_out.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B16_data_out.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B16_data_out.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B16_data_out.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B16_data_out.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B16_data_out.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B16_data_out.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B16_data_out.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B16_data_out.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B16_data_out.config.read"],
          ["read_data_mux.I.15","SB_ID0_5TRACKS_B16_data_out.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B16_data_out.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T0_EAST_SB_IN_B1"],
          ["self.SB_T0_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T0_EAST_SB_OUT_B1"],
          ["self.SB_T0_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T0_NORTH_SB_IN_B1"],
          ["self.SB_T0_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T0_NORTH_SB_OUT_B1"],
          ["self.SB_T0_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T0_SOUTH_SB_IN_B1"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T0_SOUTH_SB_OUT_B1"],
          ["self.SB_T0_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T0_WEST_SB_IN_B1"],
          ["self.SB_T0_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T0_WEST_SB_OUT_B1"],
          ["self.SB_T1_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T1_EAST_SB_IN_B1"],
          ["self.SB_T1_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T1_EAST_SB_OUT_B1"],
          ["self.SB_T1_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T1_NORTH_SB_IN_B1"],
          ["self.SB_T1_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T1_NORTH_SB_OUT_B1"],
          ["self.SB_T1_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T1_SOUTH_SB_IN_B1"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T1_SOUTH_SB_OUT_B1"],
          ["self.SB_T1_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T1_WEST_SB_IN_B1"],
          ["self.SB_T1_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T1_WEST_SB_OUT_B1"],
          ["self.SB_T2_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T2_EAST_SB_IN_B1"],
          ["self.SB_T2_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T2_EAST_SB_OUT_B1"],
          ["self.SB_T2_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T2_NORTH_SB_IN_B1"],
          ["self.SB_T2_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T2_NORTH_SB_OUT_B1"],
          ["self.SB_T2_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T2_SOUTH_SB_IN_B1"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T2_SOUTH_SB_OUT_B1"],
          ["self.SB_T2_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T2_WEST_SB_IN_B1"],
          ["self.SB_T2_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T2_WEST_SB_OUT_B1"],
          ["self.SB_T3_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T3_EAST_SB_IN_B1"],
          ["self.SB_T3_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T3_EAST_SB_OUT_B1"],
          ["self.SB_T3_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T3_NORTH_SB_IN_B1"],
          ["self.SB_T3_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T3_NORTH_SB_OUT_B1"],
          ["self.SB_T3_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T3_SOUTH_SB_IN_B1"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T3_SOUTH_SB_OUT_B1"],
          ["self.SB_T3_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T3_WEST_SB_IN_B1"],
          ["self.SB_T3_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T3_WEST_SB_OUT_B1"],
          ["self.SB_T4_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T4_EAST_SB_IN_B1"],
          ["self.SB_T4_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T4_EAST_SB_OUT_B1"],
          ["self.SB_T4_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T4_NORTH_SB_IN_B1"],
          ["self.SB_T4_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T4_NORTH_SB_OUT_B1"],
          ["self.SB_T4_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T4_SOUTH_SB_IN_B1"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T4_SOUTH_SB_OUT_B1"],
          ["self.SB_T4_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T4_WEST_SB_IN_B1"],
          ["self.SB_T4_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_valid_out.SB_T4_WEST_SB_OUT_B1"],
          ["self.clk","SB_ID0_5TRACKS_B1_valid_out.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B1_valid_out.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B1_valid_out.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B1_valid_out.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B1_valid_out.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B1_valid_out.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B1_valid_out.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B1_valid_out.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B1_valid_out.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B1_valid_out.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B1_valid_out.config.read"],
          ["read_data_mux.I.14","SB_ID0_5TRACKS_B1_valid_out.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B1_valid_out.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"],
          ["coreir_eq_16_inst0.out","and_inst0.in0"],
          ["self.config.read.0","and_inst0.in1"],
          ["read_data_mux.EN.0","and_inst0.out"],
          ["coreir_eq_16_inst0.out","and_inst1.in0"],
          ["self.config.write.0","and_inst1.in1"],
          ["self.tile_id","coreir_eq_16_inst0.in0"],
          ["self.config.config_addr.0","coreir_eq_16_inst0.in1.0"],
          ["self.config.config_addr.10","coreir_eq_16_inst0.in1.10"],
          ["self.config.config_addr.11","coreir_eq_16_inst0.in1.11"],
          ["self.config.config_addr.12","coreir_eq_16_inst0.in1.12"],
          ["self.config.config_addr.13","coreir_eq_16_inst0.in1.13"],
          ["self.config.config_addr.14","coreir_eq_16_inst0.in1.14"],
          ["self.config.config_addr.15","coreir_eq_16_inst0.in1.15"],
          ["self.config.config_addr.1","coreir_eq_16_inst0.in1.1"],
          ["self.config.config_addr.2","coreir_eq_16_inst0.in1.2"],
          ["self.config.config_addr.3","coreir_eq_16_inst0.in1.3"],
          ["self.config.config_addr.4","coreir_eq_16_inst0.in1.4"],
          ["self.config.config_addr.5","coreir_eq_16_inst0.in1.5"],
          ["self.config.config_addr.6","coreir_eq_16_inst0.in1.6"],
          ["self.config.config_addr.7","coreir_eq_16_inst0.in1.7"],
          ["self.config.config_addr.8","coreir_eq_16_inst0.in1.8"],
          ["self.config.config_addr.9","coreir_eq_16_inst0.in1.9"],
          ["read_data_mux.O","read_config_data_or_inst0.in0"],
          ["self.read_config_data_in","read_config_data_or_inst0.in1"],
          ["self.read_config_data","read_config_data_or_inst0.out"],
          ["self.config.config_addr.16","read_data_mux.S.0"],
          ["self.config.config_addr.17","read_data_mux.S.1"],
          ["self.config.config_addr.18","read_data_mux.S.2"],
          ["self.config.config_addr.19","read_data_mux.S.3"],
          ["self.config.config_addr.20","read_data_mux.S.4"],
          ["self.config.config_addr.21","read_data_mux.S.5"],
          ["self.config.config_addr.22","read_data_mux.S.6"],
          ["self.config.config_addr.23","read_data_mux.S.7"],
          ["self.clk_out","self.clk"],
          ["self.config_out","self.config"],
          ["self.reset_out","self.reset"],
          ["self.stall_out","self.stall"]
        ]
      },
      "Tile_PE":{
        "type":["Record",[
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["tile_id",["Array",16,"BitIn"]],
          ["stall",["Array",4,"BitIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["config",["Record",[["config_addr",["Array",32,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["clk",["Named","coreir.clkIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["config_out",["Record",[["config_addr",["Array",32,"Bit"]],["config_data",["Array",32,"Bit"]],["read",["Array",1,"Bit"]],["write",["Array",1,"Bit"]]]]],
          ["clk_out",["Named","coreir.clk"]],
          ["reset_out",["Named","coreir.arst"]],
          ["stall_out",["Array",4,"Bit"]],
          ["read_config_data_in",["Array",32,"BitIn"]]
        ]],
        "instances":{
          "CB_bit0":{
            "modref":"global.CB_bit0"
          },
          "CB_bit1":{
            "modref":"global.CB_bit1"
          },
          "CB_bit2":{
            "modref":"global.CB_bit2"
          },
          "CB_data0":{
            "modref":"global.CB_data0"
          },
          "CB_data1":{
            "modref":"global.CB_data1"
          },
          "DECODE_FEATURE_0":{
            "modref":"global.Decode08"
          },
          "DECODE_FEATURE_1":{
            "modref":"global.Decode18"
          },
          "DECODE_FEATURE_2":{
            "modref":"global.Decode28"
          },
          "DECODE_FEATURE_3":{
            "modref":"global.Decode38"
          },
          "DECODE_FEATURE_4":{
            "modref":"global.Decode48"
          },
          "DECODE_FEATURE_5":{
            "modref":"global.Decode58"
          },
          "DECODE_FEATURE_6":{
            "modref":"global.Decode68"
          },
          "DECODE_FEATURE_7":{
            "modref":"global.Decode78"
          },
          "DECODE_FEATURE_8":{
            "modref":"global.Decode88"
          },
          "FEATURE_AND_0":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_1":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_2":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_3":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_4":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_5":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_6":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_7":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_8":{
            "modref":"corebit.and"
          },
          "PE_inst0":{
            "modref":"global.PE_unq1"
          },
          "PowerDomainConfigReg_inst0":{
            "modref":"global.PowerDomainConfigReg"
          },
          "SB_ID0_5TRACKS_B16_alu_res":{
            "modref":"global.SB_ID0_5TRACKS_B16_alu_res"
          },
          "SB_ID0_5TRACKS_B1_irq_res_p":{
            "modref":"global.SB_ID0_5TRACKS_B1_irq_res_p"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "and_inst1":{
            "modref":"corebit.and"
          },
          "coreir_eq_16_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "read_config_data_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",32]}
          },
          "read_data_mux":{
            "modref":"global.MuxWithDefaultWrapper_9_32_8_0"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit0.I.9"],
          ["PE_inst0.bit0","CB_bit0.O"],
          ["self.clk","CB_bit0.clk"],
          ["self.config.config_addr.24","CB_bit0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit0.config.config_addr.7"],
          ["self.config.config_data","CB_bit0.config.config_data"],
          ["self.config.read","CB_bit0.config.read"],
          ["FEATURE_AND_1.out","CB_bit0.config.write.0"],
          ["read_data_mux.I.1","CB_bit0.read_config_data"],
          ["self.reset","CB_bit0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit1.I.9"],
          ["PE_inst0.bit1","CB_bit1.O"],
          ["self.clk","CB_bit1.clk"],
          ["self.config.config_addr.24","CB_bit1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit1.config.config_addr.7"],
          ["self.config.config_data","CB_bit1.config.config_data"],
          ["self.config.read","CB_bit1.config.read"],
          ["FEATURE_AND_2.out","CB_bit1.config.write.0"],
          ["read_data_mux.I.2","CB_bit1.read_config_data"],
          ["self.reset","CB_bit1.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit2.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit2.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit2.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit2.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit2.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit2.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit2.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit2.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit2.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit2.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit2.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit2.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit2.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit2.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit2.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit2.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit2.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit2.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit2.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit2.I.9"],
          ["PE_inst0.bit2","CB_bit2.O"],
          ["self.clk","CB_bit2.clk"],
          ["self.config.config_addr.24","CB_bit2.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit2.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit2.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit2.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit2.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit2.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit2.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit2.config.config_addr.7"],
          ["self.config.config_data","CB_bit2.config.config_data"],
          ["self.config.read","CB_bit2.config.read"],
          ["FEATURE_AND_3.out","CB_bit2.config.write.0"],
          ["read_data_mux.I.3","CB_bit2.read_config_data"],
          ["self.reset","CB_bit2.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data0.I.9"],
          ["PE_inst0.data0","CB_data0.O"],
          ["self.clk","CB_data0.clk"],
          ["self.config.config_addr.24","CB_data0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data0.config.config_addr.7"],
          ["self.config.config_data","CB_data0.config.config_data"],
          ["self.config.read","CB_data0.config.read"],
          ["FEATURE_AND_4.out","CB_data0.config.write.0"],
          ["read_data_mux.I.4","CB_data0.read_config_data"],
          ["self.reset","CB_data0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data1.I.9"],
          ["PE_inst0.data1","CB_data1.O"],
          ["self.clk","CB_data1.clk"],
          ["self.config.config_addr.24","CB_data1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data1.config.config_addr.7"],
          ["self.config.config_data","CB_data1.config.config_data"],
          ["self.config.read","CB_data1.config.read"],
          ["FEATURE_AND_5.out","CB_data1.config.write.0"],
          ["read_data_mux.I.5","CB_data1.read_config_data"],
          ["self.reset","CB_data1.reset"],
          ["self.config.config_addr.16","DECODE_FEATURE_0.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_0.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_0.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_0.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_0.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_0.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_0.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_0.I.7"],
          ["FEATURE_AND_0.in0","DECODE_FEATURE_0.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_1.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_1.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_1.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_1.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_1.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_1.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_1.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_1.I.7"],
          ["FEATURE_AND_1.in0","DECODE_FEATURE_1.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_2.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_2.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_2.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_2.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_2.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_2.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_2.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_2.I.7"],
          ["FEATURE_AND_2.in0","DECODE_FEATURE_2.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_3.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_3.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_3.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_3.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_3.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_3.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_3.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_3.I.7"],
          ["FEATURE_AND_3.in0","DECODE_FEATURE_3.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_4.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_4.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_4.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_4.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_4.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_4.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_4.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_4.I.7"],
          ["FEATURE_AND_4.in0","DECODE_FEATURE_4.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_5.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_5.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_5.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_5.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_5.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_5.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_5.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_5.I.7"],
          ["FEATURE_AND_5.in0","DECODE_FEATURE_5.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_6.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_6.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_6.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_6.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_6.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_6.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_6.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_6.I.7"],
          ["FEATURE_AND_6.in0","DECODE_FEATURE_6.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_7.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_7.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_7.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_7.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_7.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_7.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_7.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_7.I.7"],
          ["FEATURE_AND_7.in0","DECODE_FEATURE_7.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_8.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_8.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_8.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_8.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_8.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_8.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_8.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_8.I.7"],
          ["FEATURE_AND_8.in0","DECODE_FEATURE_8.O"],
          ["and_inst1.out","FEATURE_AND_0.in1"],
          ["PE_inst0.config.write.0","FEATURE_AND_0.out"],
          ["and_inst1.out","FEATURE_AND_1.in1"],
          ["and_inst1.out","FEATURE_AND_2.in1"],
          ["and_inst1.out","FEATURE_AND_3.in1"],
          ["and_inst1.out","FEATURE_AND_4.in1"],
          ["and_inst1.out","FEATURE_AND_5.in1"],
          ["and_inst1.out","FEATURE_AND_6.in1"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.config.write.0","FEATURE_AND_6.out"],
          ["and_inst1.out","FEATURE_AND_7.in1"],
          ["SB_ID0_5TRACKS_B16_alu_res.config.write.0","FEATURE_AND_7.out"],
          ["and_inst1.out","FEATURE_AND_8.in1"],
          ["PowerDomainConfigReg_inst0.config.write.0","FEATURE_AND_8.out"],
          ["SB_ID0_5TRACKS_B16_alu_res.alu_res","PE_inst0.alu_res"],
          ["self.clk","PE_inst0.clk"],
          ["self.config.config_addr.24","PE_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PE_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PE_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PE_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PE_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PE_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PE_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PE_inst0.config.config_addr.7"],
          ["self.config.config_data","PE_inst0.config.config_data"],
          ["self.config.read","PE_inst0.config.read"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.irq","PE_inst0.irq"],
          ["read_data_mux.I.0","PE_inst0.read_config_data"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.res_p","PE_inst0.res_p"],
          ["self.reset","PE_inst0.reset"],
          ["self.clk","PowerDomainConfigReg_inst0.clk"],
          ["self.config.config_addr.24","PowerDomainConfigReg_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PowerDomainConfigReg_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PowerDomainConfigReg_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PowerDomainConfigReg_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PowerDomainConfigReg_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PowerDomainConfigReg_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PowerDomainConfigReg_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PowerDomainConfigReg_inst0.config.config_addr.7"],
          ["self.config.config_data","PowerDomainConfigReg_inst0.config.config_data"],
          ["self.config.read","PowerDomainConfigReg_inst0.config.read"],
          ["read_data_mux.I.8","PowerDomainConfigReg_inst0.read_config_data"],
          ["self.reset","PowerDomainConfigReg_inst0.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_IN_B16"],
          ["self.SB_T0_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_OUT_B16"],
          ["self.SB_T0_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_IN_B16"],
          ["self.SB_T0_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_OUT_B16"],
          ["self.SB_T0_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_IN_B16"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_OUT_B16"],
          ["self.SB_T0_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_IN_B16"],
          ["self.SB_T0_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_OUT_B16"],
          ["self.SB_T1_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_IN_B16"],
          ["self.SB_T1_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_OUT_B16"],
          ["self.SB_T1_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_IN_B16"],
          ["self.SB_T1_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_OUT_B16"],
          ["self.SB_T1_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_IN_B16"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_OUT_B16"],
          ["self.SB_T1_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_IN_B16"],
          ["self.SB_T1_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_OUT_B16"],
          ["self.SB_T2_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_IN_B16"],
          ["self.SB_T2_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_OUT_B16"],
          ["self.SB_T2_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_IN_B16"],
          ["self.SB_T2_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_OUT_B16"],
          ["self.SB_T2_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_IN_B16"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_OUT_B16"],
          ["self.SB_T2_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_IN_B16"],
          ["self.SB_T2_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_OUT_B16"],
          ["self.SB_T3_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_IN_B16"],
          ["self.SB_T3_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_OUT_B16"],
          ["self.SB_T3_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_IN_B16"],
          ["self.SB_T3_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_OUT_B16"],
          ["self.SB_T3_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_IN_B16"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_OUT_B16"],
          ["self.SB_T3_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_IN_B16"],
          ["self.SB_T3_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_OUT_B16"],
          ["self.SB_T4_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_IN_B16"],
          ["self.SB_T4_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_OUT_B16"],
          ["self.SB_T4_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_IN_B16"],
          ["self.SB_T4_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_OUT_B16"],
          ["self.SB_T4_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_IN_B16"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_OUT_B16"],
          ["self.SB_T4_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_IN_B16"],
          ["self.SB_T4_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_OUT_B16"],
          ["self.clk","SB_ID0_5TRACKS_B16_alu_res.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B16_alu_res.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B16_alu_res.config.read"],
          ["read_data_mux.I.7","SB_ID0_5TRACKS_B16_alu_res.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B16_alu_res.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_IN_B1"],
          ["self.SB_T0_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_OUT_B1"],
          ["self.SB_T0_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_IN_B1"],
          ["self.SB_T0_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_OUT_B1"],
          ["self.SB_T0_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_IN_B1"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_OUT_B1"],
          ["self.SB_T0_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_IN_B1"],
          ["self.SB_T0_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_OUT_B1"],
          ["self.SB_T1_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_IN_B1"],
          ["self.SB_T1_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_OUT_B1"],
          ["self.SB_T1_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_IN_B1"],
          ["self.SB_T1_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_OUT_B1"],
          ["self.SB_T1_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_IN_B1"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_OUT_B1"],
          ["self.SB_T1_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_IN_B1"],
          ["self.SB_T1_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_OUT_B1"],
          ["self.SB_T2_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_IN_B1"],
          ["self.SB_T2_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_OUT_B1"],
          ["self.SB_T2_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_IN_B1"],
          ["self.SB_T2_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_OUT_B1"],
          ["self.SB_T2_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_IN_B1"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_OUT_B1"],
          ["self.SB_T2_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_IN_B1"],
          ["self.SB_T2_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_OUT_B1"],
          ["self.SB_T3_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_IN_B1"],
          ["self.SB_T3_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_OUT_B1"],
          ["self.SB_T3_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_IN_B1"],
          ["self.SB_T3_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_OUT_B1"],
          ["self.SB_T3_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_IN_B1"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_OUT_B1"],
          ["self.SB_T3_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_IN_B1"],
          ["self.SB_T3_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_OUT_B1"],
          ["self.SB_T4_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_IN_B1"],
          ["self.SB_T4_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_OUT_B1"],
          ["self.SB_T4_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_IN_B1"],
          ["self.SB_T4_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_OUT_B1"],
          ["self.SB_T4_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_IN_B1"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_OUT_B1"],
          ["self.SB_T4_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_IN_B1"],
          ["self.SB_T4_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_OUT_B1"],
          ["self.clk","SB_ID0_5TRACKS_B1_irq_res_p.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B1_irq_res_p.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B1_irq_res_p.config.read"],
          ["read_data_mux.I.6","SB_ID0_5TRACKS_B1_irq_res_p.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B1_irq_res_p.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"],
          ["coreir_eq_16_inst0.out","and_inst0.in0"],
          ["self.config.read.0","and_inst0.in1"],
          ["read_data_mux.EN.0","and_inst0.out"],
          ["coreir_eq_16_inst0.out","and_inst1.in0"],
          ["self.config.write.0","and_inst1.in1"],
          ["self.tile_id","coreir_eq_16_inst0.in0"],
          ["self.config.config_addr.0","coreir_eq_16_inst0.in1.0"],
          ["self.config.config_addr.10","coreir_eq_16_inst0.in1.10"],
          ["self.config.config_addr.11","coreir_eq_16_inst0.in1.11"],
          ["self.config.config_addr.12","coreir_eq_16_inst0.in1.12"],
          ["self.config.config_addr.13","coreir_eq_16_inst0.in1.13"],
          ["self.config.config_addr.14","coreir_eq_16_inst0.in1.14"],
          ["self.config.config_addr.15","coreir_eq_16_inst0.in1.15"],
          ["self.config.config_addr.1","coreir_eq_16_inst0.in1.1"],
          ["self.config.config_addr.2","coreir_eq_16_inst0.in1.2"],
          ["self.config.config_addr.3","coreir_eq_16_inst0.in1.3"],
          ["self.config.config_addr.4","coreir_eq_16_inst0.in1.4"],
          ["self.config.config_addr.5","coreir_eq_16_inst0.in1.5"],
          ["self.config.config_addr.6","coreir_eq_16_inst0.in1.6"],
          ["self.config.config_addr.7","coreir_eq_16_inst0.in1.7"],
          ["self.config.config_addr.8","coreir_eq_16_inst0.in1.8"],
          ["self.config.config_addr.9","coreir_eq_16_inst0.in1.9"],
          ["read_data_mux.O","read_config_data_or_inst0.in0"],
          ["self.read_config_data_in","read_config_data_or_inst0.in1"],
          ["self.read_config_data","read_config_data_or_inst0.out"],
          ["self.config.config_addr.16","read_data_mux.S.0"],
          ["self.config.config_addr.17","read_data_mux.S.1"],
          ["self.config.config_addr.18","read_data_mux.S.2"],
          ["self.config.config_addr.19","read_data_mux.S.3"],
          ["self.config.config_addr.20","read_data_mux.S.4"],
          ["self.config.config_addr.21","read_data_mux.S.5"],
          ["self.config.config_addr.22","read_data_mux.S.6"],
          ["self.config.config_addr.23","read_data_mux.S.7"],
          ["self.clk_out","self.clk"],
          ["self.config_out","self.config"],
          ["self.reset_out","self.reset"],
          ["self.stall_out","self.stall"]
        ]
      },
      "Tile_PE_unq1":{
        "type":["Record",[
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["tile_id",["Array",16,"BitIn"]],
          ["stall",["Array",4,"BitIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["config",["Record",[["config_addr",["Array",32,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["clk",["Named","coreir.clkIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["config_out",["Record",[["config_addr",["Array",32,"Bit"]],["config_data",["Array",32,"Bit"]],["read",["Array",1,"Bit"]],["write",["Array",1,"Bit"]]]]],
          ["clk_out",["Named","coreir.clk"]],
          ["reset_out",["Named","coreir.arst"]],
          ["stall_out",["Array",4,"Bit"]],
          ["read_config_data_in",["Array",32,"BitIn"]]
        ]],
        "instances":{
          "CB_bit0":{
            "modref":"global.CB_bit0"
          },
          "CB_bit1":{
            "modref":"global.CB_bit1"
          },
          "CB_bit2":{
            "modref":"global.CB_bit2"
          },
          "CB_data0":{
            "modref":"global.CB_data0"
          },
          "CB_data1":{
            "modref":"global.CB_data1"
          },
          "DECODE_FEATURE_0":{
            "modref":"global.Decode08"
          },
          "DECODE_FEATURE_1":{
            "modref":"global.Decode18"
          },
          "DECODE_FEATURE_2":{
            "modref":"global.Decode28"
          },
          "DECODE_FEATURE_3":{
            "modref":"global.Decode38"
          },
          "DECODE_FEATURE_4":{
            "modref":"global.Decode48"
          },
          "DECODE_FEATURE_5":{
            "modref":"global.Decode58"
          },
          "DECODE_FEATURE_6":{
            "modref":"global.Decode68"
          },
          "DECODE_FEATURE_7":{
            "modref":"global.Decode78"
          },
          "DECODE_FEATURE_8":{
            "modref":"global.Decode88"
          },
          "FEATURE_AND_0":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_1":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_2":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_3":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_4":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_5":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_6":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_7":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_8":{
            "modref":"corebit.and"
          },
          "PE_inst0":{
            "modref":"global.PE_unq1"
          },
          "PowerDomainConfigReg_inst0":{
            "modref":"global.PowerDomainConfigReg"
          },
          "SB_ID0_5TRACKS_B16_alu_res":{
            "modref":"global.SB_ID0_5TRACKS_B16_alu_res_unq1"
          },
          "SB_ID0_5TRACKS_B1_irq_res_p":{
            "modref":"global.SB_ID0_5TRACKS_B1_irq_res_p_unq1"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "and_inst1":{
            "modref":"corebit.and"
          },
          "coreir_eq_16_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "read_config_data_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",32]}
          },
          "read_data_mux":{
            "modref":"global.MuxWithDefaultWrapper_9_32_8_0"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit0.I.9"],
          ["PE_inst0.bit0","CB_bit0.O"],
          ["self.clk","CB_bit0.clk"],
          ["self.config.config_addr.24","CB_bit0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit0.config.config_addr.7"],
          ["self.config.config_data","CB_bit0.config.config_data"],
          ["self.config.read","CB_bit0.config.read"],
          ["FEATURE_AND_1.out","CB_bit0.config.write.0"],
          ["read_data_mux.I.1","CB_bit0.read_config_data"],
          ["self.reset","CB_bit0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit1.I.9"],
          ["PE_inst0.bit1","CB_bit1.O"],
          ["self.clk","CB_bit1.clk"],
          ["self.config.config_addr.24","CB_bit1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit1.config.config_addr.7"],
          ["self.config.config_data","CB_bit1.config.config_data"],
          ["self.config.read","CB_bit1.config.read"],
          ["FEATURE_AND_2.out","CB_bit1.config.write.0"],
          ["read_data_mux.I.2","CB_bit1.read_config_data"],
          ["self.reset","CB_bit1.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit2.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit2.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit2.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit2.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit2.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit2.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit2.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit2.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit2.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit2.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit2.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit2.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit2.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit2.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit2.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit2.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit2.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit2.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit2.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit2.I.9"],
          ["PE_inst0.bit2","CB_bit2.O"],
          ["self.clk","CB_bit2.clk"],
          ["self.config.config_addr.24","CB_bit2.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit2.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit2.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit2.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit2.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit2.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit2.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit2.config.config_addr.7"],
          ["self.config.config_data","CB_bit2.config.config_data"],
          ["self.config.read","CB_bit2.config.read"],
          ["FEATURE_AND_3.out","CB_bit2.config.write.0"],
          ["read_data_mux.I.3","CB_bit2.read_config_data"],
          ["self.reset","CB_bit2.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data0.I.9"],
          ["PE_inst0.data0","CB_data0.O"],
          ["self.clk","CB_data0.clk"],
          ["self.config.config_addr.24","CB_data0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data0.config.config_addr.7"],
          ["self.config.config_data","CB_data0.config.config_data"],
          ["self.config.read","CB_data0.config.read"],
          ["FEATURE_AND_4.out","CB_data0.config.write.0"],
          ["read_data_mux.I.4","CB_data0.read_config_data"],
          ["self.reset","CB_data0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data1.I.9"],
          ["PE_inst0.data1","CB_data1.O"],
          ["self.clk","CB_data1.clk"],
          ["self.config.config_addr.24","CB_data1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data1.config.config_addr.7"],
          ["self.config.config_data","CB_data1.config.config_data"],
          ["self.config.read","CB_data1.config.read"],
          ["FEATURE_AND_5.out","CB_data1.config.write.0"],
          ["read_data_mux.I.5","CB_data1.read_config_data"],
          ["self.reset","CB_data1.reset"],
          ["self.config.config_addr.16","DECODE_FEATURE_0.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_0.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_0.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_0.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_0.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_0.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_0.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_0.I.7"],
          ["FEATURE_AND_0.in0","DECODE_FEATURE_0.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_1.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_1.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_1.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_1.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_1.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_1.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_1.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_1.I.7"],
          ["FEATURE_AND_1.in0","DECODE_FEATURE_1.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_2.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_2.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_2.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_2.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_2.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_2.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_2.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_2.I.7"],
          ["FEATURE_AND_2.in0","DECODE_FEATURE_2.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_3.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_3.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_3.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_3.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_3.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_3.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_3.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_3.I.7"],
          ["FEATURE_AND_3.in0","DECODE_FEATURE_3.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_4.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_4.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_4.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_4.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_4.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_4.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_4.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_4.I.7"],
          ["FEATURE_AND_4.in0","DECODE_FEATURE_4.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_5.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_5.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_5.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_5.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_5.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_5.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_5.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_5.I.7"],
          ["FEATURE_AND_5.in0","DECODE_FEATURE_5.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_6.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_6.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_6.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_6.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_6.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_6.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_6.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_6.I.7"],
          ["FEATURE_AND_6.in0","DECODE_FEATURE_6.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_7.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_7.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_7.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_7.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_7.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_7.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_7.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_7.I.7"],
          ["FEATURE_AND_7.in0","DECODE_FEATURE_7.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_8.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_8.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_8.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_8.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_8.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_8.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_8.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_8.I.7"],
          ["FEATURE_AND_8.in0","DECODE_FEATURE_8.O"],
          ["and_inst1.out","FEATURE_AND_0.in1"],
          ["PE_inst0.config.write.0","FEATURE_AND_0.out"],
          ["and_inst1.out","FEATURE_AND_1.in1"],
          ["and_inst1.out","FEATURE_AND_2.in1"],
          ["and_inst1.out","FEATURE_AND_3.in1"],
          ["and_inst1.out","FEATURE_AND_4.in1"],
          ["and_inst1.out","FEATURE_AND_5.in1"],
          ["and_inst1.out","FEATURE_AND_6.in1"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.config.write.0","FEATURE_AND_6.out"],
          ["and_inst1.out","FEATURE_AND_7.in1"],
          ["SB_ID0_5TRACKS_B16_alu_res.config.write.0","FEATURE_AND_7.out"],
          ["and_inst1.out","FEATURE_AND_8.in1"],
          ["PowerDomainConfigReg_inst0.config.write.0","FEATURE_AND_8.out"],
          ["SB_ID0_5TRACKS_B16_alu_res.alu_res","PE_inst0.alu_res"],
          ["self.clk","PE_inst0.clk"],
          ["self.config.config_addr.24","PE_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PE_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PE_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PE_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PE_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PE_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PE_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PE_inst0.config.config_addr.7"],
          ["self.config.config_data","PE_inst0.config.config_data"],
          ["self.config.read","PE_inst0.config.read"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.irq","PE_inst0.irq"],
          ["read_data_mux.I.0","PE_inst0.read_config_data"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.res_p","PE_inst0.res_p"],
          ["self.reset","PE_inst0.reset"],
          ["self.clk","PowerDomainConfigReg_inst0.clk"],
          ["self.config.config_addr.24","PowerDomainConfigReg_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PowerDomainConfigReg_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PowerDomainConfigReg_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PowerDomainConfigReg_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PowerDomainConfigReg_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PowerDomainConfigReg_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PowerDomainConfigReg_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PowerDomainConfigReg_inst0.config.config_addr.7"],
          ["self.config.config_data","PowerDomainConfigReg_inst0.config.config_data"],
          ["self.config.read","PowerDomainConfigReg_inst0.config.read"],
          ["read_data_mux.I.8","PowerDomainConfigReg_inst0.read_config_data"],
          ["self.reset","PowerDomainConfigReg_inst0.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_IN_B16"],
          ["self.SB_T0_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_OUT_B16"],
          ["self.SB_T0_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_IN_B16"],
          ["self.SB_T0_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_OUT_B16"],
          ["self.SB_T0_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_IN_B16"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_OUT_B16"],
          ["self.SB_T0_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_IN_B16"],
          ["self.SB_T0_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_OUT_B16"],
          ["self.SB_T1_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_IN_B16"],
          ["self.SB_T1_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_OUT_B16"],
          ["self.SB_T1_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_IN_B16"],
          ["self.SB_T1_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_OUT_B16"],
          ["self.SB_T1_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_IN_B16"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_OUT_B16"],
          ["self.SB_T1_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_IN_B16"],
          ["self.SB_T1_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_OUT_B16"],
          ["self.SB_T2_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_IN_B16"],
          ["self.SB_T2_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_OUT_B16"],
          ["self.SB_T2_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_IN_B16"],
          ["self.SB_T2_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_OUT_B16"],
          ["self.SB_T2_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_IN_B16"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_OUT_B16"],
          ["self.SB_T2_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_IN_B16"],
          ["self.SB_T2_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_OUT_B16"],
          ["self.SB_T3_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_IN_B16"],
          ["self.SB_T3_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_OUT_B16"],
          ["self.SB_T3_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_IN_B16"],
          ["self.SB_T3_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_OUT_B16"],
          ["self.SB_T3_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_IN_B16"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_OUT_B16"],
          ["self.SB_T3_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_IN_B16"],
          ["self.SB_T3_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_OUT_B16"],
          ["self.SB_T4_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_IN_B16"],
          ["self.SB_T4_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_OUT_B16"],
          ["self.SB_T4_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_IN_B16"],
          ["self.SB_T4_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_OUT_B16"],
          ["self.SB_T4_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_IN_B16"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_OUT_B16"],
          ["self.SB_T4_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_IN_B16"],
          ["self.SB_T4_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_OUT_B16"],
          ["self.clk","SB_ID0_5TRACKS_B16_alu_res.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B16_alu_res.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B16_alu_res.config.read"],
          ["read_data_mux.I.7","SB_ID0_5TRACKS_B16_alu_res.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B16_alu_res.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_IN_B1"],
          ["self.SB_T0_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_OUT_B1"],
          ["self.SB_T0_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_IN_B1"],
          ["self.SB_T0_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_OUT_B1"],
          ["self.SB_T0_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_IN_B1"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_OUT_B1"],
          ["self.SB_T0_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_IN_B1"],
          ["self.SB_T0_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_OUT_B1"],
          ["self.SB_T1_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_IN_B1"],
          ["self.SB_T1_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_OUT_B1"],
          ["self.SB_T1_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_IN_B1"],
          ["self.SB_T1_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_OUT_B1"],
          ["self.SB_T1_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_IN_B1"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_OUT_B1"],
          ["self.SB_T1_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_IN_B1"],
          ["self.SB_T1_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_OUT_B1"],
          ["self.SB_T2_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_IN_B1"],
          ["self.SB_T2_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_OUT_B1"],
          ["self.SB_T2_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_IN_B1"],
          ["self.SB_T2_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_OUT_B1"],
          ["self.SB_T2_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_IN_B1"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_OUT_B1"],
          ["self.SB_T2_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_IN_B1"],
          ["self.SB_T2_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_OUT_B1"],
          ["self.SB_T3_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_IN_B1"],
          ["self.SB_T3_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_OUT_B1"],
          ["self.SB_T3_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_IN_B1"],
          ["self.SB_T3_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_OUT_B1"],
          ["self.SB_T3_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_IN_B1"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_OUT_B1"],
          ["self.SB_T3_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_IN_B1"],
          ["self.SB_T3_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_OUT_B1"],
          ["self.SB_T4_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_IN_B1"],
          ["self.SB_T4_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_OUT_B1"],
          ["self.SB_T4_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_IN_B1"],
          ["self.SB_T4_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_OUT_B1"],
          ["self.SB_T4_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_IN_B1"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_OUT_B1"],
          ["self.SB_T4_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_IN_B1"],
          ["self.SB_T4_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_OUT_B1"],
          ["self.clk","SB_ID0_5TRACKS_B1_irq_res_p.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B1_irq_res_p.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B1_irq_res_p.config.read"],
          ["read_data_mux.I.6","SB_ID0_5TRACKS_B1_irq_res_p.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B1_irq_res_p.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"],
          ["coreir_eq_16_inst0.out","and_inst0.in0"],
          ["self.config.read.0","and_inst0.in1"],
          ["read_data_mux.EN.0","and_inst0.out"],
          ["coreir_eq_16_inst0.out","and_inst1.in0"],
          ["self.config.write.0","and_inst1.in1"],
          ["self.tile_id","coreir_eq_16_inst0.in0"],
          ["self.config.config_addr.0","coreir_eq_16_inst0.in1.0"],
          ["self.config.config_addr.10","coreir_eq_16_inst0.in1.10"],
          ["self.config.config_addr.11","coreir_eq_16_inst0.in1.11"],
          ["self.config.config_addr.12","coreir_eq_16_inst0.in1.12"],
          ["self.config.config_addr.13","coreir_eq_16_inst0.in1.13"],
          ["self.config.config_addr.14","coreir_eq_16_inst0.in1.14"],
          ["self.config.config_addr.15","coreir_eq_16_inst0.in1.15"],
          ["self.config.config_addr.1","coreir_eq_16_inst0.in1.1"],
          ["self.config.config_addr.2","coreir_eq_16_inst0.in1.2"],
          ["self.config.config_addr.3","coreir_eq_16_inst0.in1.3"],
          ["self.config.config_addr.4","coreir_eq_16_inst0.in1.4"],
          ["self.config.config_addr.5","coreir_eq_16_inst0.in1.5"],
          ["self.config.config_addr.6","coreir_eq_16_inst0.in1.6"],
          ["self.config.config_addr.7","coreir_eq_16_inst0.in1.7"],
          ["self.config.config_addr.8","coreir_eq_16_inst0.in1.8"],
          ["self.config.config_addr.9","coreir_eq_16_inst0.in1.9"],
          ["read_data_mux.O","read_config_data_or_inst0.in0"],
          ["self.read_config_data_in","read_config_data_or_inst0.in1"],
          ["self.read_config_data","read_config_data_or_inst0.out"],
          ["self.config.config_addr.16","read_data_mux.S.0"],
          ["self.config.config_addr.17","read_data_mux.S.1"],
          ["self.config.config_addr.18","read_data_mux.S.2"],
          ["self.config.config_addr.19","read_data_mux.S.3"],
          ["self.config.config_addr.20","read_data_mux.S.4"],
          ["self.config.config_addr.21","read_data_mux.S.5"],
          ["self.config.config_addr.22","read_data_mux.S.6"],
          ["self.config.config_addr.23","read_data_mux.S.7"],
          ["self.clk_out","self.clk"],
          ["self.config_out","self.config"],
          ["self.reset_out","self.reset"],
          ["self.stall_out","self.stall"]
        ]
      },
      "Tile_PE_unq2":{
        "type":["Record",[
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["tile_id",["Array",16,"BitIn"]],
          ["stall",["Array",4,"BitIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["config",["Record",[["config_addr",["Array",32,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["clk",["Named","coreir.clkIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["config_out",["Record",[["config_addr",["Array",32,"Bit"]],["config_data",["Array",32,"Bit"]],["read",["Array",1,"Bit"]],["write",["Array",1,"Bit"]]]]],
          ["clk_out",["Named","coreir.clk"]],
          ["reset_out",["Named","coreir.arst"]],
          ["stall_out",["Array",4,"Bit"]],
          ["read_config_data_in",["Array",32,"BitIn"]]
        ]],
        "instances":{
          "CB_bit0":{
            "modref":"global.CB_bit0"
          },
          "CB_bit1":{
            "modref":"global.CB_bit1"
          },
          "CB_bit2":{
            "modref":"global.CB_bit2"
          },
          "CB_data0":{
            "modref":"global.CB_data0"
          },
          "CB_data1":{
            "modref":"global.CB_data1"
          },
          "DECODE_FEATURE_0":{
            "modref":"global.Decode08"
          },
          "DECODE_FEATURE_1":{
            "modref":"global.Decode18"
          },
          "DECODE_FEATURE_2":{
            "modref":"global.Decode28"
          },
          "DECODE_FEATURE_3":{
            "modref":"global.Decode38"
          },
          "DECODE_FEATURE_4":{
            "modref":"global.Decode48"
          },
          "DECODE_FEATURE_5":{
            "modref":"global.Decode58"
          },
          "DECODE_FEATURE_6":{
            "modref":"global.Decode68"
          },
          "DECODE_FEATURE_7":{
            "modref":"global.Decode78"
          },
          "DECODE_FEATURE_8":{
            "modref":"global.Decode88"
          },
          "FEATURE_AND_0":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_1":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_2":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_3":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_4":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_5":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_6":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_7":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_8":{
            "modref":"corebit.and"
          },
          "PE_inst0":{
            "modref":"global.PE_unq1"
          },
          "PowerDomainConfigReg_inst0":{
            "modref":"global.PowerDomainConfigReg"
          },
          "SB_ID0_5TRACKS_B16_alu_res":{
            "modref":"global.SB_ID0_5TRACKS_B16_alu_res_unq2"
          },
          "SB_ID0_5TRACKS_B1_irq_res_p":{
            "modref":"global.SB_ID0_5TRACKS_B1_irq_res_p"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "and_inst1":{
            "modref":"corebit.and"
          },
          "coreir_eq_16_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "read_config_data_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",32]}
          },
          "read_data_mux":{
            "modref":"global.MuxWithDefaultWrapper_9_32_8_0"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit0.I.9"],
          ["PE_inst0.bit0","CB_bit0.O"],
          ["self.clk","CB_bit0.clk"],
          ["self.config.config_addr.24","CB_bit0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit0.config.config_addr.7"],
          ["self.config.config_data","CB_bit0.config.config_data"],
          ["self.config.read","CB_bit0.config.read"],
          ["FEATURE_AND_1.out","CB_bit0.config.write.0"],
          ["read_data_mux.I.1","CB_bit0.read_config_data"],
          ["self.reset","CB_bit0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit1.I.9"],
          ["PE_inst0.bit1","CB_bit1.O"],
          ["self.clk","CB_bit1.clk"],
          ["self.config.config_addr.24","CB_bit1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit1.config.config_addr.7"],
          ["self.config.config_data","CB_bit1.config.config_data"],
          ["self.config.read","CB_bit1.config.read"],
          ["FEATURE_AND_2.out","CB_bit1.config.write.0"],
          ["read_data_mux.I.2","CB_bit1.read_config_data"],
          ["self.reset","CB_bit1.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit2.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit2.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit2.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit2.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit2.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit2.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit2.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit2.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit2.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit2.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit2.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit2.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit2.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit2.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit2.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit2.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit2.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit2.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit2.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit2.I.9"],
          ["PE_inst0.bit2","CB_bit2.O"],
          ["self.clk","CB_bit2.clk"],
          ["self.config.config_addr.24","CB_bit2.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit2.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit2.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit2.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit2.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit2.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit2.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit2.config.config_addr.7"],
          ["self.config.config_data","CB_bit2.config.config_data"],
          ["self.config.read","CB_bit2.config.read"],
          ["FEATURE_AND_3.out","CB_bit2.config.write.0"],
          ["read_data_mux.I.3","CB_bit2.read_config_data"],
          ["self.reset","CB_bit2.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data0.I.9"],
          ["PE_inst0.data0","CB_data0.O"],
          ["self.clk","CB_data0.clk"],
          ["self.config.config_addr.24","CB_data0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data0.config.config_addr.7"],
          ["self.config.config_data","CB_data0.config.config_data"],
          ["self.config.read","CB_data0.config.read"],
          ["FEATURE_AND_4.out","CB_data0.config.write.0"],
          ["read_data_mux.I.4","CB_data0.read_config_data"],
          ["self.reset","CB_data0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data1.I.9"],
          ["PE_inst0.data1","CB_data1.O"],
          ["self.clk","CB_data1.clk"],
          ["self.config.config_addr.24","CB_data1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data1.config.config_addr.7"],
          ["self.config.config_data","CB_data1.config.config_data"],
          ["self.config.read","CB_data1.config.read"],
          ["FEATURE_AND_5.out","CB_data1.config.write.0"],
          ["read_data_mux.I.5","CB_data1.read_config_data"],
          ["self.reset","CB_data1.reset"],
          ["self.config.config_addr.16","DECODE_FEATURE_0.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_0.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_0.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_0.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_0.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_0.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_0.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_0.I.7"],
          ["FEATURE_AND_0.in0","DECODE_FEATURE_0.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_1.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_1.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_1.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_1.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_1.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_1.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_1.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_1.I.7"],
          ["FEATURE_AND_1.in0","DECODE_FEATURE_1.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_2.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_2.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_2.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_2.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_2.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_2.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_2.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_2.I.7"],
          ["FEATURE_AND_2.in0","DECODE_FEATURE_2.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_3.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_3.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_3.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_3.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_3.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_3.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_3.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_3.I.7"],
          ["FEATURE_AND_3.in0","DECODE_FEATURE_3.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_4.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_4.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_4.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_4.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_4.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_4.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_4.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_4.I.7"],
          ["FEATURE_AND_4.in0","DECODE_FEATURE_4.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_5.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_5.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_5.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_5.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_5.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_5.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_5.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_5.I.7"],
          ["FEATURE_AND_5.in0","DECODE_FEATURE_5.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_6.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_6.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_6.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_6.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_6.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_6.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_6.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_6.I.7"],
          ["FEATURE_AND_6.in0","DECODE_FEATURE_6.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_7.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_7.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_7.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_7.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_7.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_7.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_7.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_7.I.7"],
          ["FEATURE_AND_7.in0","DECODE_FEATURE_7.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_8.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_8.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_8.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_8.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_8.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_8.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_8.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_8.I.7"],
          ["FEATURE_AND_8.in0","DECODE_FEATURE_8.O"],
          ["and_inst1.out","FEATURE_AND_0.in1"],
          ["PE_inst0.config.write.0","FEATURE_AND_0.out"],
          ["and_inst1.out","FEATURE_AND_1.in1"],
          ["and_inst1.out","FEATURE_AND_2.in1"],
          ["and_inst1.out","FEATURE_AND_3.in1"],
          ["and_inst1.out","FEATURE_AND_4.in1"],
          ["and_inst1.out","FEATURE_AND_5.in1"],
          ["and_inst1.out","FEATURE_AND_6.in1"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.config.write.0","FEATURE_AND_6.out"],
          ["and_inst1.out","FEATURE_AND_7.in1"],
          ["SB_ID0_5TRACKS_B16_alu_res.config.write.0","FEATURE_AND_7.out"],
          ["and_inst1.out","FEATURE_AND_8.in1"],
          ["PowerDomainConfigReg_inst0.config.write.0","FEATURE_AND_8.out"],
          ["SB_ID0_5TRACKS_B16_alu_res.alu_res","PE_inst0.alu_res"],
          ["self.clk","PE_inst0.clk"],
          ["self.config.config_addr.24","PE_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PE_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PE_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PE_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PE_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PE_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PE_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PE_inst0.config.config_addr.7"],
          ["self.config.config_data","PE_inst0.config.config_data"],
          ["self.config.read","PE_inst0.config.read"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.irq","PE_inst0.irq"],
          ["read_data_mux.I.0","PE_inst0.read_config_data"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.res_p","PE_inst0.res_p"],
          ["self.reset","PE_inst0.reset"],
          ["self.clk","PowerDomainConfigReg_inst0.clk"],
          ["self.config.config_addr.24","PowerDomainConfigReg_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PowerDomainConfigReg_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PowerDomainConfigReg_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PowerDomainConfigReg_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PowerDomainConfigReg_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PowerDomainConfigReg_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PowerDomainConfigReg_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PowerDomainConfigReg_inst0.config.config_addr.7"],
          ["self.config.config_data","PowerDomainConfigReg_inst0.config.config_data"],
          ["self.config.read","PowerDomainConfigReg_inst0.config.read"],
          ["read_data_mux.I.8","PowerDomainConfigReg_inst0.read_config_data"],
          ["self.reset","PowerDomainConfigReg_inst0.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_IN_B16"],
          ["self.SB_T0_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_OUT_B16"],
          ["self.SB_T0_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_IN_B16"],
          ["self.SB_T0_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_OUT_B16"],
          ["self.SB_T0_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_IN_B16"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_OUT_B16"],
          ["self.SB_T0_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_IN_B16"],
          ["self.SB_T0_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_OUT_B16"],
          ["self.SB_T1_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_IN_B16"],
          ["self.SB_T1_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_OUT_B16"],
          ["self.SB_T1_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_IN_B16"],
          ["self.SB_T1_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_OUT_B16"],
          ["self.SB_T1_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_IN_B16"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_OUT_B16"],
          ["self.SB_T1_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_IN_B16"],
          ["self.SB_T1_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_OUT_B16"],
          ["self.SB_T2_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_IN_B16"],
          ["self.SB_T2_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_OUT_B16"],
          ["self.SB_T2_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_IN_B16"],
          ["self.SB_T2_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_OUT_B16"],
          ["self.SB_T2_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_IN_B16"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_OUT_B16"],
          ["self.SB_T2_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_IN_B16"],
          ["self.SB_T2_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_OUT_B16"],
          ["self.SB_T3_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_IN_B16"],
          ["self.SB_T3_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_OUT_B16"],
          ["self.SB_T3_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_IN_B16"],
          ["self.SB_T3_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_OUT_B16"],
          ["self.SB_T3_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_IN_B16"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_OUT_B16"],
          ["self.SB_T3_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_IN_B16"],
          ["self.SB_T3_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_OUT_B16"],
          ["self.SB_T4_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_IN_B16"],
          ["self.SB_T4_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_OUT_B16"],
          ["self.SB_T4_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_IN_B16"],
          ["self.SB_T4_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_OUT_B16"],
          ["self.SB_T4_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_IN_B16"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_OUT_B16"],
          ["self.SB_T4_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_IN_B16"],
          ["self.SB_T4_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_OUT_B16"],
          ["self.clk","SB_ID0_5TRACKS_B16_alu_res.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B16_alu_res.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B16_alu_res.config.read"],
          ["read_data_mux.I.7","SB_ID0_5TRACKS_B16_alu_res.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B16_alu_res.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_IN_B1"],
          ["self.SB_T0_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_OUT_B1"],
          ["self.SB_T0_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_IN_B1"],
          ["self.SB_T0_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_OUT_B1"],
          ["self.SB_T0_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_IN_B1"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_OUT_B1"],
          ["self.SB_T0_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_IN_B1"],
          ["self.SB_T0_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_OUT_B1"],
          ["self.SB_T1_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_IN_B1"],
          ["self.SB_T1_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_OUT_B1"],
          ["self.SB_T1_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_IN_B1"],
          ["self.SB_T1_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_OUT_B1"],
          ["self.SB_T1_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_IN_B1"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_OUT_B1"],
          ["self.SB_T1_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_IN_B1"],
          ["self.SB_T1_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_OUT_B1"],
          ["self.SB_T2_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_IN_B1"],
          ["self.SB_T2_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_OUT_B1"],
          ["self.SB_T2_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_IN_B1"],
          ["self.SB_T2_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_OUT_B1"],
          ["self.SB_T2_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_IN_B1"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_OUT_B1"],
          ["self.SB_T2_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_IN_B1"],
          ["self.SB_T2_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_OUT_B1"],
          ["self.SB_T3_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_IN_B1"],
          ["self.SB_T3_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_OUT_B1"],
          ["self.SB_T3_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_IN_B1"],
          ["self.SB_T3_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_OUT_B1"],
          ["self.SB_T3_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_IN_B1"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_OUT_B1"],
          ["self.SB_T3_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_IN_B1"],
          ["self.SB_T3_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_OUT_B1"],
          ["self.SB_T4_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_IN_B1"],
          ["self.SB_T4_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_OUT_B1"],
          ["self.SB_T4_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_IN_B1"],
          ["self.SB_T4_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_OUT_B1"],
          ["self.SB_T4_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_IN_B1"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_OUT_B1"],
          ["self.SB_T4_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_IN_B1"],
          ["self.SB_T4_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_OUT_B1"],
          ["self.clk","SB_ID0_5TRACKS_B1_irq_res_p.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B1_irq_res_p.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B1_irq_res_p.config.read"],
          ["read_data_mux.I.6","SB_ID0_5TRACKS_B1_irq_res_p.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B1_irq_res_p.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"],
          ["coreir_eq_16_inst0.out","and_inst0.in0"],
          ["self.config.read.0","and_inst0.in1"],
          ["read_data_mux.EN.0","and_inst0.out"],
          ["coreir_eq_16_inst0.out","and_inst1.in0"],
          ["self.config.write.0","and_inst1.in1"],
          ["self.tile_id","coreir_eq_16_inst0.in0"],
          ["self.config.config_addr.0","coreir_eq_16_inst0.in1.0"],
          ["self.config.config_addr.10","coreir_eq_16_inst0.in1.10"],
          ["self.config.config_addr.11","coreir_eq_16_inst0.in1.11"],
          ["self.config.config_addr.12","coreir_eq_16_inst0.in1.12"],
          ["self.config.config_addr.13","coreir_eq_16_inst0.in1.13"],
          ["self.config.config_addr.14","coreir_eq_16_inst0.in1.14"],
          ["self.config.config_addr.15","coreir_eq_16_inst0.in1.15"],
          ["self.config.config_addr.1","coreir_eq_16_inst0.in1.1"],
          ["self.config.config_addr.2","coreir_eq_16_inst0.in1.2"],
          ["self.config.config_addr.3","coreir_eq_16_inst0.in1.3"],
          ["self.config.config_addr.4","coreir_eq_16_inst0.in1.4"],
          ["self.config.config_addr.5","coreir_eq_16_inst0.in1.5"],
          ["self.config.config_addr.6","coreir_eq_16_inst0.in1.6"],
          ["self.config.config_addr.7","coreir_eq_16_inst0.in1.7"],
          ["self.config.config_addr.8","coreir_eq_16_inst0.in1.8"],
          ["self.config.config_addr.9","coreir_eq_16_inst0.in1.9"],
          ["read_data_mux.O","read_config_data_or_inst0.in0"],
          ["self.read_config_data_in","read_config_data_or_inst0.in1"],
          ["self.read_config_data","read_config_data_or_inst0.out"],
          ["self.config.config_addr.16","read_data_mux.S.0"],
          ["self.config.config_addr.17","read_data_mux.S.1"],
          ["self.config.config_addr.18","read_data_mux.S.2"],
          ["self.config.config_addr.19","read_data_mux.S.3"],
          ["self.config.config_addr.20","read_data_mux.S.4"],
          ["self.config.config_addr.21","read_data_mux.S.5"],
          ["self.config.config_addr.22","read_data_mux.S.6"],
          ["self.config.config_addr.23","read_data_mux.S.7"],
          ["self.clk_out","self.clk"],
          ["self.config_out","self.config"],
          ["self.reset_out","self.reset"],
          ["self.stall_out","self.stall"]
        ]
      },
      "Tile_PE_unq3":{
        "type":["Record",[
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["tile_id",["Array",16,"BitIn"]],
          ["stall",["Array",4,"BitIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["config",["Record",[["config_addr",["Array",32,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["clk",["Named","coreir.clkIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["config_out",["Record",[["config_addr",["Array",32,"Bit"]],["config_data",["Array",32,"Bit"]],["read",["Array",1,"Bit"]],["write",["Array",1,"Bit"]]]]],
          ["clk_out",["Named","coreir.clk"]],
          ["reset_out",["Named","coreir.arst"]],
          ["stall_out",["Array",4,"Bit"]],
          ["read_config_data_in",["Array",32,"BitIn"]]
        ]],
        "instances":{
          "CB_bit0":{
            "modref":"global.CB_bit0"
          },
          "CB_bit1":{
            "modref":"global.CB_bit1"
          },
          "CB_bit2":{
            "modref":"global.CB_bit2"
          },
          "CB_data0":{
            "modref":"global.CB_data0"
          },
          "CB_data1":{
            "modref":"global.CB_data1"
          },
          "DECODE_FEATURE_0":{
            "modref":"global.Decode08"
          },
          "DECODE_FEATURE_1":{
            "modref":"global.Decode18"
          },
          "DECODE_FEATURE_2":{
            "modref":"global.Decode28"
          },
          "DECODE_FEATURE_3":{
            "modref":"global.Decode38"
          },
          "DECODE_FEATURE_4":{
            "modref":"global.Decode48"
          },
          "DECODE_FEATURE_5":{
            "modref":"global.Decode58"
          },
          "DECODE_FEATURE_6":{
            "modref":"global.Decode68"
          },
          "DECODE_FEATURE_7":{
            "modref":"global.Decode78"
          },
          "DECODE_FEATURE_8":{
            "modref":"global.Decode88"
          },
          "FEATURE_AND_0":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_1":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_2":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_3":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_4":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_5":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_6":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_7":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_8":{
            "modref":"corebit.and"
          },
          "PE_inst0":{
            "modref":"global.PE_unq1"
          },
          "PowerDomainConfigReg_inst0":{
            "modref":"global.PowerDomainConfigReg"
          },
          "SB_ID0_5TRACKS_B16_alu_res":{
            "modref":"global.SB_ID0_5TRACKS_B16_alu_res_unq1"
          },
          "SB_ID0_5TRACKS_B1_irq_res_p":{
            "modref":"global.SB_ID0_5TRACKS_B1_irq_res_p_unq2"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "and_inst1":{
            "modref":"corebit.and"
          },
          "coreir_eq_16_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "read_config_data_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",32]}
          },
          "read_data_mux":{
            "modref":"global.MuxWithDefaultWrapper_9_32_8_0"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit0.I.9"],
          ["PE_inst0.bit0","CB_bit0.O"],
          ["self.clk","CB_bit0.clk"],
          ["self.config.config_addr.24","CB_bit0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit0.config.config_addr.7"],
          ["self.config.config_data","CB_bit0.config.config_data"],
          ["self.config.read","CB_bit0.config.read"],
          ["FEATURE_AND_1.out","CB_bit0.config.write.0"],
          ["read_data_mux.I.1","CB_bit0.read_config_data"],
          ["self.reset","CB_bit0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit1.I.9"],
          ["PE_inst0.bit1","CB_bit1.O"],
          ["self.clk","CB_bit1.clk"],
          ["self.config.config_addr.24","CB_bit1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit1.config.config_addr.7"],
          ["self.config.config_data","CB_bit1.config.config_data"],
          ["self.config.read","CB_bit1.config.read"],
          ["FEATURE_AND_2.out","CB_bit1.config.write.0"],
          ["read_data_mux.I.2","CB_bit1.read_config_data"],
          ["self.reset","CB_bit1.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit2.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit2.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit2.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit2.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit2.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit2.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit2.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit2.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit2.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit2.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit2.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit2.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit2.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit2.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit2.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit2.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit2.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit2.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit2.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit2.I.9"],
          ["PE_inst0.bit2","CB_bit2.O"],
          ["self.clk","CB_bit2.clk"],
          ["self.config.config_addr.24","CB_bit2.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit2.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit2.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit2.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit2.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit2.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit2.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit2.config.config_addr.7"],
          ["self.config.config_data","CB_bit2.config.config_data"],
          ["self.config.read","CB_bit2.config.read"],
          ["FEATURE_AND_3.out","CB_bit2.config.write.0"],
          ["read_data_mux.I.3","CB_bit2.read_config_data"],
          ["self.reset","CB_bit2.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data0.I.9"],
          ["PE_inst0.data0","CB_data0.O"],
          ["self.clk","CB_data0.clk"],
          ["self.config.config_addr.24","CB_data0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data0.config.config_addr.7"],
          ["self.config.config_data","CB_data0.config.config_data"],
          ["self.config.read","CB_data0.config.read"],
          ["FEATURE_AND_4.out","CB_data0.config.write.0"],
          ["read_data_mux.I.4","CB_data0.read_config_data"],
          ["self.reset","CB_data0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data1.I.9"],
          ["PE_inst0.data1","CB_data1.O"],
          ["self.clk","CB_data1.clk"],
          ["self.config.config_addr.24","CB_data1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data1.config.config_addr.7"],
          ["self.config.config_data","CB_data1.config.config_data"],
          ["self.config.read","CB_data1.config.read"],
          ["FEATURE_AND_5.out","CB_data1.config.write.0"],
          ["read_data_mux.I.5","CB_data1.read_config_data"],
          ["self.reset","CB_data1.reset"],
          ["self.config.config_addr.16","DECODE_FEATURE_0.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_0.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_0.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_0.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_0.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_0.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_0.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_0.I.7"],
          ["FEATURE_AND_0.in0","DECODE_FEATURE_0.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_1.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_1.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_1.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_1.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_1.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_1.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_1.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_1.I.7"],
          ["FEATURE_AND_1.in0","DECODE_FEATURE_1.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_2.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_2.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_2.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_2.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_2.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_2.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_2.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_2.I.7"],
          ["FEATURE_AND_2.in0","DECODE_FEATURE_2.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_3.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_3.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_3.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_3.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_3.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_3.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_3.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_3.I.7"],
          ["FEATURE_AND_3.in0","DECODE_FEATURE_3.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_4.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_4.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_4.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_4.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_4.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_4.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_4.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_4.I.7"],
          ["FEATURE_AND_4.in0","DECODE_FEATURE_4.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_5.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_5.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_5.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_5.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_5.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_5.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_5.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_5.I.7"],
          ["FEATURE_AND_5.in0","DECODE_FEATURE_5.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_6.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_6.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_6.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_6.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_6.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_6.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_6.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_6.I.7"],
          ["FEATURE_AND_6.in0","DECODE_FEATURE_6.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_7.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_7.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_7.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_7.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_7.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_7.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_7.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_7.I.7"],
          ["FEATURE_AND_7.in0","DECODE_FEATURE_7.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_8.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_8.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_8.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_8.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_8.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_8.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_8.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_8.I.7"],
          ["FEATURE_AND_8.in0","DECODE_FEATURE_8.O"],
          ["and_inst1.out","FEATURE_AND_0.in1"],
          ["PE_inst0.config.write.0","FEATURE_AND_0.out"],
          ["and_inst1.out","FEATURE_AND_1.in1"],
          ["and_inst1.out","FEATURE_AND_2.in1"],
          ["and_inst1.out","FEATURE_AND_3.in1"],
          ["and_inst1.out","FEATURE_AND_4.in1"],
          ["and_inst1.out","FEATURE_AND_5.in1"],
          ["and_inst1.out","FEATURE_AND_6.in1"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.config.write.0","FEATURE_AND_6.out"],
          ["and_inst1.out","FEATURE_AND_7.in1"],
          ["SB_ID0_5TRACKS_B16_alu_res.config.write.0","FEATURE_AND_7.out"],
          ["and_inst1.out","FEATURE_AND_8.in1"],
          ["PowerDomainConfigReg_inst0.config.write.0","FEATURE_AND_8.out"],
          ["SB_ID0_5TRACKS_B16_alu_res.alu_res","PE_inst0.alu_res"],
          ["self.clk","PE_inst0.clk"],
          ["self.config.config_addr.24","PE_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PE_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PE_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PE_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PE_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PE_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PE_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PE_inst0.config.config_addr.7"],
          ["self.config.config_data","PE_inst0.config.config_data"],
          ["self.config.read","PE_inst0.config.read"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.irq","PE_inst0.irq"],
          ["read_data_mux.I.0","PE_inst0.read_config_data"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.res_p","PE_inst0.res_p"],
          ["self.reset","PE_inst0.reset"],
          ["self.clk","PowerDomainConfigReg_inst0.clk"],
          ["self.config.config_addr.24","PowerDomainConfigReg_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PowerDomainConfigReg_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PowerDomainConfigReg_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PowerDomainConfigReg_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PowerDomainConfigReg_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PowerDomainConfigReg_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PowerDomainConfigReg_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PowerDomainConfigReg_inst0.config.config_addr.7"],
          ["self.config.config_data","PowerDomainConfigReg_inst0.config.config_data"],
          ["self.config.read","PowerDomainConfigReg_inst0.config.read"],
          ["read_data_mux.I.8","PowerDomainConfigReg_inst0.read_config_data"],
          ["self.reset","PowerDomainConfigReg_inst0.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_IN_B16"],
          ["self.SB_T0_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_OUT_B16"],
          ["self.SB_T0_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_IN_B16"],
          ["self.SB_T0_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_OUT_B16"],
          ["self.SB_T0_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_IN_B16"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_OUT_B16"],
          ["self.SB_T0_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_IN_B16"],
          ["self.SB_T0_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_OUT_B16"],
          ["self.SB_T1_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_IN_B16"],
          ["self.SB_T1_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_OUT_B16"],
          ["self.SB_T1_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_IN_B16"],
          ["self.SB_T1_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_OUT_B16"],
          ["self.SB_T1_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_IN_B16"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_OUT_B16"],
          ["self.SB_T1_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_IN_B16"],
          ["self.SB_T1_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_OUT_B16"],
          ["self.SB_T2_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_IN_B16"],
          ["self.SB_T2_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_OUT_B16"],
          ["self.SB_T2_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_IN_B16"],
          ["self.SB_T2_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_OUT_B16"],
          ["self.SB_T2_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_IN_B16"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_OUT_B16"],
          ["self.SB_T2_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_IN_B16"],
          ["self.SB_T2_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_OUT_B16"],
          ["self.SB_T3_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_IN_B16"],
          ["self.SB_T3_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_OUT_B16"],
          ["self.SB_T3_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_IN_B16"],
          ["self.SB_T3_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_OUT_B16"],
          ["self.SB_T3_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_IN_B16"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_OUT_B16"],
          ["self.SB_T3_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_IN_B16"],
          ["self.SB_T3_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_OUT_B16"],
          ["self.SB_T4_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_IN_B16"],
          ["self.SB_T4_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_OUT_B16"],
          ["self.SB_T4_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_IN_B16"],
          ["self.SB_T4_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_OUT_B16"],
          ["self.SB_T4_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_IN_B16"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_OUT_B16"],
          ["self.SB_T4_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_IN_B16"],
          ["self.SB_T4_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_OUT_B16"],
          ["self.clk","SB_ID0_5TRACKS_B16_alu_res.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B16_alu_res.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B16_alu_res.config.read"],
          ["read_data_mux.I.7","SB_ID0_5TRACKS_B16_alu_res.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B16_alu_res.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_IN_B1"],
          ["self.SB_T0_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_OUT_B1"],
          ["self.SB_T0_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_IN_B1"],
          ["self.SB_T0_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_OUT_B1"],
          ["self.SB_T0_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_IN_B1"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_OUT_B1"],
          ["self.SB_T0_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_IN_B1"],
          ["self.SB_T0_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_OUT_B1"],
          ["self.SB_T1_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_IN_B1"],
          ["self.SB_T1_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_OUT_B1"],
          ["self.SB_T1_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_IN_B1"],
          ["self.SB_T1_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_OUT_B1"],
          ["self.SB_T1_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_IN_B1"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_OUT_B1"],
          ["self.SB_T1_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_IN_B1"],
          ["self.SB_T1_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_OUT_B1"],
          ["self.SB_T2_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_IN_B1"],
          ["self.SB_T2_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_OUT_B1"],
          ["self.SB_T2_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_IN_B1"],
          ["self.SB_T2_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_OUT_B1"],
          ["self.SB_T2_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_IN_B1"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_OUT_B1"],
          ["self.SB_T2_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_IN_B1"],
          ["self.SB_T2_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_OUT_B1"],
          ["self.SB_T3_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_IN_B1"],
          ["self.SB_T3_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_OUT_B1"],
          ["self.SB_T3_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_IN_B1"],
          ["self.SB_T3_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_OUT_B1"],
          ["self.SB_T3_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_IN_B1"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_OUT_B1"],
          ["self.SB_T3_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_IN_B1"],
          ["self.SB_T3_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_OUT_B1"],
          ["self.SB_T4_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_IN_B1"],
          ["self.SB_T4_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_OUT_B1"],
          ["self.SB_T4_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_IN_B1"],
          ["self.SB_T4_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_OUT_B1"],
          ["self.SB_T4_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_IN_B1"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_OUT_B1"],
          ["self.SB_T4_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_IN_B1"],
          ["self.SB_T4_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_OUT_B1"],
          ["self.clk","SB_ID0_5TRACKS_B1_irq_res_p.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B1_irq_res_p.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B1_irq_res_p.config.read"],
          ["read_data_mux.I.6","SB_ID0_5TRACKS_B1_irq_res_p.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B1_irq_res_p.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"],
          ["coreir_eq_16_inst0.out","and_inst0.in0"],
          ["self.config.read.0","and_inst0.in1"],
          ["read_data_mux.EN.0","and_inst0.out"],
          ["coreir_eq_16_inst0.out","and_inst1.in0"],
          ["self.config.write.0","and_inst1.in1"],
          ["self.tile_id","coreir_eq_16_inst0.in0"],
          ["self.config.config_addr.0","coreir_eq_16_inst0.in1.0"],
          ["self.config.config_addr.10","coreir_eq_16_inst0.in1.10"],
          ["self.config.config_addr.11","coreir_eq_16_inst0.in1.11"],
          ["self.config.config_addr.12","coreir_eq_16_inst0.in1.12"],
          ["self.config.config_addr.13","coreir_eq_16_inst0.in1.13"],
          ["self.config.config_addr.14","coreir_eq_16_inst0.in1.14"],
          ["self.config.config_addr.15","coreir_eq_16_inst0.in1.15"],
          ["self.config.config_addr.1","coreir_eq_16_inst0.in1.1"],
          ["self.config.config_addr.2","coreir_eq_16_inst0.in1.2"],
          ["self.config.config_addr.3","coreir_eq_16_inst0.in1.3"],
          ["self.config.config_addr.4","coreir_eq_16_inst0.in1.4"],
          ["self.config.config_addr.5","coreir_eq_16_inst0.in1.5"],
          ["self.config.config_addr.6","coreir_eq_16_inst0.in1.6"],
          ["self.config.config_addr.7","coreir_eq_16_inst0.in1.7"],
          ["self.config.config_addr.8","coreir_eq_16_inst0.in1.8"],
          ["self.config.config_addr.9","coreir_eq_16_inst0.in1.9"],
          ["read_data_mux.O","read_config_data_or_inst0.in0"],
          ["self.read_config_data_in","read_config_data_or_inst0.in1"],
          ["self.read_config_data","read_config_data_or_inst0.out"],
          ["self.config.config_addr.16","read_data_mux.S.0"],
          ["self.config.config_addr.17","read_data_mux.S.1"],
          ["self.config.config_addr.18","read_data_mux.S.2"],
          ["self.config.config_addr.19","read_data_mux.S.3"],
          ["self.config.config_addr.20","read_data_mux.S.4"],
          ["self.config.config_addr.21","read_data_mux.S.5"],
          ["self.config.config_addr.22","read_data_mux.S.6"],
          ["self.config.config_addr.23","read_data_mux.S.7"],
          ["self.clk_out","self.clk"],
          ["self.config_out","self.config"],
          ["self.reset_out","self.reset"],
          ["self.stall_out","self.stall"]
        ]
      },
      "Tile_PE_unq4":{
        "type":["Record",[
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["tile_id",["Array",16,"BitIn"]],
          ["stall",["Array",4,"BitIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["config",["Record",[["config_addr",["Array",32,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["clk",["Named","coreir.clkIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["config_out",["Record",[["config_addr",["Array",32,"Bit"]],["config_data",["Array",32,"Bit"]],["read",["Array",1,"Bit"]],["write",["Array",1,"Bit"]]]]],
          ["clk_out",["Named","coreir.clk"]],
          ["reset_out",["Named","coreir.arst"]],
          ["stall_out",["Array",4,"Bit"]],
          ["read_config_data_in",["Array",32,"BitIn"]]
        ]],
        "instances":{
          "CB_bit0":{
            "modref":"global.CB_bit0"
          },
          "CB_bit1":{
            "modref":"global.CB_bit1"
          },
          "CB_bit2":{
            "modref":"global.CB_bit2"
          },
          "CB_data0":{
            "modref":"global.CB_data0"
          },
          "CB_data1":{
            "modref":"global.CB_data1"
          },
          "DECODE_FEATURE_0":{
            "modref":"global.Decode08"
          },
          "DECODE_FEATURE_1":{
            "modref":"global.Decode18"
          },
          "DECODE_FEATURE_2":{
            "modref":"global.Decode28"
          },
          "DECODE_FEATURE_3":{
            "modref":"global.Decode38"
          },
          "DECODE_FEATURE_4":{
            "modref":"global.Decode48"
          },
          "DECODE_FEATURE_5":{
            "modref":"global.Decode58"
          },
          "DECODE_FEATURE_6":{
            "modref":"global.Decode68"
          },
          "DECODE_FEATURE_7":{
            "modref":"global.Decode78"
          },
          "DECODE_FEATURE_8":{
            "modref":"global.Decode88"
          },
          "FEATURE_AND_0":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_1":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_2":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_3":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_4":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_5":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_6":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_7":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_8":{
            "modref":"corebit.and"
          },
          "PE_inst0":{
            "modref":"global.PE_unq1"
          },
          "PowerDomainConfigReg_inst0":{
            "modref":"global.PowerDomainConfigReg"
          },
          "SB_ID0_5TRACKS_B16_alu_res":{
            "modref":"global.SB_ID0_5TRACKS_B16_alu_res_unq1"
          },
          "SB_ID0_5TRACKS_B1_irq_res_p":{
            "modref":"global.SB_ID0_5TRACKS_B1_irq_res_p"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "and_inst1":{
            "modref":"corebit.and"
          },
          "coreir_eq_16_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "read_config_data_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",32]}
          },
          "read_data_mux":{
            "modref":"global.MuxWithDefaultWrapper_9_32_8_0"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit0.I.9"],
          ["PE_inst0.bit0","CB_bit0.O"],
          ["self.clk","CB_bit0.clk"],
          ["self.config.config_addr.24","CB_bit0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit0.config.config_addr.7"],
          ["self.config.config_data","CB_bit0.config.config_data"],
          ["self.config.read","CB_bit0.config.read"],
          ["FEATURE_AND_1.out","CB_bit0.config.write.0"],
          ["read_data_mux.I.1","CB_bit0.read_config_data"],
          ["self.reset","CB_bit0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit1.I.9"],
          ["PE_inst0.bit1","CB_bit1.O"],
          ["self.clk","CB_bit1.clk"],
          ["self.config.config_addr.24","CB_bit1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit1.config.config_addr.7"],
          ["self.config.config_data","CB_bit1.config.config_data"],
          ["self.config.read","CB_bit1.config.read"],
          ["FEATURE_AND_2.out","CB_bit1.config.write.0"],
          ["read_data_mux.I.2","CB_bit1.read_config_data"],
          ["self.reset","CB_bit1.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit2.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit2.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit2.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit2.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit2.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit2.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit2.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit2.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit2.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit2.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit2.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit2.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit2.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit2.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit2.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit2.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit2.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit2.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit2.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit2.I.9"],
          ["PE_inst0.bit2","CB_bit2.O"],
          ["self.clk","CB_bit2.clk"],
          ["self.config.config_addr.24","CB_bit2.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit2.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit2.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit2.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit2.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit2.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit2.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit2.config.config_addr.7"],
          ["self.config.config_data","CB_bit2.config.config_data"],
          ["self.config.read","CB_bit2.config.read"],
          ["FEATURE_AND_3.out","CB_bit2.config.write.0"],
          ["read_data_mux.I.3","CB_bit2.read_config_data"],
          ["self.reset","CB_bit2.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data0.I.9"],
          ["PE_inst0.data0","CB_data0.O"],
          ["self.clk","CB_data0.clk"],
          ["self.config.config_addr.24","CB_data0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data0.config.config_addr.7"],
          ["self.config.config_data","CB_data0.config.config_data"],
          ["self.config.read","CB_data0.config.read"],
          ["FEATURE_AND_4.out","CB_data0.config.write.0"],
          ["read_data_mux.I.4","CB_data0.read_config_data"],
          ["self.reset","CB_data0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data1.I.9"],
          ["PE_inst0.data1","CB_data1.O"],
          ["self.clk","CB_data1.clk"],
          ["self.config.config_addr.24","CB_data1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data1.config.config_addr.7"],
          ["self.config.config_data","CB_data1.config.config_data"],
          ["self.config.read","CB_data1.config.read"],
          ["FEATURE_AND_5.out","CB_data1.config.write.0"],
          ["read_data_mux.I.5","CB_data1.read_config_data"],
          ["self.reset","CB_data1.reset"],
          ["self.config.config_addr.16","DECODE_FEATURE_0.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_0.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_0.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_0.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_0.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_0.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_0.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_0.I.7"],
          ["FEATURE_AND_0.in0","DECODE_FEATURE_0.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_1.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_1.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_1.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_1.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_1.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_1.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_1.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_1.I.7"],
          ["FEATURE_AND_1.in0","DECODE_FEATURE_1.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_2.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_2.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_2.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_2.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_2.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_2.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_2.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_2.I.7"],
          ["FEATURE_AND_2.in0","DECODE_FEATURE_2.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_3.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_3.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_3.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_3.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_3.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_3.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_3.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_3.I.7"],
          ["FEATURE_AND_3.in0","DECODE_FEATURE_3.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_4.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_4.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_4.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_4.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_4.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_4.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_4.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_4.I.7"],
          ["FEATURE_AND_4.in0","DECODE_FEATURE_4.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_5.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_5.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_5.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_5.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_5.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_5.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_5.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_5.I.7"],
          ["FEATURE_AND_5.in0","DECODE_FEATURE_5.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_6.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_6.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_6.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_6.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_6.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_6.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_6.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_6.I.7"],
          ["FEATURE_AND_6.in0","DECODE_FEATURE_6.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_7.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_7.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_7.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_7.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_7.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_7.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_7.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_7.I.7"],
          ["FEATURE_AND_7.in0","DECODE_FEATURE_7.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_8.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_8.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_8.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_8.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_8.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_8.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_8.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_8.I.7"],
          ["FEATURE_AND_8.in0","DECODE_FEATURE_8.O"],
          ["and_inst1.out","FEATURE_AND_0.in1"],
          ["PE_inst0.config.write.0","FEATURE_AND_0.out"],
          ["and_inst1.out","FEATURE_AND_1.in1"],
          ["and_inst1.out","FEATURE_AND_2.in1"],
          ["and_inst1.out","FEATURE_AND_3.in1"],
          ["and_inst1.out","FEATURE_AND_4.in1"],
          ["and_inst1.out","FEATURE_AND_5.in1"],
          ["and_inst1.out","FEATURE_AND_6.in1"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.config.write.0","FEATURE_AND_6.out"],
          ["and_inst1.out","FEATURE_AND_7.in1"],
          ["SB_ID0_5TRACKS_B16_alu_res.config.write.0","FEATURE_AND_7.out"],
          ["and_inst1.out","FEATURE_AND_8.in1"],
          ["PowerDomainConfigReg_inst0.config.write.0","FEATURE_AND_8.out"],
          ["SB_ID0_5TRACKS_B16_alu_res.alu_res","PE_inst0.alu_res"],
          ["self.clk","PE_inst0.clk"],
          ["self.config.config_addr.24","PE_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PE_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PE_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PE_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PE_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PE_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PE_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PE_inst0.config.config_addr.7"],
          ["self.config.config_data","PE_inst0.config.config_data"],
          ["self.config.read","PE_inst0.config.read"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.irq","PE_inst0.irq"],
          ["read_data_mux.I.0","PE_inst0.read_config_data"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.res_p","PE_inst0.res_p"],
          ["self.reset","PE_inst0.reset"],
          ["self.clk","PowerDomainConfigReg_inst0.clk"],
          ["self.config.config_addr.24","PowerDomainConfigReg_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PowerDomainConfigReg_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PowerDomainConfigReg_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PowerDomainConfigReg_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PowerDomainConfigReg_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PowerDomainConfigReg_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PowerDomainConfigReg_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PowerDomainConfigReg_inst0.config.config_addr.7"],
          ["self.config.config_data","PowerDomainConfigReg_inst0.config.config_data"],
          ["self.config.read","PowerDomainConfigReg_inst0.config.read"],
          ["read_data_mux.I.8","PowerDomainConfigReg_inst0.read_config_data"],
          ["self.reset","PowerDomainConfigReg_inst0.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_IN_B16"],
          ["self.SB_T0_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_OUT_B16"],
          ["self.SB_T0_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_IN_B16"],
          ["self.SB_T0_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_OUT_B16"],
          ["self.SB_T0_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_IN_B16"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_OUT_B16"],
          ["self.SB_T0_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_IN_B16"],
          ["self.SB_T0_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_OUT_B16"],
          ["self.SB_T1_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_IN_B16"],
          ["self.SB_T1_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_OUT_B16"],
          ["self.SB_T1_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_IN_B16"],
          ["self.SB_T1_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_OUT_B16"],
          ["self.SB_T1_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_IN_B16"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_OUT_B16"],
          ["self.SB_T1_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_IN_B16"],
          ["self.SB_T1_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_OUT_B16"],
          ["self.SB_T2_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_IN_B16"],
          ["self.SB_T2_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_OUT_B16"],
          ["self.SB_T2_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_IN_B16"],
          ["self.SB_T2_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_OUT_B16"],
          ["self.SB_T2_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_IN_B16"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_OUT_B16"],
          ["self.SB_T2_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_IN_B16"],
          ["self.SB_T2_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_OUT_B16"],
          ["self.SB_T3_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_IN_B16"],
          ["self.SB_T3_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_OUT_B16"],
          ["self.SB_T3_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_IN_B16"],
          ["self.SB_T3_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_OUT_B16"],
          ["self.SB_T3_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_IN_B16"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_OUT_B16"],
          ["self.SB_T3_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_IN_B16"],
          ["self.SB_T3_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_OUT_B16"],
          ["self.SB_T4_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_IN_B16"],
          ["self.SB_T4_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_OUT_B16"],
          ["self.SB_T4_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_IN_B16"],
          ["self.SB_T4_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_OUT_B16"],
          ["self.SB_T4_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_IN_B16"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_OUT_B16"],
          ["self.SB_T4_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_IN_B16"],
          ["self.SB_T4_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_OUT_B16"],
          ["self.clk","SB_ID0_5TRACKS_B16_alu_res.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B16_alu_res.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B16_alu_res.config.read"],
          ["read_data_mux.I.7","SB_ID0_5TRACKS_B16_alu_res.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B16_alu_res.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_IN_B1"],
          ["self.SB_T0_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_OUT_B1"],
          ["self.SB_T0_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_IN_B1"],
          ["self.SB_T0_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_OUT_B1"],
          ["self.SB_T0_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_IN_B1"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_OUT_B1"],
          ["self.SB_T0_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_IN_B1"],
          ["self.SB_T0_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_OUT_B1"],
          ["self.SB_T1_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_IN_B1"],
          ["self.SB_T1_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_OUT_B1"],
          ["self.SB_T1_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_IN_B1"],
          ["self.SB_T1_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_OUT_B1"],
          ["self.SB_T1_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_IN_B1"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_OUT_B1"],
          ["self.SB_T1_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_IN_B1"],
          ["self.SB_T1_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_OUT_B1"],
          ["self.SB_T2_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_IN_B1"],
          ["self.SB_T2_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_OUT_B1"],
          ["self.SB_T2_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_IN_B1"],
          ["self.SB_T2_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_OUT_B1"],
          ["self.SB_T2_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_IN_B1"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_OUT_B1"],
          ["self.SB_T2_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_IN_B1"],
          ["self.SB_T2_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_OUT_B1"],
          ["self.SB_T3_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_IN_B1"],
          ["self.SB_T3_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_OUT_B1"],
          ["self.SB_T3_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_IN_B1"],
          ["self.SB_T3_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_OUT_B1"],
          ["self.SB_T3_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_IN_B1"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_OUT_B1"],
          ["self.SB_T3_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_IN_B1"],
          ["self.SB_T3_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_OUT_B1"],
          ["self.SB_T4_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_IN_B1"],
          ["self.SB_T4_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_OUT_B1"],
          ["self.SB_T4_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_IN_B1"],
          ["self.SB_T4_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_OUT_B1"],
          ["self.SB_T4_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_IN_B1"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_OUT_B1"],
          ["self.SB_T4_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_IN_B1"],
          ["self.SB_T4_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_OUT_B1"],
          ["self.clk","SB_ID0_5TRACKS_B1_irq_res_p.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B1_irq_res_p.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B1_irq_res_p.config.read"],
          ["read_data_mux.I.6","SB_ID0_5TRACKS_B1_irq_res_p.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B1_irq_res_p.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"],
          ["coreir_eq_16_inst0.out","and_inst0.in0"],
          ["self.config.read.0","and_inst0.in1"],
          ["read_data_mux.EN.0","and_inst0.out"],
          ["coreir_eq_16_inst0.out","and_inst1.in0"],
          ["self.config.write.0","and_inst1.in1"],
          ["self.tile_id","coreir_eq_16_inst0.in0"],
          ["self.config.config_addr.0","coreir_eq_16_inst0.in1.0"],
          ["self.config.config_addr.10","coreir_eq_16_inst0.in1.10"],
          ["self.config.config_addr.11","coreir_eq_16_inst0.in1.11"],
          ["self.config.config_addr.12","coreir_eq_16_inst0.in1.12"],
          ["self.config.config_addr.13","coreir_eq_16_inst0.in1.13"],
          ["self.config.config_addr.14","coreir_eq_16_inst0.in1.14"],
          ["self.config.config_addr.15","coreir_eq_16_inst0.in1.15"],
          ["self.config.config_addr.1","coreir_eq_16_inst0.in1.1"],
          ["self.config.config_addr.2","coreir_eq_16_inst0.in1.2"],
          ["self.config.config_addr.3","coreir_eq_16_inst0.in1.3"],
          ["self.config.config_addr.4","coreir_eq_16_inst0.in1.4"],
          ["self.config.config_addr.5","coreir_eq_16_inst0.in1.5"],
          ["self.config.config_addr.6","coreir_eq_16_inst0.in1.6"],
          ["self.config.config_addr.7","coreir_eq_16_inst0.in1.7"],
          ["self.config.config_addr.8","coreir_eq_16_inst0.in1.8"],
          ["self.config.config_addr.9","coreir_eq_16_inst0.in1.9"],
          ["read_data_mux.O","read_config_data_or_inst0.in0"],
          ["self.read_config_data_in","read_config_data_or_inst0.in1"],
          ["self.read_config_data","read_config_data_or_inst0.out"],
          ["self.config.config_addr.16","read_data_mux.S.0"],
          ["self.config.config_addr.17","read_data_mux.S.1"],
          ["self.config.config_addr.18","read_data_mux.S.2"],
          ["self.config.config_addr.19","read_data_mux.S.3"],
          ["self.config.config_addr.20","read_data_mux.S.4"],
          ["self.config.config_addr.21","read_data_mux.S.5"],
          ["self.config.config_addr.22","read_data_mux.S.6"],
          ["self.config.config_addr.23","read_data_mux.S.7"],
          ["self.clk_out","self.clk"],
          ["self.config_out","self.config"],
          ["self.reset_out","self.reset"],
          ["self.stall_out","self.stall"]
        ]
      },
      "Tile_PE_unq5":{
        "type":["Record",[
          ["SB_T0_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T1_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T2_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T3_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_EAST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T4_WEST_SB_IN_B1",["Array",1,["Array",1,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B1",["Array",1,"Bit"]],
          ["SB_T0_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T0_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T0_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T1_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T1_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T2_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T2_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T3_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T3_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_NORTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_NORTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_SOUTH_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_SOUTH_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_EAST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_EAST_SB_OUT_B16",["Array",16,"Bit"]],
          ["SB_T4_WEST_SB_IN_B16",["Array",1,["Array",16,"BitIn"]]],
          ["SB_T4_WEST_SB_OUT_B16",["Array",16,"Bit"]],
          ["tile_id",["Array",16,"BitIn"]],
          ["stall",["Array",4,"BitIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["config",["Record",[["config_addr",["Array",32,"BitIn"]],["config_data",["Array",32,"BitIn"]],["read",["Array",1,"BitIn"]],["write",["Array",1,"BitIn"]]]]],
          ["clk",["Named","coreir.clkIn"]],
          ["read_config_data",["Array",32,"Bit"]],
          ["config_out",["Record",[["config_addr",["Array",32,"Bit"]],["config_data",["Array",32,"Bit"]],["read",["Array",1,"Bit"]],["write",["Array",1,"Bit"]]]]],
          ["clk_out",["Named","coreir.clk"]],
          ["reset_out",["Named","coreir.arst"]],
          ["stall_out",["Array",4,"Bit"]],
          ["read_config_data_in",["Array",32,"BitIn"]]
        ]],
        "instances":{
          "CB_bit0":{
            "modref":"global.CB_bit0"
          },
          "CB_bit1":{
            "modref":"global.CB_bit1"
          },
          "CB_bit2":{
            "modref":"global.CB_bit2"
          },
          "CB_data0":{
            "modref":"global.CB_data0"
          },
          "CB_data1":{
            "modref":"global.CB_data1"
          },
          "DECODE_FEATURE_0":{
            "modref":"global.Decode08"
          },
          "DECODE_FEATURE_1":{
            "modref":"global.Decode18"
          },
          "DECODE_FEATURE_2":{
            "modref":"global.Decode28"
          },
          "DECODE_FEATURE_3":{
            "modref":"global.Decode38"
          },
          "DECODE_FEATURE_4":{
            "modref":"global.Decode48"
          },
          "DECODE_FEATURE_5":{
            "modref":"global.Decode58"
          },
          "DECODE_FEATURE_6":{
            "modref":"global.Decode68"
          },
          "DECODE_FEATURE_7":{
            "modref":"global.Decode78"
          },
          "DECODE_FEATURE_8":{
            "modref":"global.Decode88"
          },
          "FEATURE_AND_0":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_1":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_2":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_3":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_4":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_5":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_6":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_7":{
            "modref":"corebit.and"
          },
          "FEATURE_AND_8":{
            "modref":"corebit.and"
          },
          "PE_inst0":{
            "modref":"global.PE_unq1"
          },
          "PowerDomainConfigReg_inst0":{
            "modref":"global.PowerDomainConfigReg"
          },
          "SB_ID0_5TRACKS_B16_alu_res":{
            "modref":"global.SB_ID0_5TRACKS_B16_alu_res_unq1"
          },
          "SB_ID0_5TRACKS_B1_irq_res_p":{
            "modref":"global.SB_ID0_5TRACKS_B1_irq_res_p_unq3"
          },
          "WIRE_SB_T0_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T0_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T0_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T1_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T1_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T2_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T2_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T3_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T3_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_EAST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_EAST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_NORTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_SOUTH_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "WIRE_SB_T4_WEST_SB_IN_B1":{
            "modref":"global.MuxWrapper_1_1"
          },
          "WIRE_SB_T4_WEST_SB_IN_B16":{
            "modref":"global.MuxWrapper_1_16"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "and_inst1":{
            "modref":"corebit.and"
          },
          "coreir_eq_16_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "read_config_data_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",32]}
          },
          "read_data_mux":{
            "modref":"global.MuxWithDefaultWrapper_9_32_8_0"
          }
        },
        "connections":[
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit0.I.9"],
          ["PE_inst0.bit0","CB_bit0.O"],
          ["self.clk","CB_bit0.clk"],
          ["self.config.config_addr.24","CB_bit0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit0.config.config_addr.7"],
          ["self.config.config_data","CB_bit0.config.config_data"],
          ["self.config.read","CB_bit0.config.read"],
          ["FEATURE_AND_1.out","CB_bit0.config.write.0"],
          ["read_data_mux.I.1","CB_bit0.read_config_data"],
          ["self.reset","CB_bit0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit1.I.9"],
          ["PE_inst0.bit1","CB_bit1.O"],
          ["self.clk","CB_bit1.clk"],
          ["self.config.config_addr.24","CB_bit1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit1.config.config_addr.7"],
          ["self.config.config_data","CB_bit1.config.config_data"],
          ["self.config.read","CB_bit1.config.read"],
          ["FEATURE_AND_2.out","CB_bit1.config.write.0"],
          ["read_data_mux.I.2","CB_bit1.read_config_data"],
          ["self.reset","CB_bit1.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B1.O","CB_bit2.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B1.O","CB_bit2.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B1.O","CB_bit2.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B1.O","CB_bit2.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B1.O","CB_bit2.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B1.O","CB_bit2.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B1.O","CB_bit2.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B1.O","CB_bit2.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B1.O","CB_bit2.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B1.O","CB_bit2.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B1.O","CB_bit2.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B1.O","CB_bit2.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B1.O","CB_bit2.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B1.O","CB_bit2.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B1.O","CB_bit2.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B1.O","CB_bit2.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B1.O","CB_bit2.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B1.O","CB_bit2.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B1.O","CB_bit2.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B1.O","CB_bit2.I.9"],
          ["PE_inst0.bit2","CB_bit2.O"],
          ["self.clk","CB_bit2.clk"],
          ["self.config.config_addr.24","CB_bit2.config.config_addr.0"],
          ["self.config.config_addr.25","CB_bit2.config.config_addr.1"],
          ["self.config.config_addr.26","CB_bit2.config.config_addr.2"],
          ["self.config.config_addr.27","CB_bit2.config.config_addr.3"],
          ["self.config.config_addr.28","CB_bit2.config.config_addr.4"],
          ["self.config.config_addr.29","CB_bit2.config.config_addr.5"],
          ["self.config.config_addr.30","CB_bit2.config.config_addr.6"],
          ["self.config.config_addr.31","CB_bit2.config.config_addr.7"],
          ["self.config.config_data","CB_bit2.config.config_data"],
          ["self.config.read","CB_bit2.config.read"],
          ["FEATURE_AND_3.out","CB_bit2.config.write.0"],
          ["read_data_mux.I.3","CB_bit2.read_config_data"],
          ["self.reset","CB_bit2.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data0.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data0.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data0.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data0.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data0.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data0.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data0.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data0.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data0.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data0.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data0.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data0.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data0.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data0.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data0.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data0.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data0.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data0.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data0.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data0.I.9"],
          ["PE_inst0.data0","CB_data0.O"],
          ["self.clk","CB_data0.clk"],
          ["self.config.config_addr.24","CB_data0.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data0.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data0.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data0.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data0.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data0.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data0.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data0.config.config_addr.7"],
          ["self.config.config_data","CB_data0.config.config_data"],
          ["self.config.read","CB_data0.config.read"],
          ["FEATURE_AND_4.out","CB_data0.config.write.0"],
          ["read_data_mux.I.4","CB_data0.read_config_data"],
          ["self.reset","CB_data0.reset"],
          ["WIRE_SB_T0_NORTH_SB_IN_B16.O","CB_data1.I.0"],
          ["WIRE_SB_T2_EAST_SB_IN_B16.O","CB_data1.I.10"],
          ["WIRE_SB_T2_WEST_SB_IN_B16.O","CB_data1.I.11"],
          ["WIRE_SB_T3_NORTH_SB_IN_B16.O","CB_data1.I.12"],
          ["WIRE_SB_T3_SOUTH_SB_IN_B16.O","CB_data1.I.13"],
          ["WIRE_SB_T3_EAST_SB_IN_B16.O","CB_data1.I.14"],
          ["WIRE_SB_T3_WEST_SB_IN_B16.O","CB_data1.I.15"],
          ["WIRE_SB_T4_NORTH_SB_IN_B16.O","CB_data1.I.16"],
          ["WIRE_SB_T4_SOUTH_SB_IN_B16.O","CB_data1.I.17"],
          ["WIRE_SB_T4_EAST_SB_IN_B16.O","CB_data1.I.18"],
          ["WIRE_SB_T4_WEST_SB_IN_B16.O","CB_data1.I.19"],
          ["WIRE_SB_T0_SOUTH_SB_IN_B16.O","CB_data1.I.1"],
          ["WIRE_SB_T0_EAST_SB_IN_B16.O","CB_data1.I.2"],
          ["WIRE_SB_T0_WEST_SB_IN_B16.O","CB_data1.I.3"],
          ["WIRE_SB_T1_NORTH_SB_IN_B16.O","CB_data1.I.4"],
          ["WIRE_SB_T1_SOUTH_SB_IN_B16.O","CB_data1.I.5"],
          ["WIRE_SB_T1_EAST_SB_IN_B16.O","CB_data1.I.6"],
          ["WIRE_SB_T1_WEST_SB_IN_B16.O","CB_data1.I.7"],
          ["WIRE_SB_T2_NORTH_SB_IN_B16.O","CB_data1.I.8"],
          ["WIRE_SB_T2_SOUTH_SB_IN_B16.O","CB_data1.I.9"],
          ["PE_inst0.data1","CB_data1.O"],
          ["self.clk","CB_data1.clk"],
          ["self.config.config_addr.24","CB_data1.config.config_addr.0"],
          ["self.config.config_addr.25","CB_data1.config.config_addr.1"],
          ["self.config.config_addr.26","CB_data1.config.config_addr.2"],
          ["self.config.config_addr.27","CB_data1.config.config_addr.3"],
          ["self.config.config_addr.28","CB_data1.config.config_addr.4"],
          ["self.config.config_addr.29","CB_data1.config.config_addr.5"],
          ["self.config.config_addr.30","CB_data1.config.config_addr.6"],
          ["self.config.config_addr.31","CB_data1.config.config_addr.7"],
          ["self.config.config_data","CB_data1.config.config_data"],
          ["self.config.read","CB_data1.config.read"],
          ["FEATURE_AND_5.out","CB_data1.config.write.0"],
          ["read_data_mux.I.5","CB_data1.read_config_data"],
          ["self.reset","CB_data1.reset"],
          ["self.config.config_addr.16","DECODE_FEATURE_0.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_0.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_0.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_0.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_0.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_0.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_0.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_0.I.7"],
          ["FEATURE_AND_0.in0","DECODE_FEATURE_0.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_1.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_1.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_1.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_1.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_1.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_1.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_1.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_1.I.7"],
          ["FEATURE_AND_1.in0","DECODE_FEATURE_1.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_2.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_2.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_2.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_2.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_2.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_2.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_2.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_2.I.7"],
          ["FEATURE_AND_2.in0","DECODE_FEATURE_2.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_3.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_3.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_3.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_3.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_3.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_3.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_3.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_3.I.7"],
          ["FEATURE_AND_3.in0","DECODE_FEATURE_3.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_4.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_4.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_4.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_4.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_4.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_4.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_4.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_4.I.7"],
          ["FEATURE_AND_4.in0","DECODE_FEATURE_4.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_5.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_5.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_5.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_5.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_5.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_5.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_5.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_5.I.7"],
          ["FEATURE_AND_5.in0","DECODE_FEATURE_5.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_6.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_6.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_6.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_6.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_6.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_6.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_6.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_6.I.7"],
          ["FEATURE_AND_6.in0","DECODE_FEATURE_6.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_7.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_7.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_7.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_7.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_7.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_7.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_7.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_7.I.7"],
          ["FEATURE_AND_7.in0","DECODE_FEATURE_7.O"],
          ["self.config.config_addr.16","DECODE_FEATURE_8.I.0"],
          ["self.config.config_addr.17","DECODE_FEATURE_8.I.1"],
          ["self.config.config_addr.18","DECODE_FEATURE_8.I.2"],
          ["self.config.config_addr.19","DECODE_FEATURE_8.I.3"],
          ["self.config.config_addr.20","DECODE_FEATURE_8.I.4"],
          ["self.config.config_addr.21","DECODE_FEATURE_8.I.5"],
          ["self.config.config_addr.22","DECODE_FEATURE_8.I.6"],
          ["self.config.config_addr.23","DECODE_FEATURE_8.I.7"],
          ["FEATURE_AND_8.in0","DECODE_FEATURE_8.O"],
          ["and_inst1.out","FEATURE_AND_0.in1"],
          ["PE_inst0.config.write.0","FEATURE_AND_0.out"],
          ["and_inst1.out","FEATURE_AND_1.in1"],
          ["and_inst1.out","FEATURE_AND_2.in1"],
          ["and_inst1.out","FEATURE_AND_3.in1"],
          ["and_inst1.out","FEATURE_AND_4.in1"],
          ["and_inst1.out","FEATURE_AND_5.in1"],
          ["and_inst1.out","FEATURE_AND_6.in1"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.config.write.0","FEATURE_AND_6.out"],
          ["and_inst1.out","FEATURE_AND_7.in1"],
          ["SB_ID0_5TRACKS_B16_alu_res.config.write.0","FEATURE_AND_7.out"],
          ["and_inst1.out","FEATURE_AND_8.in1"],
          ["PowerDomainConfigReg_inst0.config.write.0","FEATURE_AND_8.out"],
          ["SB_ID0_5TRACKS_B16_alu_res.alu_res","PE_inst0.alu_res"],
          ["self.clk","PE_inst0.clk"],
          ["self.config.config_addr.24","PE_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PE_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PE_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PE_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PE_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PE_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PE_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PE_inst0.config.config_addr.7"],
          ["self.config.config_data","PE_inst0.config.config_data"],
          ["self.config.read","PE_inst0.config.read"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.irq","PE_inst0.irq"],
          ["read_data_mux.I.0","PE_inst0.read_config_data"],
          ["SB_ID0_5TRACKS_B1_irq_res_p.res_p","PE_inst0.res_p"],
          ["self.reset","PE_inst0.reset"],
          ["self.clk","PowerDomainConfigReg_inst0.clk"],
          ["self.config.config_addr.24","PowerDomainConfigReg_inst0.config.config_addr.0"],
          ["self.config.config_addr.25","PowerDomainConfigReg_inst0.config.config_addr.1"],
          ["self.config.config_addr.26","PowerDomainConfigReg_inst0.config.config_addr.2"],
          ["self.config.config_addr.27","PowerDomainConfigReg_inst0.config.config_addr.3"],
          ["self.config.config_addr.28","PowerDomainConfigReg_inst0.config.config_addr.4"],
          ["self.config.config_addr.29","PowerDomainConfigReg_inst0.config.config_addr.5"],
          ["self.config.config_addr.30","PowerDomainConfigReg_inst0.config.config_addr.6"],
          ["self.config.config_addr.31","PowerDomainConfigReg_inst0.config.config_addr.7"],
          ["self.config.config_data","PowerDomainConfigReg_inst0.config.config_data"],
          ["self.config.read","PowerDomainConfigReg_inst0.config.read"],
          ["read_data_mux.I.8","PowerDomainConfigReg_inst0.read_config_data"],
          ["self.reset","PowerDomainConfigReg_inst0.reset"],
          ["self.SB_T0_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_IN_B16"],
          ["self.SB_T0_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_EAST_SB_OUT_B16"],
          ["self.SB_T0_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_IN_B16"],
          ["self.SB_T0_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_NORTH_SB_OUT_B16"],
          ["self.SB_T0_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_IN_B16"],
          ["self.SB_T0_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_SOUTH_SB_OUT_B16"],
          ["self.SB_T0_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_IN_B16"],
          ["self.SB_T0_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T0_WEST_SB_OUT_B16"],
          ["self.SB_T1_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_IN_B16"],
          ["self.SB_T1_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_EAST_SB_OUT_B16"],
          ["self.SB_T1_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_IN_B16"],
          ["self.SB_T1_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_NORTH_SB_OUT_B16"],
          ["self.SB_T1_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_IN_B16"],
          ["self.SB_T1_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_SOUTH_SB_OUT_B16"],
          ["self.SB_T1_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_IN_B16"],
          ["self.SB_T1_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T1_WEST_SB_OUT_B16"],
          ["self.SB_T2_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_IN_B16"],
          ["self.SB_T2_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_EAST_SB_OUT_B16"],
          ["self.SB_T2_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_IN_B16"],
          ["self.SB_T2_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_NORTH_SB_OUT_B16"],
          ["self.SB_T2_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_IN_B16"],
          ["self.SB_T2_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_SOUTH_SB_OUT_B16"],
          ["self.SB_T2_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_IN_B16"],
          ["self.SB_T2_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T2_WEST_SB_OUT_B16"],
          ["self.SB_T3_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_IN_B16"],
          ["self.SB_T3_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_EAST_SB_OUT_B16"],
          ["self.SB_T3_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_IN_B16"],
          ["self.SB_T3_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_NORTH_SB_OUT_B16"],
          ["self.SB_T3_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_IN_B16"],
          ["self.SB_T3_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_SOUTH_SB_OUT_B16"],
          ["self.SB_T3_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_IN_B16"],
          ["self.SB_T3_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T3_WEST_SB_OUT_B16"],
          ["self.SB_T4_EAST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_IN_B16"],
          ["self.SB_T4_EAST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_EAST_SB_OUT_B16"],
          ["self.SB_T4_NORTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_IN_B16"],
          ["self.SB_T4_NORTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_NORTH_SB_OUT_B16"],
          ["self.SB_T4_SOUTH_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_IN_B16"],
          ["self.SB_T4_SOUTH_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_SOUTH_SB_OUT_B16"],
          ["self.SB_T4_WEST_SB_IN_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_IN_B16"],
          ["self.SB_T4_WEST_SB_OUT_B16","SB_ID0_5TRACKS_B16_alu_res.SB_T4_WEST_SB_OUT_B16"],
          ["self.clk","SB_ID0_5TRACKS_B16_alu_res.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B16_alu_res.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B16_alu_res.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B16_alu_res.config.read"],
          ["read_data_mux.I.7","SB_ID0_5TRACKS_B16_alu_res.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B16_alu_res.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_IN_B1"],
          ["self.SB_T0_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_EAST_SB_OUT_B1"],
          ["self.SB_T0_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_IN_B1"],
          ["self.SB_T0_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_NORTH_SB_OUT_B1"],
          ["self.SB_T0_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_IN_B1"],
          ["self.SB_T0_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_SOUTH_SB_OUT_B1"],
          ["self.SB_T0_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_IN_B1"],
          ["self.SB_T0_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T0_WEST_SB_OUT_B1"],
          ["self.SB_T1_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_IN_B1"],
          ["self.SB_T1_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_EAST_SB_OUT_B1"],
          ["self.SB_T1_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_IN_B1"],
          ["self.SB_T1_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_NORTH_SB_OUT_B1"],
          ["self.SB_T1_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_IN_B1"],
          ["self.SB_T1_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_SOUTH_SB_OUT_B1"],
          ["self.SB_T1_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_IN_B1"],
          ["self.SB_T1_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T1_WEST_SB_OUT_B1"],
          ["self.SB_T2_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_IN_B1"],
          ["self.SB_T2_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_EAST_SB_OUT_B1"],
          ["self.SB_T2_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_IN_B1"],
          ["self.SB_T2_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_NORTH_SB_OUT_B1"],
          ["self.SB_T2_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_IN_B1"],
          ["self.SB_T2_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_SOUTH_SB_OUT_B1"],
          ["self.SB_T2_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_IN_B1"],
          ["self.SB_T2_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T2_WEST_SB_OUT_B1"],
          ["self.SB_T3_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_IN_B1"],
          ["self.SB_T3_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_EAST_SB_OUT_B1"],
          ["self.SB_T3_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_IN_B1"],
          ["self.SB_T3_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_NORTH_SB_OUT_B1"],
          ["self.SB_T3_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_IN_B1"],
          ["self.SB_T3_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_SOUTH_SB_OUT_B1"],
          ["self.SB_T3_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_IN_B1"],
          ["self.SB_T3_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T3_WEST_SB_OUT_B1"],
          ["self.SB_T4_EAST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_IN_B1"],
          ["self.SB_T4_EAST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_EAST_SB_OUT_B1"],
          ["self.SB_T4_NORTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_IN_B1"],
          ["self.SB_T4_NORTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_NORTH_SB_OUT_B1"],
          ["self.SB_T4_SOUTH_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_IN_B1"],
          ["self.SB_T4_SOUTH_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_SOUTH_SB_OUT_B1"],
          ["self.SB_T4_WEST_SB_IN_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_IN_B1"],
          ["self.SB_T4_WEST_SB_OUT_B1","SB_ID0_5TRACKS_B1_irq_res_p.SB_T4_WEST_SB_OUT_B1"],
          ["self.clk","SB_ID0_5TRACKS_B1_irq_res_p.clk"],
          ["self.config.config_addr.24","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.0"],
          ["self.config.config_addr.25","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.1"],
          ["self.config.config_addr.26","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.2"],
          ["self.config.config_addr.27","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.3"],
          ["self.config.config_addr.28","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.4"],
          ["self.config.config_addr.29","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.5"],
          ["self.config.config_addr.30","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.6"],
          ["self.config.config_addr.31","SB_ID0_5TRACKS_B1_irq_res_p.config.config_addr.7"],
          ["self.config.config_data","SB_ID0_5TRACKS_B1_irq_res_p.config.config_data"],
          ["self.config.read","SB_ID0_5TRACKS_B1_irq_res_p.config.read"],
          ["read_data_mux.I.6","SB_ID0_5TRACKS_B1_irq_res_p.read_config_data"],
          ["self.reset","SB_ID0_5TRACKS_B1_irq_res_p.reset"],
          ["self.SB_T0_EAST_SB_IN_B1","WIRE_SB_T0_EAST_SB_IN_B1.I"],
          ["self.SB_T0_EAST_SB_IN_B16","WIRE_SB_T0_EAST_SB_IN_B16.I"],
          ["self.SB_T0_NORTH_SB_IN_B1","WIRE_SB_T0_NORTH_SB_IN_B1.I"],
          ["self.SB_T0_NORTH_SB_IN_B16","WIRE_SB_T0_NORTH_SB_IN_B16.I"],
          ["self.SB_T0_SOUTH_SB_IN_B1","WIRE_SB_T0_SOUTH_SB_IN_B1.I"],
          ["self.SB_T0_SOUTH_SB_IN_B16","WIRE_SB_T0_SOUTH_SB_IN_B16.I"],
          ["self.SB_T0_WEST_SB_IN_B1","WIRE_SB_T0_WEST_SB_IN_B1.I"],
          ["self.SB_T0_WEST_SB_IN_B16","WIRE_SB_T0_WEST_SB_IN_B16.I"],
          ["self.SB_T1_EAST_SB_IN_B1","WIRE_SB_T1_EAST_SB_IN_B1.I"],
          ["self.SB_T1_EAST_SB_IN_B16","WIRE_SB_T1_EAST_SB_IN_B16.I"],
          ["self.SB_T1_NORTH_SB_IN_B1","WIRE_SB_T1_NORTH_SB_IN_B1.I"],
          ["self.SB_T1_NORTH_SB_IN_B16","WIRE_SB_T1_NORTH_SB_IN_B16.I"],
          ["self.SB_T1_SOUTH_SB_IN_B1","WIRE_SB_T1_SOUTH_SB_IN_B1.I"],
          ["self.SB_T1_SOUTH_SB_IN_B16","WIRE_SB_T1_SOUTH_SB_IN_B16.I"],
          ["self.SB_T1_WEST_SB_IN_B1","WIRE_SB_T1_WEST_SB_IN_B1.I"],
          ["self.SB_T1_WEST_SB_IN_B16","WIRE_SB_T1_WEST_SB_IN_B16.I"],
          ["self.SB_T2_EAST_SB_IN_B1","WIRE_SB_T2_EAST_SB_IN_B1.I"],
          ["self.SB_T2_EAST_SB_IN_B16","WIRE_SB_T2_EAST_SB_IN_B16.I"],
          ["self.SB_T2_NORTH_SB_IN_B1","WIRE_SB_T2_NORTH_SB_IN_B1.I"],
          ["self.SB_T2_NORTH_SB_IN_B16","WIRE_SB_T2_NORTH_SB_IN_B16.I"],
          ["self.SB_T2_SOUTH_SB_IN_B1","WIRE_SB_T2_SOUTH_SB_IN_B1.I"],
          ["self.SB_T2_SOUTH_SB_IN_B16","WIRE_SB_T2_SOUTH_SB_IN_B16.I"],
          ["self.SB_T2_WEST_SB_IN_B1","WIRE_SB_T2_WEST_SB_IN_B1.I"],
          ["self.SB_T2_WEST_SB_IN_B16","WIRE_SB_T2_WEST_SB_IN_B16.I"],
          ["self.SB_T3_EAST_SB_IN_B1","WIRE_SB_T3_EAST_SB_IN_B1.I"],
          ["self.SB_T3_EAST_SB_IN_B16","WIRE_SB_T3_EAST_SB_IN_B16.I"],
          ["self.SB_T3_NORTH_SB_IN_B1","WIRE_SB_T3_NORTH_SB_IN_B1.I"],
          ["self.SB_T3_NORTH_SB_IN_B16","WIRE_SB_T3_NORTH_SB_IN_B16.I"],
          ["self.SB_T3_SOUTH_SB_IN_B1","WIRE_SB_T3_SOUTH_SB_IN_B1.I"],
          ["self.SB_T3_SOUTH_SB_IN_B16","WIRE_SB_T3_SOUTH_SB_IN_B16.I"],
          ["self.SB_T3_WEST_SB_IN_B1","WIRE_SB_T3_WEST_SB_IN_B1.I"],
          ["self.SB_T3_WEST_SB_IN_B16","WIRE_SB_T3_WEST_SB_IN_B16.I"],
          ["self.SB_T4_EAST_SB_IN_B1","WIRE_SB_T4_EAST_SB_IN_B1.I"],
          ["self.SB_T4_EAST_SB_IN_B16","WIRE_SB_T4_EAST_SB_IN_B16.I"],
          ["self.SB_T4_NORTH_SB_IN_B1","WIRE_SB_T4_NORTH_SB_IN_B1.I"],
          ["self.SB_T4_NORTH_SB_IN_B16","WIRE_SB_T4_NORTH_SB_IN_B16.I"],
          ["self.SB_T4_SOUTH_SB_IN_B1","WIRE_SB_T4_SOUTH_SB_IN_B1.I"],
          ["self.SB_T4_SOUTH_SB_IN_B16","WIRE_SB_T4_SOUTH_SB_IN_B16.I"],
          ["self.SB_T4_WEST_SB_IN_B1","WIRE_SB_T4_WEST_SB_IN_B1.I"],
          ["self.SB_T4_WEST_SB_IN_B16","WIRE_SB_T4_WEST_SB_IN_B16.I"],
          ["coreir_eq_16_inst0.out","and_inst0.in0"],
          ["self.config.read.0","and_inst0.in1"],
          ["read_data_mux.EN.0","and_inst0.out"],
          ["coreir_eq_16_inst0.out","and_inst1.in0"],
          ["self.config.write.0","and_inst1.in1"],
          ["self.tile_id","coreir_eq_16_inst0.in0"],
          ["self.config.config_addr.0","coreir_eq_16_inst0.in1.0"],
          ["self.config.config_addr.10","coreir_eq_16_inst0.in1.10"],
          ["self.config.config_addr.11","coreir_eq_16_inst0.in1.11"],
          ["self.config.config_addr.12","coreir_eq_16_inst0.in1.12"],
          ["self.config.config_addr.13","coreir_eq_16_inst0.in1.13"],
          ["self.config.config_addr.14","coreir_eq_16_inst0.in1.14"],
          ["self.config.config_addr.15","coreir_eq_16_inst0.in1.15"],
          ["self.config.config_addr.1","coreir_eq_16_inst0.in1.1"],
          ["self.config.config_addr.2","coreir_eq_16_inst0.in1.2"],
          ["self.config.config_addr.3","coreir_eq_16_inst0.in1.3"],
          ["self.config.config_addr.4","coreir_eq_16_inst0.in1.4"],
          ["self.config.config_addr.5","coreir_eq_16_inst0.in1.5"],
          ["self.config.config_addr.6","coreir_eq_16_inst0.in1.6"],
          ["self.config.config_addr.7","coreir_eq_16_inst0.in1.7"],
          ["self.config.config_addr.8","coreir_eq_16_inst0.in1.8"],
          ["self.config.config_addr.9","coreir_eq_16_inst0.in1.9"],
          ["read_data_mux.O","read_config_data_or_inst0.in0"],
          ["self.read_config_data_in","read_config_data_or_inst0.in1"],
          ["self.read_config_data","read_config_data_or_inst0.out"],
          ["self.config.config_addr.16","read_data_mux.S.0"],
          ["self.config.config_addr.17","read_data_mux.S.1"],
          ["self.config.config_addr.18","read_data_mux.S.2"],
          ["self.config.config_addr.19","read_data_mux.S.3"],
          ["self.config.config_addr.20","read_data_mux.S.4"],
          ["self.config.config_addr.21","read_data_mux.S.5"],
          ["self.config.config_addr.22","read_data_mux.S.6"],
          ["self.config.config_addr.23","read_data_mux.S.7"],
          ["self.clk_out","self.clk"],
          ["self.config_out","self.config"],
          ["self.reset_out","self.reset"],
          ["self.stall_out","self.stall"]
        ]
      },
      "Tile_io_core":{
        "type":["Record",[
          ["tile_id",["Array",16,"BitIn"]],
          ["glb2io_1",["Array",1,"BitIn"]],
          ["f2io_1",["Array",1,["Array",1,"BitIn"]]],
          ["io2glb_1",["Array",1,"Bit"]],
          ["io2f_1",["Array",1,"Bit"]],
          ["glb2io_16",["Array",16,"BitIn"]],
          ["f2io_16",["Array",1,["Array",16,"BitIn"]]],
          ["io2glb_16",["Array",16,"Bit"]],
          ["io2f_16",["Array",16,"Bit"]]
        ]],
        "instances":{
          "CB_f2io_1":{
            "modref":"global.CB_f2io_1"
          },
          "CB_f2io_16":{
            "modref":"global.CB_f2io_16"
          },
          "io_core_inst0":{
            "modref":"global.io_core"
          }
        },
        "connections":[
          ["self.f2io_1","CB_f2io_1.I"],
          ["io_core_inst0.f2io_1","CB_f2io_1.O"],
          ["self.f2io_16","CB_f2io_16.I"],
          ["io_core_inst0.f2io_16","CB_f2io_16.O"],
          ["self.glb2io_1","io_core_inst0.glb2io_1"],
          ["self.glb2io_16","io_core_inst0.glb2io_16"],
          ["self.io2f_1","io_core_inst0.io2f_1"],
          ["self.io2f_16","io_core_inst0.io2f_16"],
          ["self.io2glb_1","io_core_inst0.io2glb_1"],
          ["self.io2glb_16","io_core_inst0.io2glb_16"]
        ]
      },
      "WrappedPE":{
        "type":["Record",[
          ["inst",["Array",66,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"]
        ]],
        "instances":{
          "PE_inst0":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["self.CLK","PE_inst0.CLK"],
          ["self.O0","PE_inst0.O0"],
          ["self.O1","PE_inst0.O1"],
          ["self.O2","PE_inst0.O2"],
          ["self.bit0","PE_inst0.bit0"],
          ["self.bit1","PE_inst0.bit1"],
          ["self.bit2","PE_inst0.bit2"],
          ["self.data0","PE_inst0.data0"],
          ["self.data1","PE_inst0.data1"],
          ["self.inst.0","PE_inst0.inst.alu.0"],
          ["self.inst.1","PE_inst0.inst.alu.1"],
          ["self.inst.2","PE_inst0.inst.alu.2"],
          ["self.inst.3","PE_inst0.inst.alu.3"],
          ["self.inst.4","PE_inst0.inst.alu.4"],
          ["self.inst.5","PE_inst0.inst.alu.5"],
          ["self.inst.6","PE_inst0.inst.alu.6"],
          ["self.inst.7","PE_inst0.inst.alu.7"],
          ["self.inst.59","PE_inst0.inst.bit0"],
          ["self.inst.62","PE_inst0.inst.bit1"],
          ["self.inst.65","PE_inst0.inst.bit2"],
          ["self.inst.17","PE_inst0.inst.cond.0"],
          ["self.inst.18","PE_inst0.inst.cond.1"],
          ["self.inst.19","PE_inst0.inst.cond.2"],
          ["self.inst.20","PE_inst0.inst.cond.3"],
          ["self.inst.23","PE_inst0.inst.data0.0"],
          ["self.inst.33","PE_inst0.inst.data0.10"],
          ["self.inst.34","PE_inst0.inst.data0.11"],
          ["self.inst.35","PE_inst0.inst.data0.12"],
          ["self.inst.36","PE_inst0.inst.data0.13"],
          ["self.inst.37","PE_inst0.inst.data0.14"],
          ["self.inst.38","PE_inst0.inst.data0.15"],
          ["self.inst.24","PE_inst0.inst.data0.1"],
          ["self.inst.25","PE_inst0.inst.data0.2"],
          ["self.inst.26","PE_inst0.inst.data0.3"],
          ["self.inst.27","PE_inst0.inst.data0.4"],
          ["self.inst.28","PE_inst0.inst.data0.5"],
          ["self.inst.29","PE_inst0.inst.data0.6"],
          ["self.inst.30","PE_inst0.inst.data0.7"],
          ["self.inst.31","PE_inst0.inst.data0.8"],
          ["self.inst.32","PE_inst0.inst.data0.9"],
          ["self.inst.41","PE_inst0.inst.data1.0"],
          ["self.inst.51","PE_inst0.inst.data1.10"],
          ["self.inst.52","PE_inst0.inst.data1.11"],
          ["self.inst.53","PE_inst0.inst.data1.12"],
          ["self.inst.54","PE_inst0.inst.data1.13"],
          ["self.inst.55","PE_inst0.inst.data1.14"],
          ["self.inst.56","PE_inst0.inst.data1.15"],
          ["self.inst.42","PE_inst0.inst.data1.1"],
          ["self.inst.43","PE_inst0.inst.data1.2"],
          ["self.inst.44","PE_inst0.inst.data1.3"],
          ["self.inst.45","PE_inst0.inst.data1.4"],
          ["self.inst.46","PE_inst0.inst.data1.5"],
          ["self.inst.47","PE_inst0.inst.data1.6"],
          ["self.inst.48","PE_inst0.inst.data1.7"],
          ["self.inst.49","PE_inst0.inst.data1.8"],
          ["self.inst.50","PE_inst0.inst.data1.9"],
          ["self.inst.9","PE_inst0.inst.lut.0"],
          ["self.inst.10","PE_inst0.inst.lut.1"],
          ["self.inst.11","PE_inst0.inst.lut.2"],
          ["self.inst.12","PE_inst0.inst.lut.3"],
          ["self.inst.13","PE_inst0.inst.lut.4"],
          ["self.inst.14","PE_inst0.inst.lut.5"],
          ["self.inst.15","PE_inst0.inst.lut.6"],
          ["self.inst.16","PE_inst0.inst.lut.7"],
          ["self.inst.21","PE_inst0.inst.rega.0"],
          ["self.inst.22","PE_inst0.inst.rega.1"],
          ["self.inst.39","PE_inst0.inst.regb.0"],
          ["self.inst.40","PE_inst0.inst.regb.1"],
          ["self.inst.57","PE_inst0.inst.regd.0"],
          ["self.inst.58","PE_inst0.inst.regd.1"],
          ["self.inst.60","PE_inst0.inst.rege.0"],
          ["self.inst.61","PE_inst0.inst.rege.1"],
          ["self.inst.63","PE_inst0.inst.regf.0"],
          ["self.inst.64","PE_inst0.inst.regf.1"],
          ["self.inst.8","PE_inst0.inst.signed_.0"]
        ]
      },
      "ZextWrapper_1_32":{
        "type":["Record",[
          ["I",["Array",1,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.O.10","bit_const_0_None.out"],
          ["self.O.11","bit_const_0_None.out"],
          ["self.O.12","bit_const_0_None.out"],
          ["self.O.13","bit_const_0_None.out"],
          ["self.O.14","bit_const_0_None.out"],
          ["self.O.15","bit_const_0_None.out"],
          ["self.O.16","bit_const_0_None.out"],
          ["self.O.17","bit_const_0_None.out"],
          ["self.O.18","bit_const_0_None.out"],
          ["self.O.19","bit_const_0_None.out"],
          ["self.O.1","bit_const_0_None.out"],
          ["self.O.20","bit_const_0_None.out"],
          ["self.O.21","bit_const_0_None.out"],
          ["self.O.22","bit_const_0_None.out"],
          ["self.O.23","bit_const_0_None.out"],
          ["self.O.24","bit_const_0_None.out"],
          ["self.O.25","bit_const_0_None.out"],
          ["self.O.26","bit_const_0_None.out"],
          ["self.O.27","bit_const_0_None.out"],
          ["self.O.28","bit_const_0_None.out"],
          ["self.O.29","bit_const_0_None.out"],
          ["self.O.2","bit_const_0_None.out"],
          ["self.O.30","bit_const_0_None.out"],
          ["self.O.31","bit_const_0_None.out"],
          ["self.O.3","bit_const_0_None.out"],
          ["self.O.4","bit_const_0_None.out"],
          ["self.O.5","bit_const_0_None.out"],
          ["self.O.6","bit_const_0_None.out"],
          ["self.O.7","bit_const_0_None.out"],
          ["self.O.8","bit_const_0_None.out"],
          ["self.O.9","bit_const_0_None.out"],
          ["self.O.0","self.I.0"]
        ]
      },
      "ZextWrapper_2_32":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.O.10","bit_const_0_None.out"],
          ["self.O.11","bit_const_0_None.out"],
          ["self.O.12","bit_const_0_None.out"],
          ["self.O.13","bit_const_0_None.out"],
          ["self.O.14","bit_const_0_None.out"],
          ["self.O.15","bit_const_0_None.out"],
          ["self.O.16","bit_const_0_None.out"],
          ["self.O.17","bit_const_0_None.out"],
          ["self.O.18","bit_const_0_None.out"],
          ["self.O.19","bit_const_0_None.out"],
          ["self.O.20","bit_const_0_None.out"],
          ["self.O.21","bit_const_0_None.out"],
          ["self.O.22","bit_const_0_None.out"],
          ["self.O.23","bit_const_0_None.out"],
          ["self.O.24","bit_const_0_None.out"],
          ["self.O.25","bit_const_0_None.out"],
          ["self.O.26","bit_const_0_None.out"],
          ["self.O.27","bit_const_0_None.out"],
          ["self.O.28","bit_const_0_None.out"],
          ["self.O.29","bit_const_0_None.out"],
          ["self.O.2","bit_const_0_None.out"],
          ["self.O.30","bit_const_0_None.out"],
          ["self.O.31","bit_const_0_None.out"],
          ["self.O.3","bit_const_0_None.out"],
          ["self.O.4","bit_const_0_None.out"],
          ["self.O.5","bit_const_0_None.out"],
          ["self.O.6","bit_const_0_None.out"],
          ["self.O.7","bit_const_0_None.out"],
          ["self.O.8","bit_const_0_None.out"],
          ["self.O.9","bit_const_0_None.out"],
          ["self.O.0","self.I.0"],
          ["self.O.1","self.I.1"]
        ]
      },
      "ZextWrapper_3_32":{
        "type":["Record",[
          ["I",["Array",3,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.O.10","bit_const_0_None.out"],
          ["self.O.11","bit_const_0_None.out"],
          ["self.O.12","bit_const_0_None.out"],
          ["self.O.13","bit_const_0_None.out"],
          ["self.O.14","bit_const_0_None.out"],
          ["self.O.15","bit_const_0_None.out"],
          ["self.O.16","bit_const_0_None.out"],
          ["self.O.17","bit_const_0_None.out"],
          ["self.O.18","bit_const_0_None.out"],
          ["self.O.19","bit_const_0_None.out"],
          ["self.O.20","bit_const_0_None.out"],
          ["self.O.21","bit_const_0_None.out"],
          ["self.O.22","bit_const_0_None.out"],
          ["self.O.23","bit_const_0_None.out"],
          ["self.O.24","bit_const_0_None.out"],
          ["self.O.25","bit_const_0_None.out"],
          ["self.O.26","bit_const_0_None.out"],
          ["self.O.27","bit_const_0_None.out"],
          ["self.O.28","bit_const_0_None.out"],
          ["self.O.29","bit_const_0_None.out"],
          ["self.O.30","bit_const_0_None.out"],
          ["self.O.31","bit_const_0_None.out"],
          ["self.O.3","bit_const_0_None.out"],
          ["self.O.4","bit_const_0_None.out"],
          ["self.O.5","bit_const_0_None.out"],
          ["self.O.6","bit_const_0_None.out"],
          ["self.O.7","bit_const_0_None.out"],
          ["self.O.8","bit_const_0_None.out"],
          ["self.O.9","bit_const_0_None.out"],
          ["self.O.0","self.I.0"],
          ["self.O.1","self.I.1"],
          ["self.O.2","self.I.2"]
        ]
      },
      "ZextWrapper_5_32":{
        "type":["Record",[
          ["I",["Array",5,"BitIn"]],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.O.10","bit_const_0_None.out"],
          ["self.O.11","bit_const_0_None.out"],
          ["self.O.12","bit_const_0_None.out"],
          ["self.O.13","bit_const_0_None.out"],
          ["self.O.14","bit_const_0_None.out"],
          ["self.O.15","bit_const_0_None.out"],
          ["self.O.16","bit_const_0_None.out"],
          ["self.O.17","bit_const_0_None.out"],
          ["self.O.18","bit_const_0_None.out"],
          ["self.O.19","bit_const_0_None.out"],
          ["self.O.20","bit_const_0_None.out"],
          ["self.O.21","bit_const_0_None.out"],
          ["self.O.22","bit_const_0_None.out"],
          ["self.O.23","bit_const_0_None.out"],
          ["self.O.24","bit_const_0_None.out"],
          ["self.O.25","bit_const_0_None.out"],
          ["self.O.26","bit_const_0_None.out"],
          ["self.O.27","bit_const_0_None.out"],
          ["self.O.28","bit_const_0_None.out"],
          ["self.O.29","bit_const_0_None.out"],
          ["self.O.30","bit_const_0_None.out"],
          ["self.O.31","bit_const_0_None.out"],
          ["self.O.5","bit_const_0_None.out"],
          ["self.O.6","bit_const_0_None.out"],
          ["self.O.7","bit_const_0_None.out"],
          ["self.O.8","bit_const_0_None.out"],
          ["self.O.9","bit_const_0_None.out"],
          ["self.O.0","self.I.0"],
          ["self.O.1","self.I.1"],
          ["self.O.2","self.I.2"],
          ["self.O.3","self.I.3"],
          ["self.O.4","self.I.4"]
        ]
      },
      "_lut":{
        "type":["Record",[
          ["lut",["Array",8,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "and8_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",8]}
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_1_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h01"]}
          },
          "lshr8_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["lshr8_inst0.out","and8_inst0.in0"],
          ["const_1_8.out","and8_inst0.in1"],
          ["self.O","and8_inst0.out.0"],
          ["lshr8_inst0.in1.3","bit_const_0_None.out"],
          ["lshr8_inst0.in1.4","bit_const_0_None.out"],
          ["lshr8_inst0.in1.5","bit_const_0_None.out"],
          ["lshr8_inst0.in1.6","bit_const_0_None.out"],
          ["lshr8_inst0.in1.7","bit_const_0_None.out"],
          ["self.lut","lshr8_inst0.in0"],
          ["self.bit0","lshr8_inst0.in1.0"],
          ["self.bit1","lshr8_inst0.in1.1"],
          ["self.bit2","lshr8_inst0.in1.2"]
        ]
      },
      "adc":{
        "type":["Record",[
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["c","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "coreir_add17_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "coreir_add17_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          }
        },
        "connections":[
          ["coreir_add17_inst0.in0.16","bit_const_0_None.out"],
          ["coreir_add17_inst0.in1.16","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.10","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.11","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.12","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.13","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.14","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.15","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.16","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.1","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.2","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.3","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.4","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.5","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.6","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.7","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.8","bit_const_0_None.out"],
          ["coreir_add17_inst1.in1.9","bit_const_0_None.out"],
          ["self.a.0","coreir_add17_inst0.in0.0"],
          ["self.a.10","coreir_add17_inst0.in0.10"],
          ["self.a.11","coreir_add17_inst0.in0.11"],
          ["self.a.12","coreir_add17_inst0.in0.12"],
          ["self.a.13","coreir_add17_inst0.in0.13"],
          ["self.a.14","coreir_add17_inst0.in0.14"],
          ["self.a.15","coreir_add17_inst0.in0.15"],
          ["self.a.1","coreir_add17_inst0.in0.1"],
          ["self.a.2","coreir_add17_inst0.in0.2"],
          ["self.a.3","coreir_add17_inst0.in0.3"],
          ["self.a.4","coreir_add17_inst0.in0.4"],
          ["self.a.5","coreir_add17_inst0.in0.5"],
          ["self.a.6","coreir_add17_inst0.in0.6"],
          ["self.a.7","coreir_add17_inst0.in0.7"],
          ["self.a.8","coreir_add17_inst0.in0.8"],
          ["self.a.9","coreir_add17_inst0.in0.9"],
          ["self.b.0","coreir_add17_inst0.in1.0"],
          ["self.b.10","coreir_add17_inst0.in1.10"],
          ["self.b.11","coreir_add17_inst0.in1.11"],
          ["self.b.12","coreir_add17_inst0.in1.12"],
          ["self.b.13","coreir_add17_inst0.in1.13"],
          ["self.b.14","coreir_add17_inst0.in1.14"],
          ["self.b.15","coreir_add17_inst0.in1.15"],
          ["self.b.1","coreir_add17_inst0.in1.1"],
          ["self.b.2","coreir_add17_inst0.in1.2"],
          ["self.b.3","coreir_add17_inst0.in1.3"],
          ["self.b.4","coreir_add17_inst0.in1.4"],
          ["self.b.5","coreir_add17_inst0.in1.5"],
          ["self.b.6","coreir_add17_inst0.in1.6"],
          ["self.b.7","coreir_add17_inst0.in1.7"],
          ["self.b.8","coreir_add17_inst0.in1.8"],
          ["self.b.9","coreir_add17_inst0.in1.9"],
          ["coreir_add17_inst1.in0","coreir_add17_inst0.out"],
          ["self.c","coreir_add17_inst1.in1.0"],
          ["self.O0.0","coreir_add17_inst1.out.0"],
          ["self.O0.10","coreir_add17_inst1.out.10"],
          ["self.O0.11","coreir_add17_inst1.out.11"],
          ["self.O0.12","coreir_add17_inst1.out.12"],
          ["self.O0.13","coreir_add17_inst1.out.13"],
          ["self.O0.14","coreir_add17_inst1.out.14"],
          ["self.O0.15","coreir_add17_inst1.out.15"],
          ["self.O1","coreir_add17_inst1.out.16"],
          ["self.O0.1","coreir_add17_inst1.out.1"],
          ["self.O0.2","coreir_add17_inst1.out.2"],
          ["self.O0.3","coreir_add17_inst1.out.3"],
          ["self.O0.4","coreir_add17_inst1.out.4"],
          ["self.O0.5","coreir_add17_inst1.out.5"],
          ["self.O0.6","coreir_add17_inst1.out.6"],
          ["self.O0.7","coreir_add17_inst1.out.7"],
          ["self.O0.8","coreir_add17_inst1.out.8"],
          ["self.O0.9","coreir_add17_inst1.out.9"]
        ]
      },
      "alu":{
        "type":["Record",[
          ["inst",["Record",[["alu",["Array",8,"BitIn"]],["signed_",["Array",1,"BitIn"]],["lut",["Array",8,"BitIn"]],["cond",["Array",4,"BitIn"]],["rega",["Array",2,"BitIn"]],["data0",["Array",16,"BitIn"]],["regb",["Array",2,"BitIn"]],["data1",["Array",16,"BitIn"]],["regd",["Array",2,"BitIn"]],["bit0","BitIn"],["rege",["Array",2,"BitIn"]],["bit1","BitIn"],["regf",["Array",2,"BitIn"]],["bit2","BitIn"]]]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["d","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5","Bit"]
        ]],
        "instances":{
          "Invert16_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",16]}
          },
          "Invert8_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",8]}
          },
          "Mux2xOutBit_inst0":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst1":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst10":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst11":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst12":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst13":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst14":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst15":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst16":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst17":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst18":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst19":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst2":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst20":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst21":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst22":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst23":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst24":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst25":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst26":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst27":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst28":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst29":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst3":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst30":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst31":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst32":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst4":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst5":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst6":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst7":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst8":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst9":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutSInt16_inst0":{
            "modref":"global.Mux2xOutSInt16"
          },
          "Mux2xOutSInt16_inst1":{
            "modref":"global.Mux2xOutSInt16"
          },
          "Mux2xOutSInt16_inst2":{
            "modref":"global.Mux2xOutSInt16"
          },
          "Mux2xOutSInt16_inst3":{
            "modref":"global.Mux2xOutSInt16"
          },
          "Mux2xOutSInt16_inst4":{
            "modref":"global.Mux2xOutSInt16"
          },
          "Mux2xOutSInt16_inst5":{
            "modref":"global.Mux2xOutSInt16"
          },
          "Mux2xOutSInt16_inst6":{
            "modref":"global.Mux2xOutSInt16"
          },
          "Mux2xOutSInt8_inst0":{
            "modref":"global.Mux2xOutSInt8"
          },
          "Mux2xOutSInt8_inst1":{
            "modref":"global.Mux2xOutSInt8"
          },
          "Mux2xOutSInt8_inst2":{
            "modref":"global.Mux2xOutSInt8"
          },
          "Mux2xOutUInt16_inst0":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst1":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst10":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst11":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst12":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst13":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst14":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst15":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst16":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst17":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst18":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst19":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst2":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst20":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst21":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst22":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst23":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst24":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst25":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst26":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst27":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst28":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst29":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst3":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst30":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst31":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst32":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst33":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst34":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst35":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst36":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst37":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst38":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst39":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst4":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst40":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst41":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst42":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst43":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst44":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst45":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst46":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst47":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst48":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst49":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst5":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst50":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst51":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst52":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst53":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst54":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst55":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst56":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst57":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst58":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst59":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst6":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst60":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst61":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst62":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst7":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst8":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst9":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt32_inst0":{
            "modref":"global.Mux2xOutUInt32"
          },
          "Mux2xOutUInt32_inst1":{
            "modref":"global.Mux2xOutUInt32"
          },
          "Mux2xOutUInt32_inst2":{
            "modref":"global.Mux2xOutUInt32"
          },
          "Mux2xOutUInt8_inst0":{
            "modref":"global.Mux2xOutUInt8"
          },
          "Mux2xOutUInt8_inst1":{
            "modref":"global.Mux2xOutUInt8"
          },
          "Mux2xSInt16_inst0":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xUInt16_inst0":{
            "modref":"global.Mux2xUInt16"
          },
          "Mux2xUInt16_inst1":{
            "modref":"global.Mux2xUInt16"
          },
          "Mux2xUInt16_inst2":{
            "modref":"global.Mux2xUInt16"
          },
          "Negate16_inst0":{
            "modref":"global.Negate16"
          },
          "Negate8_inst0":{
            "modref":"global.Negate8"
          },
          "Sub16_inst0":{
            "modref":"global.Sub16"
          },
          "Sub8_inst0":{
            "modref":"global.Sub8"
          },
          "Sub8_inst1":{
            "modref":"global.Sub8_unq1"
          },
          "Sub8_inst2":{
            "modref":"global.Sub8_unq1"
          },
          "Sub8_inst3":{
            "modref":"global.Sub8_unq1"
          },
          "adc_inst0":{
            "modref":"global.adc"
          },
          "adc_inst1":{
            "modref":"global.adc"
          },
          "and16_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst1":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst10":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst11":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst12":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst2":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst3":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst4":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst5":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst6":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst7":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst8":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and16_inst9":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "const_11_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0b"]}
          },
          "const_127_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007f"]}
          },
          "const_127_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h7f"]}
          },
          "const_128_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "const_12_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0c"]}
          },
          "const_13_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0d"]}
          },
          "const_146_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h92"]}
          },
          "const_147_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h93"]}
          },
          "const_148_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h94"]}
          },
          "const_149_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h95"]}
          },
          "const_150_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h96"]}
          },
          "const_15_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0f"]}
          },
          "const_17_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h11"]}
          },
          "const_18_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h12"]}
          },
          "const_19_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h13"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "const_1_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_1_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h01"]}
          },
          "const_20_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h14"]}
          },
          "const_21_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h15"]}
          },
          "const_22_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h16"]}
          },
          "const_255_9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",9]},
            "modargs":{"value":[["BitVector",9],"9'h0ff"]}
          },
          "const_2_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_32640_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h7f80"]}
          },
          "const_32768_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h8000"]}
          },
          "const_3_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_3_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h03"]}
          },
          "const_4_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_4_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h04"]}
          },
          "const_5_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "const_5_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h05"]}
          },
          "const_65409_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff81"]}
          },
          "const_6_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_7_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_8_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h08"]}
          },
          "corebit_eq_inst0":{
            "modref":"global.corebit_eq"
          },
          "corebit_eq_inst1":{
            "modref":"global.corebit_eq"
          },
          "corebit_eq_inst2":{
            "modref":"global.corebit_eq"
          },
          "corebit_eq_inst3":{
            "modref":"global.corebit_eq"
          },
          "corebit_eq_inst4":{
            "modref":"global.corebit_eq"
          },
          "corebit_eq_inst5":{
            "modref":"global.corebit_eq"
          },
          "corebit_eq_inst6":{
            "modref":"global.corebit_eq"
          },
          "corebit_eq_inst7":{
            "modref":"global.corebit_eq"
          },
          "coreir_add16_inst0":{
            "genref":"float.add",
            "genargs":{"exp_bits":["Int",8], "frac_bits":["Int",7]}
          },
          "coreir_add16_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coreir_add8_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",8]}
          },
          "coreir_add8_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",8]}
          },
          "coreir_add8_inst2":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",8]}
          },
          "coreir_add9_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",9]}
          },
          "coreir_eq_16_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "coreir_eq_1_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "coreir_eq_1_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "coreir_eq_1_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "coreir_eq_1_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "coreir_eq_1_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst15":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst16":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst17":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst18":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst19":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst20":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst21":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst22":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst23":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst24":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst25":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst26":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst27":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst28":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst29":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst30":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst31":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst32":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst33":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst34":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst35":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst36":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst37":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst38":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst39":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst40":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst41":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst42":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst43":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst44":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst45":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst46":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst47":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst48":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst49":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst50":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst51":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst52":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst53":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst54":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst55":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst56":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst57":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst58":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst59":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst60":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst61":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst62":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst63":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst64":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst65":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst66":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst67":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst68":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst69":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst70":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst71":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst72":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst73":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst74":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst75":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst76":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst77":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst78":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst79":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst80":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst81":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst82":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst83":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst84":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst85":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst86":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst87":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst88":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst89":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst90":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst91":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst92":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst93":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst94":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst95":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_eq_8_inst96":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "coreir_mul16_inst0":{
            "genref":"float.mul",
            "genargs":{"exp_bits":["Int",8], "frac_bits":["Int",7]}
          },
          "coreir_mul16_inst1":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "coreir_mul32_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "coreir_mul32_inst1":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "coreir_sge16_inst0":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "coreir_slt8_inst0":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",8]}
          },
          "coreir_slt8_inst1":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",8]}
          },
          "coreir_slt8_inst2":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",8]}
          },
          "coreir_slt8_inst3":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",8]}
          },
          "coreir_uge16_inst0":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "coreir_uge16_inst1":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "coreir_uge16_inst2":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "coreir_uge16_inst3":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "coreir_ugt9_inst0":{
            "genref":"coreir.ugt",
            "genargs":{"width":["Int",9]}
          },
          "coreir_ule16_inst0":{
            "genref":"coreir.ule",
            "genargs":{"width":["Int",16]}
          },
          "ite_inst0":{
            "modref":"global.ite"
          },
          "ite_inst1":{
            "modref":"global.ite"
          },
          "ite_inst2":{
            "modref":"global.ite"
          },
          "ite_inst3":{
            "modref":"global.ite"
          },
          "lshr16_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr16_inst1":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr16_inst2":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "or16_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "or16_inst1":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "or16_inst2":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "or16_inst3":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "or16_inst4":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "or16_inst5":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "or16_inst6":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "or16_inst7":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "or16_inst8":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "overflow_inst0":{
            "modref":"global.overflow"
          },
          "overflow_inst1":{
            "modref":"global.overflow"
          },
          "shl16_inst0":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "shl16_inst1":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "shl16_inst2":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "shl16_inst3":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "shl16_inst4":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "shl16_inst5":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "shl16_inst6":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "shl16_inst7":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "xor16_inst0":{
            "genref":"coreir.xor",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["Mux2xOutUInt16_inst1.O","Invert16_inst0.in"],
          ["adc_inst1.b","Invert16_inst0.out"],
          ["overflow_inst1.b","Invert16_inst0.out"],
          ["Sub8_inst1.O","Invert8_inst0.in"],
          ["coreir_add8_inst2.in0","Invert8_inst0.out"],
          ["bit_const_0_None.out","Mux2xOutBit_inst0.I0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst0.I1"],
          ["Mux2xOutBit_inst1.I0","Mux2xOutBit_inst0.O"],
          ["coreir_eq_8_inst6.out","Mux2xOutBit_inst0.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst1.I1"],
          ["Mux2xOutBit_inst2.I0","Mux2xOutBit_inst1.O"],
          ["coreir_eq_8_inst9.out","Mux2xOutBit_inst1.S"],
          ["Mux2xOutBit_inst9.O","Mux2xOutBit_inst10.I0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst10.I1"],
          ["Mux2xOutBit_inst11.I0","Mux2xOutBit_inst10.O"],
          ["coreir_eq_8_inst44.out","Mux2xOutBit_inst10.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst11.I1"],
          ["Mux2xOutBit_inst12.I0","Mux2xOutBit_inst11.O"],
          ["coreir_eq_8_inst48.out","Mux2xOutBit_inst11.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst12.I1"],
          ["Mux2xOutBit_inst13.I0","Mux2xOutBit_inst12.O"],
          ["coreir_eq_8_inst52.out","Mux2xOutBit_inst12.S"],
          ["Mux2xOutUInt16_inst0.O.15","Mux2xOutBit_inst13.I1"],
          ["Mux2xOutBit_inst15.I0","Mux2xOutBit_inst13.O"],
          ["coreir_eq_8_inst56.out","Mux2xOutBit_inst13.S"],
          ["coreir_uge16_inst3.out","Mux2xOutBit_inst14.I0"],
          ["coreir_ule16_inst0.out","Mux2xOutBit_inst14.I1"],
          ["Mux2xOutBit_inst16.I0","Mux2xOutBit_inst14.O"],
          ["coreir_eq_8_inst59.out","Mux2xOutBit_inst14.S"],
          ["coreir_uge16_inst2.out","Mux2xOutBit_inst15.I1"],
          ["Mux2xOutBit_inst17.I0","Mux2xOutBit_inst15.O"],
          ["coreir_eq_8_inst61.out","Mux2xOutBit_inst15.S"],
          ["coreir_uge16_inst0.out","Mux2xOutBit_inst16.I1"],
          ["coreir_eq_8_inst64.out","Mux2xOutBit_inst16.S"],
          ["coreir_uge16_inst1.out","Mux2xOutBit_inst17.I1"],
          ["Mux2xOutBit_inst20.I0","Mux2xOutBit_inst17.O"],
          ["coreir_eq_8_inst66.out","Mux2xOutBit_inst17.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst18.I0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst18.I1"],
          ["Mux2xOutBit_inst21.I0","Mux2xOutBit_inst18.O"],
          ["coreir_eq_8_inst69.out","Mux2xOutBit_inst18.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst19.I0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst19.I1"],
          ["Mux2xOutBit_inst22.I0","Mux2xOutBit_inst19.O"],
          ["coreir_eq_8_inst70.out","Mux2xOutBit_inst19.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst2.I1"],
          ["Mux2xOutBit_inst3.I0","Mux2xOutBit_inst2.O"],
          ["coreir_eq_8_inst14.out","Mux2xOutBit_inst2.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst20.I1"],
          ["Mux2xOutBit_inst23.I0","Mux2xOutBit_inst20.O"],
          ["coreir_eq_8_inst72.out","Mux2xOutBit_inst20.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst21.I1"],
          ["Mux2xOutBit_inst24.I0","Mux2xOutBit_inst21.O"],
          ["coreir_eq_8_inst75.out","Mux2xOutBit_inst21.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst22.I1"],
          ["Mux2xOutBit_inst25.I0","Mux2xOutBit_inst22.O"],
          ["coreir_eq_8_inst76.out","Mux2xOutBit_inst22.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst23.I1"],
          ["Mux2xOutBit_inst26.I0","Mux2xOutBit_inst23.O"],
          ["coreir_eq_8_inst78.out","Mux2xOutBit_inst23.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst24.I1"],
          ["Mux2xOutBit_inst27.I0","Mux2xOutBit_inst24.O"],
          ["coreir_eq_8_inst81.out","Mux2xOutBit_inst24.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst25.I1"],
          ["Mux2xOutBit_inst28.I0","Mux2xOutBit_inst25.O"],
          ["coreir_eq_8_inst82.out","Mux2xOutBit_inst25.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst26.I1"],
          ["Mux2xOutBit_inst29.I0","Mux2xOutBit_inst26.O"],
          ["coreir_eq_8_inst84.out","Mux2xOutBit_inst26.S"],
          ["adc_inst1.O1","Mux2xOutBit_inst27.I1"],
          ["Mux2xOutBit_inst30.I0","Mux2xOutBit_inst27.O"],
          ["coreir_eq_8_inst87.out","Mux2xOutBit_inst27.S"],
          ["overflow_inst1.O","Mux2xOutBit_inst28.I1"],
          ["Mux2xOutBit_inst31.I0","Mux2xOutBit_inst28.O"],
          ["coreir_eq_8_inst88.out","Mux2xOutBit_inst28.S"],
          ["adc_inst1.O1","Mux2xOutBit_inst29.I1"],
          ["Mux2xOutBit_inst32.I0","Mux2xOutBit_inst29.O"],
          ["coreir_eq_8_inst90.out","Mux2xOutBit_inst29.S"],
          ["coreir_ugt9_inst0.out","Mux2xOutBit_inst3.I1"],
          ["Mux2xOutBit_inst4.I0","Mux2xOutBit_inst3.O"],
          ["coreir_eq_8_inst18.out","Mux2xOutBit_inst3.S"],
          ["adc_inst0.O1","Mux2xOutBit_inst30.I1"],
          ["self.O4","Mux2xOutBit_inst30.O"],
          ["coreir_eq_8_inst93.out","Mux2xOutBit_inst30.S"],
          ["overflow_inst0.O","Mux2xOutBit_inst31.I1"],
          ["self.O5","Mux2xOutBit_inst31.O"],
          ["coreir_eq_8_inst94.out","Mux2xOutBit_inst31.S"],
          ["adc_inst0.O1","Mux2xOutBit_inst32.I1"],
          ["self.O1","Mux2xOutBit_inst32.O"],
          ["coreir_eq_8_inst96.out","Mux2xOutBit_inst32.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst4.I1"],
          ["Mux2xOutBit_inst5.I0","Mux2xOutBit_inst4.O"],
          ["coreir_eq_8_inst20.out","Mux2xOutBit_inst4.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst5.I1"],
          ["Mux2xOutBit_inst6.I0","Mux2xOutBit_inst5.O"],
          ["coreir_eq_8_inst24.out","Mux2xOutBit_inst5.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst6.I1"],
          ["Mux2xOutBit_inst7.I0","Mux2xOutBit_inst6.O"],
          ["coreir_eq_8_inst28.out","Mux2xOutBit_inst6.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst7.I1"],
          ["Mux2xOutBit_inst8.I0","Mux2xOutBit_inst7.O"],
          ["coreir_eq_8_inst32.out","Mux2xOutBit_inst7.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst8.I1"],
          ["Mux2xOutBit_inst9.I0","Mux2xOutBit_inst8.O"],
          ["coreir_eq_8_inst36.out","Mux2xOutBit_inst8.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst9.I1"],
          ["coreir_eq_8_inst40.out","Mux2xOutBit_inst9.S"],
          ["Mux2xSInt16_inst0.O","Mux2xOutSInt16_inst0.I0"],
          ["const_1_16.out","Mux2xOutSInt16_inst0.I1"],
          ["Mux2xOutSInt16_inst1.I0","Mux2xOutSInt16_inst0.O"],
          ["corebit_eq_inst1.O","Mux2xOutSInt16_inst0.S"],
          ["const_2_16.out","Mux2xOutSInt16_inst1.I1"],
          ["Mux2xOutSInt16_inst2.I0","Mux2xOutSInt16_inst1.O"],
          ["corebit_eq_inst2.O","Mux2xOutSInt16_inst1.S"],
          ["const_3_16.out","Mux2xOutSInt16_inst2.I1"],
          ["Mux2xOutSInt16_inst3.I0","Mux2xOutSInt16_inst2.O"],
          ["corebit_eq_inst3.O","Mux2xOutSInt16_inst2.S"],
          ["const_4_16.out","Mux2xOutSInt16_inst3.I1"],
          ["Mux2xOutSInt16_inst4.I0","Mux2xOutSInt16_inst3.O"],
          ["corebit_eq_inst4.O","Mux2xOutSInt16_inst3.S"],
          ["const_5_16.out","Mux2xOutSInt16_inst4.I1"],
          ["Mux2xOutSInt16_inst5.I0","Mux2xOutSInt16_inst4.O"],
          ["corebit_eq_inst5.O","Mux2xOutSInt16_inst4.S"],
          ["const_6_16.out","Mux2xOutSInt16_inst5.I1"],
          ["Mux2xOutSInt16_inst6.I0","Mux2xOutSInt16_inst5.O"],
          ["corebit_eq_inst6.O","Mux2xOutSInt16_inst5.S"],
          ["const_7_16.out","Mux2xOutSInt16_inst6.I1"],
          ["Sub16_inst0.I1","Mux2xOutSInt16_inst6.O"],
          ["coreir_add16_inst1.in0","Mux2xOutSInt16_inst6.O"],
          ["coreir_sge16_inst0.in0","Mux2xOutSInt16_inst6.O"],
          ["corebit_eq_inst7.O","Mux2xOutSInt16_inst6.S"],
          ["Sub8_inst1.O","Mux2xOutSInt8_inst0.I0"],
          ["coreir_add8_inst2.out","Mux2xOutSInt8_inst0.I1"],
          ["corebit_eq_inst0.I0","Mux2xOutSInt8_inst0.O.0"],
          ["coreir_mul16_inst1.in0.0","Mux2xOutSInt8_inst0.O.0"],
          ["corebit_eq_inst1.I0","Mux2xOutSInt8_inst0.O.1"],
          ["coreir_mul16_inst1.in0.1","Mux2xOutSInt8_inst0.O.1"],
          ["corebit_eq_inst2.I0","Mux2xOutSInt8_inst0.O.2"],
          ["coreir_mul16_inst1.in0.2","Mux2xOutSInt8_inst0.O.2"],
          ["corebit_eq_inst3.I0","Mux2xOutSInt8_inst0.O.3"],
          ["coreir_mul16_inst1.in0.3","Mux2xOutSInt8_inst0.O.3"],
          ["corebit_eq_inst4.I0","Mux2xOutSInt8_inst0.O.4"],
          ["coreir_mul16_inst1.in0.4","Mux2xOutSInt8_inst0.O.4"],
          ["corebit_eq_inst5.I0","Mux2xOutSInt8_inst0.O.5"],
          ["coreir_mul16_inst1.in0.5","Mux2xOutSInt8_inst0.O.5"],
          ["corebit_eq_inst6.I0","Mux2xOutSInt8_inst0.O.6"],
          ["coreir_mul16_inst1.in0.6","Mux2xOutSInt8_inst0.O.6"],
          ["corebit_eq_inst7.I0","Mux2xOutSInt8_inst0.O.7"],
          ["coreir_mul16_inst1.in0.7","Mux2xOutSInt8_inst0.O.7"],
          ["coreir_slt8_inst1.out","Mux2xOutSInt8_inst0.S"],
          ["Sub8_inst3.O","Mux2xOutSInt8_inst1.I0"],
          ["Sub8_inst2.O","Mux2xOutSInt8_inst1.I1"],
          ["Mux2xOutSInt8_inst2.I0","Mux2xOutSInt8_inst1.O"],
          ["coreir_eq_8_inst3.out","Mux2xOutSInt8_inst1.S"],
          ["Sub8_inst1.O","Mux2xOutSInt8_inst2.I1"],
          ["coreir_eq_8_inst7.out","Mux2xOutSInt8_inst2.S"],
          ["self.a","Mux2xOutUInt16_inst0.I0"],
          ["self.a","Mux2xOutUInt16_inst0.I1"],
          ["Mux2xOutUInt16_inst15.I0","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst15.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst18.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst21.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst24.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst27.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst30.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst33.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst36.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst39.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst42.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst45.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst48.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst51.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst54.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst57.I1","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt16_inst60.I1","Mux2xOutUInt16_inst0.O"],
          ["Negate16_inst0.I","Mux2xOutUInt16_inst0.O"],
          ["adc_inst0.a","Mux2xOutUInt16_inst0.O"],
          ["adc_inst1.a","Mux2xOutUInt16_inst0.O"],
          ["and16_inst0.in0","Mux2xOutUInt16_inst0.O"],
          ["and16_inst1.in0","Mux2xOutUInt16_inst0.O"],
          ["and16_inst10.in0","Mux2xOutUInt16_inst0.O"],
          ["and16_inst11.in0","Mux2xOutUInt16_inst0.O"],
          ["and16_inst2.in0","Mux2xOutUInt16_inst0.O"],
          ["and16_inst3.in0","Mux2xOutUInt16_inst0.O"],
          ["and16_inst4.in0","Mux2xOutUInt16_inst0.O"],
          ["and16_inst5.in0","Mux2xOutUInt16_inst0.O"],
          ["and16_inst8.in0","Mux2xOutUInt16_inst0.O"],
          ["and16_inst9.in0","Mux2xOutUInt16_inst0.O"],
          ["coreir_add16_inst0.in0","Mux2xOutUInt16_inst0.O"],
          ["coreir_mul16_inst0.in0","Mux2xOutUInt16_inst0.O"],
          ["coreir_uge16_inst0.in0","Mux2xOutUInt16_inst0.O"],
          ["coreir_uge16_inst1.in0","Mux2xOutUInt16_inst0.O"],
          ["coreir_uge16_inst2.in0","Mux2xOutUInt16_inst0.O"],
          ["coreir_uge16_inst3.in0","Mux2xOutUInt16_inst0.O"],
          ["coreir_ule16_inst0.in0","Mux2xOutUInt16_inst0.O"],
          ["ite_inst0.a","Mux2xOutUInt16_inst0.O"],
          ["ite_inst1.a","Mux2xOutUInt16_inst0.O"],
          ["ite_inst2.a","Mux2xOutUInt16_inst0.O"],
          ["ite_inst3.a","Mux2xOutUInt16_inst0.O"],
          ["lshr16_inst0.in0","Mux2xOutUInt16_inst0.O"],
          ["or16_inst0.in0","Mux2xOutUInt16_inst0.O"],
          ["overflow_inst0.a","Mux2xOutUInt16_inst0.O"],
          ["overflow_inst1.a","Mux2xOutUInt16_inst0.O"],
          ["shl16_inst0.in0","Mux2xOutUInt16_inst0.O"],
          ["xor16_inst0.in0","Mux2xOutUInt16_inst0.O"],
          ["Mux2xOutUInt8_inst0.I0.3","Mux2xOutUInt16_inst0.O.10"],
          ["Mux2xOutUInt8_inst0.I1.3","Mux2xOutUInt16_inst0.O.10"],
          ["Sub8_inst0.I0.3","Mux2xOutUInt16_inst0.O.10"],
          ["Sub8_inst1.I0.3","Mux2xOutUInt16_inst0.O.10"],
          ["Sub8_inst2.I0.3","Mux2xOutUInt16_inst0.O.10"],
          ["Sub8_inst3.I0.3","Mux2xOutUInt16_inst0.O.10"],
          ["coreir_add8_inst0.in0.3","Mux2xOutUInt16_inst0.O.10"],
          ["coreir_add9_inst0.in0.3","Mux2xOutUInt16_inst0.O.10"],
          ["Mux2xOutUInt8_inst0.I0.4","Mux2xOutUInt16_inst0.O.11"],
          ["Mux2xOutUInt8_inst0.I1.4","Mux2xOutUInt16_inst0.O.11"],
          ["Sub8_inst0.I0.4","Mux2xOutUInt16_inst0.O.11"],
          ["Sub8_inst1.I0.4","Mux2xOutUInt16_inst0.O.11"],
          ["Sub8_inst2.I0.4","Mux2xOutUInt16_inst0.O.11"],
          ["Sub8_inst3.I0.4","Mux2xOutUInt16_inst0.O.11"],
          ["coreir_add8_inst0.in0.4","Mux2xOutUInt16_inst0.O.11"],
          ["coreir_add9_inst0.in0.4","Mux2xOutUInt16_inst0.O.11"],
          ["Mux2xOutUInt8_inst0.I0.5","Mux2xOutUInt16_inst0.O.12"],
          ["Mux2xOutUInt8_inst0.I1.5","Mux2xOutUInt16_inst0.O.12"],
          ["Sub8_inst0.I0.5","Mux2xOutUInt16_inst0.O.12"],
          ["Sub8_inst1.I0.5","Mux2xOutUInt16_inst0.O.12"],
          ["Sub8_inst2.I0.5","Mux2xOutUInt16_inst0.O.12"],
          ["Sub8_inst3.I0.5","Mux2xOutUInt16_inst0.O.12"],
          ["coreir_add8_inst0.in0.5","Mux2xOutUInt16_inst0.O.12"],
          ["coreir_add9_inst0.in0.5","Mux2xOutUInt16_inst0.O.12"],
          ["Mux2xOutUInt8_inst0.I0.6","Mux2xOutUInt16_inst0.O.13"],
          ["Mux2xOutUInt8_inst0.I1.6","Mux2xOutUInt16_inst0.O.13"],
          ["Sub8_inst0.I0.6","Mux2xOutUInt16_inst0.O.13"],
          ["Sub8_inst1.I0.6","Mux2xOutUInt16_inst0.O.13"],
          ["Sub8_inst2.I0.6","Mux2xOutUInt16_inst0.O.13"],
          ["Sub8_inst3.I0.6","Mux2xOutUInt16_inst0.O.13"],
          ["coreir_add8_inst0.in0.6","Mux2xOutUInt16_inst0.O.13"],
          ["coreir_add9_inst0.in0.6","Mux2xOutUInt16_inst0.O.13"],
          ["Mux2xOutUInt8_inst0.I0.7","Mux2xOutUInt16_inst0.O.14"],
          ["Mux2xOutUInt8_inst0.I1.7","Mux2xOutUInt16_inst0.O.14"],
          ["Sub8_inst0.I0.7","Mux2xOutUInt16_inst0.O.14"],
          ["Sub8_inst1.I0.7","Mux2xOutUInt16_inst0.O.14"],
          ["Sub8_inst2.I0.7","Mux2xOutUInt16_inst0.O.14"],
          ["Sub8_inst3.I0.7","Mux2xOutUInt16_inst0.O.14"],
          ["coreir_add8_inst0.in0.7","Mux2xOutUInt16_inst0.O.14"],
          ["coreir_add9_inst0.in0.7","Mux2xOutUInt16_inst0.O.14"],
          ["Mux2xOutUInt8_inst0.I0.0","Mux2xOutUInt16_inst0.O.7"],
          ["Mux2xOutUInt8_inst0.I1.0","Mux2xOutUInt16_inst0.O.7"],
          ["Sub8_inst0.I0.0","Mux2xOutUInt16_inst0.O.7"],
          ["Sub8_inst1.I0.0","Mux2xOutUInt16_inst0.O.7"],
          ["Sub8_inst2.I0.0","Mux2xOutUInt16_inst0.O.7"],
          ["Sub8_inst3.I0.0","Mux2xOutUInt16_inst0.O.7"],
          ["coreir_add8_inst0.in0.0","Mux2xOutUInt16_inst0.O.7"],
          ["coreir_add9_inst0.in0.0","Mux2xOutUInt16_inst0.O.7"],
          ["Mux2xOutUInt8_inst0.I0.1","Mux2xOutUInt16_inst0.O.8"],
          ["Mux2xOutUInt8_inst0.I1.1","Mux2xOutUInt16_inst0.O.8"],
          ["Sub8_inst0.I0.1","Mux2xOutUInt16_inst0.O.8"],
          ["Sub8_inst1.I0.1","Mux2xOutUInt16_inst0.O.8"],
          ["Sub8_inst2.I0.1","Mux2xOutUInt16_inst0.O.8"],
          ["Sub8_inst3.I0.1","Mux2xOutUInt16_inst0.O.8"],
          ["coreir_add8_inst0.in0.1","Mux2xOutUInt16_inst0.O.8"],
          ["coreir_add9_inst0.in0.1","Mux2xOutUInt16_inst0.O.8"],
          ["Mux2xOutUInt8_inst0.I0.2","Mux2xOutUInt16_inst0.O.9"],
          ["Mux2xOutUInt8_inst0.I1.2","Mux2xOutUInt16_inst0.O.9"],
          ["Sub8_inst0.I0.2","Mux2xOutUInt16_inst0.O.9"],
          ["Sub8_inst1.I0.2","Mux2xOutUInt16_inst0.O.9"],
          ["Sub8_inst2.I0.2","Mux2xOutUInt16_inst0.O.9"],
          ["Sub8_inst3.I0.2","Mux2xOutUInt16_inst0.O.9"],
          ["coreir_add8_inst0.in0.2","Mux2xOutUInt16_inst0.O.9"],
          ["coreir_add9_inst0.in0.2","Mux2xOutUInt16_inst0.O.9"],
          ["coreir_eq_1_inst0.out","Mux2xOutUInt16_inst0.S"],
          ["self.b","Mux2xOutUInt16_inst1.I0"],
          ["self.b","Mux2xOutUInt16_inst1.I1"],
          ["Mux2xOutUInt16_inst16.I0","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst16.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst19.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst22.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst25.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst28.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst31.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst34.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst37.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst40.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst43.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst46.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst49.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst52.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst55.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst58.I1","Mux2xOutUInt16_inst1.O"],
          ["Mux2xOutUInt16_inst61.I1","Mux2xOutUInt16_inst1.O"],
          ["adc_inst0.b","Mux2xOutUInt16_inst1.O"],
          ["and16_inst0.in1","Mux2xOutUInt16_inst1.O"],
          ["coreir_add16_inst0.in1","Mux2xOutUInt16_inst1.O"],
          ["coreir_mul16_inst0.in1","Mux2xOutUInt16_inst1.O"],
          ["coreir_uge16_inst0.in1","Mux2xOutUInt16_inst1.O"],
          ["coreir_uge16_inst1.in1","Mux2xOutUInt16_inst1.O"],
          ["coreir_uge16_inst2.in1","Mux2xOutUInt16_inst1.O"],
          ["coreir_ule16_inst0.in1","Mux2xOutUInt16_inst1.O"],
          ["ite_inst0.b","Mux2xOutUInt16_inst1.O"],
          ["ite_inst1.b","Mux2xOutUInt16_inst1.O"],
          ["ite_inst3.b","Mux2xOutUInt16_inst1.O"],
          ["lshr16_inst0.in1","Mux2xOutUInt16_inst1.O"],
          ["or16_inst0.in1","Mux2xOutUInt16_inst1.O"],
          ["overflow_inst0.b","Mux2xOutUInt16_inst1.O"],
          ["shl16_inst0.in1","Mux2xOutUInt16_inst1.O"],
          ["xor16_inst0.in1","Mux2xOutUInt16_inst1.O"],
          ["coreir_add8_inst0.in1.0","Mux2xOutUInt16_inst1.O.0"],
          ["coreir_add9_inst0.in1.0","Mux2xOutUInt16_inst1.O.0"],
          ["Sub8_inst0.I1.3","Mux2xOutUInt16_inst1.O.10"],
          ["Sub8_inst0.I1.4","Mux2xOutUInt16_inst1.O.11"],
          ["Sub8_inst0.I1.5","Mux2xOutUInt16_inst1.O.12"],
          ["Sub8_inst0.I1.6","Mux2xOutUInt16_inst1.O.13"],
          ["Sub8_inst0.I1.7","Mux2xOutUInt16_inst1.O.14"],
          ["coreir_add8_inst0.in1.1","Mux2xOutUInt16_inst1.O.1"],
          ["coreir_add9_inst0.in1.1","Mux2xOutUInt16_inst1.O.1"],
          ["coreir_add8_inst0.in1.2","Mux2xOutUInt16_inst1.O.2"],
          ["coreir_add9_inst0.in1.2","Mux2xOutUInt16_inst1.O.2"],
          ["coreir_add8_inst0.in1.3","Mux2xOutUInt16_inst1.O.3"],
          ["coreir_add9_inst0.in1.3","Mux2xOutUInt16_inst1.O.3"],
          ["coreir_add8_inst0.in1.4","Mux2xOutUInt16_inst1.O.4"],
          ["coreir_add9_inst0.in1.4","Mux2xOutUInt16_inst1.O.4"],
          ["coreir_add8_inst0.in1.5","Mux2xOutUInt16_inst1.O.5"],
          ["coreir_add9_inst0.in1.5","Mux2xOutUInt16_inst1.O.5"],
          ["coreir_add8_inst0.in1.6","Mux2xOutUInt16_inst1.O.6"],
          ["coreir_add9_inst0.in1.6","Mux2xOutUInt16_inst1.O.6"],
          ["Sub8_inst0.I1.0","Mux2xOutUInt16_inst1.O.7"],
          ["coreir_add8_inst0.in1.7","Mux2xOutUInt16_inst1.O.7"],
          ["coreir_add9_inst0.in1.7","Mux2xOutUInt16_inst1.O.7"],
          ["Sub8_inst0.I1.1","Mux2xOutUInt16_inst1.O.8"],
          ["coreir_add9_inst0.in1.8","Mux2xOutUInt16_inst1.O.8"],
          ["Sub8_inst0.I1.2","Mux2xOutUInt16_inst1.O.9"],
          ["coreir_eq_1_inst1.out","Mux2xOutUInt16_inst1.S"],
          ["Mux2xOutUInt16_inst7.O","Mux2xOutUInt16_inst10.I0"],
          ["or16_inst4.out","Mux2xOutUInt16_inst10.I1"],
          ["Mux2xOutUInt16_inst13.I0","Mux2xOutUInt16_inst10.O"],
          ["coreir_eq_8_inst13.out","Mux2xOutUInt16_inst10.S"],
          ["Mux2xUInt16_inst0.O","Mux2xOutUInt16_inst11.I0"],
          ["and16_inst2.out","Mux2xOutUInt16_inst11.I1"],
          ["coreir_eq_8_inst15.out","Mux2xOutUInt16_inst11.S"],
          ["shl16_inst2.out","Mux2xOutUInt16_inst12.I0"],
          ["shl16_inst1.out","Mux2xOutUInt16_inst12.I1"],
          ["coreir_eq_8_inst16.out","Mux2xOutUInt16_inst12.S"],
          ["or16_inst2.out","Mux2xOutUInt16_inst13.I1"],
          ["Mux2xOutUInt16_inst14.I0","Mux2xOutUInt16_inst13.O"],
          ["coreir_eq_8_inst17.out","Mux2xOutUInt16_inst13.S"],
          ["and16_inst1.out","Mux2xOutUInt16_inst14.I1"],
          ["Mux2xOutUInt16_inst17.I0","Mux2xOutUInt16_inst14.O"],
          ["coreir_eq_8_inst19.out","Mux2xOutUInt16_inst14.S"],
          ["Mux2xOutUInt16_inst18.I0","Mux2xOutUInt16_inst15.O"],
          ["coreir_eq_8_inst21.out","Mux2xOutUInt16_inst15.S"],
          ["Mux2xOutUInt16_inst19.I0","Mux2xOutUInt16_inst16.O"],
          ["coreir_eq_8_inst22.out","Mux2xOutUInt16_inst16.S"],
          ["coreir_mul16_inst0.out","Mux2xOutUInt16_inst17.I1"],
          ["Mux2xOutUInt16_inst20.I0","Mux2xOutUInt16_inst17.O"],
          ["coreir_eq_8_inst23.out","Mux2xOutUInt16_inst17.S"],
          ["Mux2xOutUInt16_inst21.I0","Mux2xOutUInt16_inst18.O"],
          ["coreir_eq_8_inst25.out","Mux2xOutUInt16_inst18.S"],
          ["Mux2xOutUInt16_inst22.I0","Mux2xOutUInt16_inst19.O"],
          ["coreir_eq_8_inst26.out","Mux2xOutUInt16_inst19.S"],
          ["shl16_inst5.out","Mux2xOutUInt16_inst2.I0"],
          ["const_0_16.out","Mux2xOutUInt16_inst2.I1"],
          ["Mux2xOutUInt16_inst5.I1","Mux2xOutUInt16_inst2.O"],
          ["lshr16_inst1.in0","Mux2xOutUInt16_inst2.O"],
          ["coreir_slt8_inst2.out","Mux2xOutUInt16_inst2.S"],
          ["coreir_add16_inst0.out","Mux2xOutUInt16_inst20.I1"],
          ["Mux2xOutUInt16_inst23.I0","Mux2xOutUInt16_inst20.O"],
          ["coreir_eq_8_inst27.out","Mux2xOutUInt16_inst20.S"],
          ["Mux2xOutUInt16_inst24.I0","Mux2xOutUInt16_inst21.O"],
          ["coreir_eq_8_inst29.out","Mux2xOutUInt16_inst21.S"],
          ["Mux2xOutUInt16_inst25.I0","Mux2xOutUInt16_inst22.O"],
          ["coreir_eq_8_inst30.out","Mux2xOutUInt16_inst22.S"],
          ["shl16_inst0.out","Mux2xOutUInt16_inst23.I1"],
          ["Mux2xOutUInt16_inst26.I0","Mux2xOutUInt16_inst23.O"],
          ["coreir_eq_8_inst31.out","Mux2xOutUInt16_inst23.S"],
          ["Mux2xOutUInt16_inst27.I0","Mux2xOutUInt16_inst24.O"],
          ["coreir_eq_8_inst33.out","Mux2xOutUInt16_inst24.S"],
          ["Mux2xOutUInt16_inst28.I0","Mux2xOutUInt16_inst25.O"],
          ["coreir_eq_8_inst34.out","Mux2xOutUInt16_inst25.S"],
          ["lshr16_inst0.out","Mux2xOutUInt16_inst26.I1"],
          ["Mux2xOutUInt16_inst29.I0","Mux2xOutUInt16_inst26.O"],
          ["coreir_eq_8_inst35.out","Mux2xOutUInt16_inst26.S"],
          ["Mux2xOutUInt16_inst30.I0","Mux2xOutUInt16_inst27.O"],
          ["coreir_eq_8_inst37.out","Mux2xOutUInt16_inst27.S"],
          ["Mux2xOutUInt16_inst31.I0","Mux2xOutUInt16_inst28.O"],
          ["coreir_eq_8_inst38.out","Mux2xOutUInt16_inst28.S"],
          ["xor16_inst0.out","Mux2xOutUInt16_inst29.I1"],
          ["Mux2xOutUInt16_inst32.I0","Mux2xOutUInt16_inst29.O"],
          ["coreir_eq_8_inst39.out","Mux2xOutUInt16_inst29.S"],
          ["shl16_inst6.out","Mux2xOutUInt16_inst3.I0"],
          ["lshr16_inst2.out","Mux2xOutUInt16_inst3.I1"],
          ["Mux2xOutUInt16_inst5.I0","Mux2xOutUInt16_inst3.O"],
          ["and16_inst12.in0","Mux2xOutUInt16_inst3.O"],
          ["coreir_slt8_inst3.out","Mux2xOutUInt16_inst3.S"],
          ["Mux2xOutUInt16_inst33.I0","Mux2xOutUInt16_inst30.O"],
          ["coreir_eq_8_inst41.out","Mux2xOutUInt16_inst30.S"],
          ["Mux2xOutUInt16_inst34.I0","Mux2xOutUInt16_inst31.O"],
          ["coreir_eq_8_inst42.out","Mux2xOutUInt16_inst31.S"],
          ["or16_inst0.out","Mux2xOutUInt16_inst32.I1"],
          ["Mux2xOutUInt16_inst35.I0","Mux2xOutUInt16_inst32.O"],
          ["coreir_eq_8_inst43.out","Mux2xOutUInt16_inst32.S"],
          ["Mux2xOutUInt16_inst36.I0","Mux2xOutUInt16_inst33.O"],
          ["coreir_eq_8_inst45.out","Mux2xOutUInt16_inst33.S"],
          ["Mux2xOutUInt16_inst37.I0","Mux2xOutUInt16_inst34.O"],
          ["coreir_eq_8_inst46.out","Mux2xOutUInt16_inst34.S"],
          ["and16_inst0.out","Mux2xOutUInt16_inst35.I1"],
          ["Mux2xOutUInt16_inst38.I0","Mux2xOutUInt16_inst35.O"],
          ["coreir_eq_8_inst47.out","Mux2xOutUInt16_inst35.S"],
          ["Mux2xOutUInt16_inst39.I0","Mux2xOutUInt16_inst36.O"],
          ["coreir_eq_8_inst49.out","Mux2xOutUInt16_inst36.S"],
          ["Mux2xOutUInt16_inst40.I0","Mux2xOutUInt16_inst37.O"],
          ["coreir_eq_8_inst50.out","Mux2xOutUInt16_inst37.S"],
          ["ite_inst3.O","Mux2xOutUInt16_inst38.I1"],
          ["Mux2xOutUInt16_inst41.I0","Mux2xOutUInt16_inst38.O"],
          ["coreir_eq_8_inst51.out","Mux2xOutUInt16_inst38.S"],
          ["Mux2xOutUInt16_inst42.I0","Mux2xOutUInt16_inst39.O"],
          ["coreir_eq_8_inst53.out","Mux2xOutUInt16_inst39.S"],
          ["or16_inst8.out","Mux2xOutUInt16_inst4.I0"],
          ["or16_inst7.out","Mux2xOutUInt16_inst4.I1"],
          ["Mux2xOutUInt16_inst9.I0","Mux2xOutUInt16_inst4.O"],
          ["coreir_eq_8_inst2.out","Mux2xOutUInt16_inst4.S"],
          ["Mux2xOutUInt16_inst43.I0","Mux2xOutUInt16_inst40.O"],
          ["coreir_eq_8_inst54.out","Mux2xOutUInt16_inst40.S"],
          ["ite_inst2.O","Mux2xOutUInt16_inst41.I1"],
          ["Mux2xOutUInt16_inst44.I0","Mux2xOutUInt16_inst41.O"],
          ["coreir_eq_8_inst55.out","Mux2xOutUInt16_inst41.S"],
          ["Mux2xOutUInt16_inst45.I0","Mux2xOutUInt16_inst42.O"],
          ["coreir_eq_8_inst57.out","Mux2xOutUInt16_inst42.S"],
          ["Mux2xOutUInt16_inst46.I0","Mux2xOutUInt16_inst43.O"],
          ["coreir_eq_8_inst58.out","Mux2xOutUInt16_inst43.S"],
          ["ite_inst1.O","Mux2xOutUInt16_inst44.I1"],
          ["Mux2xOutUInt16_inst47.I0","Mux2xOutUInt16_inst44.O"],
          ["coreir_eq_8_inst60.out","Mux2xOutUInt16_inst44.S"],
          ["Mux2xOutUInt16_inst48.I0","Mux2xOutUInt16_inst45.O"],
          ["coreir_eq_8_inst62.out","Mux2xOutUInt16_inst45.S"],
          ["Mux2xOutUInt16_inst49.I0","Mux2xOutUInt16_inst46.O"],
          ["coreir_eq_8_inst63.out","Mux2xOutUInt16_inst46.S"],
          ["ite_inst0.O","Mux2xOutUInt16_inst47.I1"],
          ["Mux2xOutUInt16_inst50.I0","Mux2xOutUInt16_inst47.O"],
          ["coreir_eq_8_inst65.out","Mux2xOutUInt16_inst47.S"],
          ["Mux2xOutUInt16_inst51.I0","Mux2xOutUInt16_inst48.O"],
          ["coreir_eq_8_inst67.out","Mux2xOutUInt16_inst48.S"],
          ["Mux2xOutUInt16_inst52.I0","Mux2xOutUInt16_inst49.O"],
          ["coreir_eq_8_inst68.out","Mux2xOutUInt16_inst49.S"],
          ["coreir_eq_8_inst4.out","Mux2xOutUInt16_inst5.S"],
          ["Mux2xOutUInt32_inst2.O.16","Mux2xOutUInt16_inst50.I1.0"],
          ["Mux2xOutUInt32_inst2.O.26","Mux2xOutUInt16_inst50.I1.10"],
          ["Mux2xOutUInt32_inst2.O.27","Mux2xOutUInt16_inst50.I1.11"],
          ["Mux2xOutUInt32_inst2.O.28","Mux2xOutUInt16_inst50.I1.12"],
          ["Mux2xOutUInt32_inst2.O.29","Mux2xOutUInt16_inst50.I1.13"],
          ["Mux2xOutUInt32_inst2.O.30","Mux2xOutUInt16_inst50.I1.14"],
          ["Mux2xOutUInt32_inst2.O.31","Mux2xOutUInt16_inst50.I1.15"],
          ["Mux2xOutUInt32_inst2.O.17","Mux2xOutUInt16_inst50.I1.1"],
          ["Mux2xOutUInt32_inst2.O.18","Mux2xOutUInt16_inst50.I1.2"],
          ["Mux2xOutUInt32_inst2.O.19","Mux2xOutUInt16_inst50.I1.3"],
          ["Mux2xOutUInt32_inst2.O.20","Mux2xOutUInt16_inst50.I1.4"],
          ["Mux2xOutUInt32_inst2.O.21","Mux2xOutUInt16_inst50.I1.5"],
          ["Mux2xOutUInt32_inst2.O.22","Mux2xOutUInt16_inst50.I1.6"],
          ["Mux2xOutUInt32_inst2.O.23","Mux2xOutUInt16_inst50.I1.7"],
          ["Mux2xOutUInt32_inst2.O.24","Mux2xOutUInt16_inst50.I1.8"],
          ["Mux2xOutUInt32_inst2.O.25","Mux2xOutUInt16_inst50.I1.9"],
          ["Mux2xOutUInt16_inst53.I0","Mux2xOutUInt16_inst50.O"],
          ["coreir_eq_8_inst71.out","Mux2xOutUInt16_inst50.S"],
          ["Mux2xOutUInt16_inst54.I0","Mux2xOutUInt16_inst51.O"],
          ["coreir_eq_8_inst73.out","Mux2xOutUInt16_inst51.S"],
          ["Mux2xOutUInt16_inst55.I0","Mux2xOutUInt16_inst52.O"],
          ["coreir_eq_8_inst74.out","Mux2xOutUInt16_inst52.S"],
          ["Mux2xOutUInt32_inst2.O.8","Mux2xOutUInt16_inst53.I1.0"],
          ["Mux2xOutUInt32_inst2.O.18","Mux2xOutUInt16_inst53.I1.10"],
          ["Mux2xOutUInt32_inst2.O.19","Mux2xOutUInt16_inst53.I1.11"],
          ["Mux2xOutUInt32_inst2.O.20","Mux2xOutUInt16_inst53.I1.12"],
          ["Mux2xOutUInt32_inst2.O.21","Mux2xOutUInt16_inst53.I1.13"],
          ["Mux2xOutUInt32_inst2.O.22","Mux2xOutUInt16_inst53.I1.14"],
          ["Mux2xOutUInt32_inst2.O.23","Mux2xOutUInt16_inst53.I1.15"],
          ["Mux2xOutUInt32_inst2.O.9","Mux2xOutUInt16_inst53.I1.1"],
          ["Mux2xOutUInt32_inst2.O.10","Mux2xOutUInt16_inst53.I1.2"],
          ["Mux2xOutUInt32_inst2.O.11","Mux2xOutUInt16_inst53.I1.3"],
          ["Mux2xOutUInt32_inst2.O.12","Mux2xOutUInt16_inst53.I1.4"],
          ["Mux2xOutUInt32_inst2.O.13","Mux2xOutUInt16_inst53.I1.5"],
          ["Mux2xOutUInt32_inst2.O.14","Mux2xOutUInt16_inst53.I1.6"],
          ["Mux2xOutUInt32_inst2.O.15","Mux2xOutUInt16_inst53.I1.7"],
          ["Mux2xOutUInt32_inst2.O.16","Mux2xOutUInt16_inst53.I1.8"],
          ["Mux2xOutUInt32_inst2.O.17","Mux2xOutUInt16_inst53.I1.9"],
          ["Mux2xOutUInt16_inst56.I0","Mux2xOutUInt16_inst53.O"],
          ["coreir_eq_8_inst77.out","Mux2xOutUInt16_inst53.S"],
          ["Mux2xOutUInt16_inst57.I0","Mux2xOutUInt16_inst54.O"],
          ["coreir_eq_8_inst79.out","Mux2xOutUInt16_inst54.S"],
          ["Mux2xOutUInt16_inst58.I0","Mux2xOutUInt16_inst55.O"],
          ["coreir_eq_8_inst80.out","Mux2xOutUInt16_inst55.S"],
          ["Mux2xOutUInt32_inst2.O.0","Mux2xOutUInt16_inst56.I1.0"],
          ["Mux2xOutUInt32_inst2.O.10","Mux2xOutUInt16_inst56.I1.10"],
          ["Mux2xOutUInt32_inst2.O.11","Mux2xOutUInt16_inst56.I1.11"],
          ["Mux2xOutUInt32_inst2.O.12","Mux2xOutUInt16_inst56.I1.12"],
          ["Mux2xOutUInt32_inst2.O.13","Mux2xOutUInt16_inst56.I1.13"],
          ["Mux2xOutUInt32_inst2.O.14","Mux2xOutUInt16_inst56.I1.14"],
          ["Mux2xOutUInt32_inst2.O.15","Mux2xOutUInt16_inst56.I1.15"],
          ["Mux2xOutUInt32_inst2.O.1","Mux2xOutUInt16_inst56.I1.1"],
          ["Mux2xOutUInt32_inst2.O.2","Mux2xOutUInt16_inst56.I1.2"],
          ["Mux2xOutUInt32_inst2.O.3","Mux2xOutUInt16_inst56.I1.3"],
          ["Mux2xOutUInt32_inst2.O.4","Mux2xOutUInt16_inst56.I1.4"],
          ["Mux2xOutUInt32_inst2.O.5","Mux2xOutUInt16_inst56.I1.5"],
          ["Mux2xOutUInt32_inst2.O.6","Mux2xOutUInt16_inst56.I1.6"],
          ["Mux2xOutUInt32_inst2.O.7","Mux2xOutUInt16_inst56.I1.7"],
          ["Mux2xOutUInt32_inst2.O.8","Mux2xOutUInt16_inst56.I1.8"],
          ["Mux2xOutUInt32_inst2.O.9","Mux2xOutUInt16_inst56.I1.9"],
          ["Mux2xOutUInt16_inst59.I0","Mux2xOutUInt16_inst56.O"],
          ["coreir_eq_8_inst83.out","Mux2xOutUInt16_inst56.S"],
          ["Mux2xOutUInt16_inst60.I0","Mux2xOutUInt16_inst57.O"],
          ["coreir_eq_8_inst85.out","Mux2xOutUInt16_inst57.S"],
          ["Mux2xOutUInt16_inst61.I0","Mux2xOutUInt16_inst58.O"],
          ["coreir_eq_8_inst86.out","Mux2xOutUInt16_inst58.S"],
          ["adc_inst1.O0","Mux2xOutUInt16_inst59.I1"],
          ["Mux2xOutUInt16_inst62.I0","Mux2xOutUInt16_inst59.O"],
          ["coreir_eq_8_inst89.out","Mux2xOutUInt16_inst59.S"],
          ["shl16_inst7.out","Mux2xOutUInt16_inst6.I0"],
          ["lshr16_inst1.out","Mux2xOutUInt16_inst6.I1"],
          ["Mux2xOutUInt16_inst7.I0","Mux2xOutUInt16_inst6.O"],
          ["coreir_eq_8_inst5.out","Mux2xOutUInt16_inst6.S"],
          ["coreir_eq_8_inst91.out","Mux2xOutUInt16_inst60.S"],
          ["coreir_eq_8_inst92.out","Mux2xOutUInt16_inst61.S"],
          ["adc_inst0.O0","Mux2xOutUInt16_inst62.I1"],
          ["coreir_eq_16_inst0.in0","Mux2xOutUInt16_inst62.O"],
          ["self.O0","Mux2xOutUInt16_inst62.O"],
          ["self.O3","Mux2xOutUInt16_inst62.O.15"],
          ["coreir_eq_8_inst95.out","Mux2xOutUInt16_inst62.S"],
          ["or16_inst6.out","Mux2xOutUInt16_inst7.I1"],
          ["coreir_eq_8_inst8.out","Mux2xOutUInt16_inst7.S"],
          ["Mux2xUInt16_inst2.O","Mux2xOutUInt16_inst8.I0"],
          ["and16_inst4.out","Mux2xOutUInt16_inst8.I1"],
          ["coreir_eq_8_inst10.out","Mux2xOutUInt16_inst8.S"],
          ["and16_inst5.out","Mux2xOutUInt16_inst9.I1"],
          ["coreir_eq_8_inst12.out","Mux2xOutUInt16_inst9.S"],
          ["self.a.0","Mux2xOutUInt32_inst0.I0.0"],
          ["self.a.10","Mux2xOutUInt32_inst0.I0.10"],
          ["self.a.11","Mux2xOutUInt32_inst0.I0.11"],
          ["self.a.12","Mux2xOutUInt32_inst0.I0.12"],
          ["self.a.13","Mux2xOutUInt32_inst0.I0.13"],
          ["self.a.14","Mux2xOutUInt32_inst0.I0.14"],
          ["self.a.15","Mux2xOutUInt32_inst0.I0.15"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.16"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.17"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.18"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.19"],
          ["self.a.1","Mux2xOutUInt32_inst0.I0.1"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.20"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.21"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.22"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.23"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.24"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.25"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.26"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.27"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.28"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.29"],
          ["self.a.2","Mux2xOutUInt32_inst0.I0.2"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.30"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.31"],
          ["self.a.3","Mux2xOutUInt32_inst0.I0.3"],
          ["self.a.4","Mux2xOutUInt32_inst0.I0.4"],
          ["self.a.5","Mux2xOutUInt32_inst0.I0.5"],
          ["self.a.6","Mux2xOutUInt32_inst0.I0.6"],
          ["self.a.7","Mux2xOutUInt32_inst0.I0.7"],
          ["self.a.8","Mux2xOutUInt32_inst0.I0.8"],
          ["self.a.9","Mux2xOutUInt32_inst0.I0.9"],
          ["self.a.0","Mux2xOutUInt32_inst0.I1.0"],
          ["self.a.10","Mux2xOutUInt32_inst0.I1.10"],
          ["self.a.11","Mux2xOutUInt32_inst0.I1.11"],
          ["self.a.12","Mux2xOutUInt32_inst0.I1.12"],
          ["self.a.13","Mux2xOutUInt32_inst0.I1.13"],
          ["self.a.14","Mux2xOutUInt32_inst0.I1.14"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.15"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.16"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.17"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.18"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.19"],
          ["self.a.1","Mux2xOutUInt32_inst0.I1.1"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.20"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.21"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.22"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.23"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.24"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.25"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.26"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.27"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.28"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.29"],
          ["self.a.2","Mux2xOutUInt32_inst0.I1.2"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.30"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.31"],
          ["self.a.3","Mux2xOutUInt32_inst0.I1.3"],
          ["self.a.4","Mux2xOutUInt32_inst0.I1.4"],
          ["self.a.5","Mux2xOutUInt32_inst0.I1.5"],
          ["self.a.6","Mux2xOutUInt32_inst0.I1.6"],
          ["self.a.7","Mux2xOutUInt32_inst0.I1.7"],
          ["self.a.8","Mux2xOutUInt32_inst0.I1.8"],
          ["self.a.9","Mux2xOutUInt32_inst0.I1.9"],
          ["coreir_eq_1_inst2.out","Mux2xOutUInt32_inst0.S"],
          ["self.b.0","Mux2xOutUInt32_inst1.I0.0"],
          ["self.b.10","Mux2xOutUInt32_inst1.I0.10"],
          ["self.b.11","Mux2xOutUInt32_inst1.I0.11"],
          ["self.b.12","Mux2xOutUInt32_inst1.I0.12"],
          ["self.b.13","Mux2xOutUInt32_inst1.I0.13"],
          ["self.b.14","Mux2xOutUInt32_inst1.I0.14"],
          ["self.b.15","Mux2xOutUInt32_inst1.I0.15"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.16"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.17"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.18"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.19"],
          ["self.b.1","Mux2xOutUInt32_inst1.I0.1"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.20"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.21"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.22"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.23"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.24"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.25"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.26"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.27"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.28"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.29"],
          ["self.b.2","Mux2xOutUInt32_inst1.I0.2"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.30"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.31"],
          ["self.b.3","Mux2xOutUInt32_inst1.I0.3"],
          ["self.b.4","Mux2xOutUInt32_inst1.I0.4"],
          ["self.b.5","Mux2xOutUInt32_inst1.I0.5"],
          ["self.b.6","Mux2xOutUInt32_inst1.I0.6"],
          ["self.b.7","Mux2xOutUInt32_inst1.I0.7"],
          ["self.b.8","Mux2xOutUInt32_inst1.I0.8"],
          ["self.b.9","Mux2xOutUInt32_inst1.I0.9"],
          ["self.b.0","Mux2xOutUInt32_inst1.I1.0"],
          ["self.b.10","Mux2xOutUInt32_inst1.I1.10"],
          ["self.b.11","Mux2xOutUInt32_inst1.I1.11"],
          ["self.b.12","Mux2xOutUInt32_inst1.I1.12"],
          ["self.b.13","Mux2xOutUInt32_inst1.I1.13"],
          ["self.b.14","Mux2xOutUInt32_inst1.I1.14"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.15"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.16"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.17"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.18"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.19"],
          ["self.b.1","Mux2xOutUInt32_inst1.I1.1"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.20"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.21"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.22"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.23"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.24"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.25"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.26"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.27"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.28"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.29"],
          ["self.b.2","Mux2xOutUInt32_inst1.I1.2"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.30"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.31"],
          ["self.b.3","Mux2xOutUInt32_inst1.I1.3"],
          ["self.b.4","Mux2xOutUInt32_inst1.I1.4"],
          ["self.b.5","Mux2xOutUInt32_inst1.I1.5"],
          ["self.b.6","Mux2xOutUInt32_inst1.I1.6"],
          ["self.b.7","Mux2xOutUInt32_inst1.I1.7"],
          ["self.b.8","Mux2xOutUInt32_inst1.I1.8"],
          ["self.b.9","Mux2xOutUInt32_inst1.I1.9"],
          ["coreir_eq_1_inst3.out","Mux2xOutUInt32_inst1.S"],
          ["coreir_mul32_inst1.out","Mux2xOutUInt32_inst2.I0"],
          ["coreir_mul32_inst0.out","Mux2xOutUInt32_inst2.I1"],
          ["coreir_eq_1_inst4.out","Mux2xOutUInt32_inst2.S"],
          ["Mux2xOutUInt8_inst1.I0","Mux2xOutUInt8_inst0.O"],
          ["coreir_eq_8_inst1.out","Mux2xOutUInt8_inst0.S"],
          ["coreir_add8_inst1.out","Mux2xOutUInt8_inst1.I1"],
          ["coreir_eq_8_inst11.out","Mux2xOutUInt8_inst1.S"],
          ["const_65409_16.out","Mux2xSInt16_inst0.I0"],
          ["const_0_16.out","Mux2xSInt16_inst0.I1"],
          ["corebit_eq_inst0.O","Mux2xSInt16_inst0.S"],
          ["const_0_16.out","Mux2xUInt16_inst0.I0"],
          ["const_32768_16.out","Mux2xUInt16_inst0.I1"],
          ["or16_inst5.in0","Mux2xUInt16_inst0.O"],
          ["coreir_slt8_inst0.out","Mux2xUInt16_inst0.S"],
          ["const_0_16.out","Mux2xUInt16_inst1.I0"],
          ["and16_inst6.out","Mux2xUInt16_inst1.I1"],
          ["or16_inst6.in1","Mux2xUInt16_inst1.O"],
          ["coreir_sge16_inst0.out","Mux2xUInt16_inst1.S"],
          ["and16_inst10.out","Mux2xUInt16_inst2.I0"],
          ["and16_inst8.out","Mux2xUInt16_inst2.I1"],
          ["coreir_eq_8_inst0.out","Mux2xUInt16_inst2.S"],
          ["ite_inst2.b","Negate16_inst0.O"],
          ["Sub8_inst3.O","Negate8_inst0.I"],
          ["lshr16_inst2.in1.0","Negate8_inst0.O.0"],
          ["lshr16_inst2.in1.1","Negate8_inst0.O.1"],
          ["lshr16_inst2.in1.2","Negate8_inst0.O.2"],
          ["lshr16_inst2.in1.3","Negate8_inst0.O.3"],
          ["lshr16_inst2.in1.4","Negate8_inst0.O.4"],
          ["lshr16_inst2.in1.5","Negate8_inst0.O.5"],
          ["lshr16_inst2.in1.6","Negate8_inst0.O.6"],
          ["lshr16_inst2.in1.7","Negate8_inst0.O.7"],
          ["const_7_16.out","Sub16_inst0.I0"],
          ["shl16_inst3.in1","Sub16_inst0.O"],
          ["coreir_add8_inst1.in0","Sub8_inst0.O"],
          ["const_127_8.out","Sub8_inst1.I1"],
          ["coreir_slt8_inst0.in0","Sub8_inst1.O"],
          ["coreir_slt8_inst1.in0","Sub8_inst1.O"],
          ["const_127_8.out","Sub8_inst2.I1"],
          ["coreir_slt8_inst2.in0","Sub8_inst2.O"],
          ["shl16_inst5.in1.0","Sub8_inst2.O.0"],
          ["shl16_inst5.in1.1","Sub8_inst2.O.1"],
          ["shl16_inst5.in1.2","Sub8_inst2.O.2"],
          ["shl16_inst5.in1.3","Sub8_inst2.O.3"],
          ["shl16_inst5.in1.4","Sub8_inst2.O.4"],
          ["shl16_inst5.in1.5","Sub8_inst2.O.5"],
          ["shl16_inst5.in1.6","Sub8_inst2.O.6"],
          ["shl16_inst5.in1.7","Sub8_inst2.O.7"],
          ["const_127_8.out","Sub8_inst3.I1"],
          ["coreir_slt8_inst3.in0","Sub8_inst3.O"],
          ["shl16_inst6.in1.0","Sub8_inst3.O.0"],
          ["shl16_inst6.in1.1","Sub8_inst3.O.1"],
          ["shl16_inst6.in1.2","Sub8_inst3.O.2"],
          ["shl16_inst6.in1.3","Sub8_inst3.O.3"],
          ["shl16_inst6.in1.4","Sub8_inst3.O.4"],
          ["shl16_inst6.in1.5","Sub8_inst3.O.5"],
          ["shl16_inst6.in1.6","Sub8_inst3.O.6"],
          ["shl16_inst6.in1.7","Sub8_inst3.O.7"],
          ["overflow_inst0.res","adc_inst0.O0"],
          ["bit_const_0_None.out","adc_inst0.c"],
          ["overflow_inst1.res","adc_inst1.O0"],
          ["bit_const_1_None.out","adc_inst1.c"],
          ["const_127_16.out","and16_inst1.in1"],
          ["const_32768_16.out","and16_inst10.in1"],
          ["const_127_16.out","and16_inst11.in1"],
          ["or16_inst8.in0","and16_inst11.out"],
          ["const_127_16.out","and16_inst12.in1"],
          ["shl16_inst7.in0","and16_inst12.out"],
          ["const_32768_16.out","and16_inst2.in1"],
          ["or16_inst1.in0","and16_inst2.out"],
          ["const_127_16.out","and16_inst3.in1"],
          ["or16_inst2.in1","and16_inst3.out"],
          ["const_32768_16.out","and16_inst4.in1"],
          ["or16_inst3.in0","and16_inst4.out"],
          ["const_127_16.out","and16_inst5.in1"],
          ["or16_inst4.in1","and16_inst5.out"],
          ["coreir_mul16_inst1.out","and16_inst6.in0"],
          ["const_127_16.out","and16_inst6.in1"],
          ["shl16_inst4.out","and16_inst7.in0"],
          ["const_32640_16.out","and16_inst7.in1"],
          ["or16_inst5.in1","and16_inst7.out"],
          ["const_32768_16.out","and16_inst8.in1"],
          ["const_127_16.out","and16_inst9.in1"],
          ["or16_inst7.in0","and16_inst9.out"],
          ["coreir_add9_inst0.in0.8","bit_const_0_None.out"],
          ["coreir_mul16_inst1.in0.10","bit_const_0_None.out"],
          ["coreir_mul16_inst1.in0.11","bit_const_0_None.out"],
          ["coreir_mul16_inst1.in0.12","bit_const_0_None.out"],
          ["coreir_mul16_inst1.in0.13","bit_const_0_None.out"],
          ["coreir_mul16_inst1.in0.14","bit_const_0_None.out"],
          ["coreir_mul16_inst1.in0.15","bit_const_0_None.out"],
          ["coreir_mul16_inst1.in0.8","bit_const_0_None.out"],
          ["coreir_mul16_inst1.in0.9","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.16","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.17","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.18","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.19","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.20","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.21","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.22","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.23","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.24","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.25","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.26","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.27","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.28","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.29","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.30","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in0.31","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.16","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.17","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.18","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.19","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.20","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.21","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.22","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.23","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.24","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.25","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.26","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.27","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.28","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.29","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.30","bit_const_0_None.out"],
          ["coreir_mul32_inst1.in1.31","bit_const_0_None.out"],
          ["lshr16_inst2.in1.10","bit_const_0_None.out"],
          ["lshr16_inst2.in1.11","bit_const_0_None.out"],
          ["lshr16_inst2.in1.12","bit_const_0_None.out"],
          ["lshr16_inst2.in1.13","bit_const_0_None.out"],
          ["lshr16_inst2.in1.14","bit_const_0_None.out"],
          ["lshr16_inst2.in1.15","bit_const_0_None.out"],
          ["lshr16_inst2.in1.8","bit_const_0_None.out"],
          ["lshr16_inst2.in1.9","bit_const_0_None.out"],
          ["shl16_inst1.in0.10","bit_const_0_None.out"],
          ["shl16_inst1.in0.11","bit_const_0_None.out"],
          ["shl16_inst1.in0.12","bit_const_0_None.out"],
          ["shl16_inst1.in0.13","bit_const_0_None.out"],
          ["shl16_inst1.in0.14","bit_const_0_None.out"],
          ["shl16_inst1.in0.15","bit_const_0_None.out"],
          ["shl16_inst1.in0.8","bit_const_0_None.out"],
          ["shl16_inst1.in0.9","bit_const_0_None.out"],
          ["shl16_inst2.in0.10","bit_const_0_None.out"],
          ["shl16_inst2.in0.11","bit_const_0_None.out"],
          ["shl16_inst2.in0.12","bit_const_0_None.out"],
          ["shl16_inst2.in0.13","bit_const_0_None.out"],
          ["shl16_inst2.in0.14","bit_const_0_None.out"],
          ["shl16_inst2.in0.15","bit_const_0_None.out"],
          ["shl16_inst2.in0.8","bit_const_0_None.out"],
          ["shl16_inst2.in0.9","bit_const_0_None.out"],
          ["shl16_inst5.in1.10","bit_const_0_None.out"],
          ["shl16_inst5.in1.11","bit_const_0_None.out"],
          ["shl16_inst5.in1.12","bit_const_0_None.out"],
          ["shl16_inst5.in1.13","bit_const_0_None.out"],
          ["shl16_inst5.in1.14","bit_const_0_None.out"],
          ["shl16_inst5.in1.15","bit_const_0_None.out"],
          ["shl16_inst5.in1.8","bit_const_0_None.out"],
          ["shl16_inst5.in1.9","bit_const_0_None.out"],
          ["shl16_inst6.in1.10","bit_const_0_None.out"],
          ["shl16_inst6.in1.11","bit_const_0_None.out"],
          ["shl16_inst6.in1.12","bit_const_0_None.out"],
          ["shl16_inst6.in1.13","bit_const_0_None.out"],
          ["shl16_inst6.in1.14","bit_const_0_None.out"],
          ["shl16_inst6.in1.15","bit_const_0_None.out"],
          ["shl16_inst6.in1.8","bit_const_0_None.out"],
          ["shl16_inst6.in1.9","bit_const_0_None.out"],
          ["corebit_eq_inst0.I1","bit_const_1_None.out"],
          ["corebit_eq_inst1.I1","bit_const_1_None.out"],
          ["corebit_eq_inst2.I1","bit_const_1_None.out"],
          ["corebit_eq_inst3.I1","bit_const_1_None.out"],
          ["corebit_eq_inst4.I1","bit_const_1_None.out"],
          ["corebit_eq_inst5.I1","bit_const_1_None.out"],
          ["corebit_eq_inst6.I1","bit_const_1_None.out"],
          ["corebit_eq_inst7.I1","bit_const_1_None.out"],
          ["coreir_eq_16_inst0.in1","const_0_16.out"],
          ["coreir_sge16_inst0.in1","const_0_16.out"],
          ["coreir_uge16_inst3.in1","const_0_16.out"],
          ["coreir_eq_8_inst91.in1","const_0_8.out"],
          ["coreir_eq_8_inst92.in1","const_0_8.out"],
          ["coreir_eq_8_inst93.in1","const_0_8.out"],
          ["coreir_eq_8_inst94.in1","const_0_8.out"],
          ["coreir_eq_8_inst95.in1","const_0_8.out"],
          ["coreir_eq_8_inst96.in1","const_0_8.out"],
          ["coreir_slt8_inst0.in1","const_0_8.out"],
          ["coreir_slt8_inst1.in1","const_0_8.out"],
          ["coreir_slt8_inst2.in1","const_0_8.out"],
          ["coreir_slt8_inst3.in1","const_0_8.out"],
          ["coreir_eq_8_inst79.in1","const_11_8.out"],
          ["coreir_eq_8_inst80.in1","const_11_8.out"],
          ["coreir_eq_8_inst81.in1","const_11_8.out"],
          ["coreir_eq_8_inst82.in1","const_11_8.out"],
          ["coreir_eq_8_inst83.in1","const_11_8.out"],
          ["coreir_eq_8_inst84.in1","const_11_8.out"],
          ["coreir_add16_inst1.in1","const_127_16.out"],
          ["coreir_add8_inst1.in1","const_127_8.out"],
          ["or16_inst7.in1","const_128_16.out"],
          ["or16_inst8.in1","const_128_16.out"],
          ["coreir_eq_8_inst73.in1","const_12_8.out"],
          ["coreir_eq_8_inst74.in1","const_12_8.out"],
          ["coreir_eq_8_inst75.in1","const_12_8.out"],
          ["coreir_eq_8_inst76.in1","const_12_8.out"],
          ["coreir_eq_8_inst77.in1","const_12_8.out"],
          ["coreir_eq_8_inst78.in1","const_12_8.out"],
          ["coreir_eq_8_inst67.in1","const_13_8.out"],
          ["coreir_eq_8_inst68.in1","const_13_8.out"],
          ["coreir_eq_8_inst69.in1","const_13_8.out"],
          ["coreir_eq_8_inst70.in1","const_13_8.out"],
          ["coreir_eq_8_inst71.in1","const_13_8.out"],
          ["coreir_eq_8_inst72.in1","const_13_8.out"],
          ["coreir_eq_8_inst19.in1","const_146_8.out"],
          ["coreir_eq_8_inst20.in1","const_146_8.out"],
          ["coreir_eq_8_inst15.in1","const_147_8.out"],
          ["coreir_eq_8_inst16.in1","const_147_8.out"],
          ["coreir_eq_8_inst17.in1","const_147_8.out"],
          ["coreir_eq_8_inst18.in1","const_147_8.out"],
          ["coreir_eq_8_inst10.in1","const_148_8.out"],
          ["coreir_eq_8_inst11.in1","const_148_8.out"],
          ["coreir_eq_8_inst12.in1","const_148_8.out"],
          ["coreir_eq_8_inst13.in1","const_148_8.out"],
          ["coreir_eq_8_inst14.in1","const_148_8.out"],
          ["coreir_eq_8_inst7.in1","const_149_8.out"],
          ["coreir_eq_8_inst8.in1","const_149_8.out"],
          ["coreir_eq_8_inst9.in1","const_149_8.out"],
          ["coreir_eq_8_inst0.in1","const_150_8.out"],
          ["coreir_eq_8_inst1.in1","const_150_8.out"],
          ["coreir_eq_8_inst2.in1","const_150_8.out"],
          ["coreir_eq_8_inst3.in1","const_150_8.out"],
          ["coreir_eq_8_inst4.in1","const_150_8.out"],
          ["coreir_eq_8_inst5.in1","const_150_8.out"],
          ["coreir_eq_8_inst6.in1","const_150_8.out"],
          ["coreir_eq_8_inst33.in1","const_15_8.out"],
          ["coreir_eq_8_inst34.in1","const_15_8.out"],
          ["coreir_eq_8_inst35.in1","const_15_8.out"],
          ["coreir_eq_8_inst36.in1","const_15_8.out"],
          ["coreir_eq_8_inst29.in1","const_17_8.out"],
          ["coreir_eq_8_inst30.in1","const_17_8.out"],
          ["coreir_eq_8_inst31.in1","const_17_8.out"],
          ["coreir_eq_8_inst32.in1","const_17_8.out"],
          ["coreir_eq_8_inst41.in1","const_18_8.out"],
          ["coreir_eq_8_inst42.in1","const_18_8.out"],
          ["coreir_eq_8_inst43.in1","const_18_8.out"],
          ["coreir_eq_8_inst44.in1","const_18_8.out"],
          ["coreir_eq_8_inst45.in1","const_19_8.out"],
          ["coreir_eq_8_inst46.in1","const_19_8.out"],
          ["coreir_eq_8_inst47.in1","const_19_8.out"],
          ["coreir_eq_8_inst48.in1","const_19_8.out"],
          ["coreir_eq_1_inst0.in1","const_1_1.out"],
          ["coreir_eq_1_inst1.in1","const_1_1.out"],
          ["coreir_eq_1_inst2.in1","const_1_1.out"],
          ["coreir_eq_1_inst3.in1","const_1_1.out"],
          ["coreir_eq_1_inst4.in1","const_1_1.out"],
          ["shl16_inst3.in0","const_1_16.out"],
          ["shl16_inst7.in1","const_1_16.out"],
          ["coreir_add8_inst2.in1","const_1_8.out"],
          ["coreir_eq_8_inst85.in1","const_1_8.out"],
          ["coreir_eq_8_inst86.in1","const_1_8.out"],
          ["coreir_eq_8_inst87.in1","const_1_8.out"],
          ["coreir_eq_8_inst88.in1","const_1_8.out"],
          ["coreir_eq_8_inst89.in1","const_1_8.out"],
          ["coreir_eq_8_inst90.in1","const_1_8.out"],
          ["coreir_eq_8_inst37.in1","const_20_8.out"],
          ["coreir_eq_8_inst38.in1","const_20_8.out"],
          ["coreir_eq_8_inst39.in1","const_20_8.out"],
          ["coreir_eq_8_inst40.in1","const_20_8.out"],
          ["coreir_eq_8_inst25.in1","const_21_8.out"],
          ["coreir_eq_8_inst26.in1","const_21_8.out"],
          ["coreir_eq_8_inst27.in1","const_21_8.out"],
          ["coreir_eq_8_inst28.in1","const_21_8.out"],
          ["coreir_eq_8_inst21.in1","const_22_8.out"],
          ["coreir_eq_8_inst22.in1","const_22_8.out"],
          ["coreir_eq_8_inst23.in1","const_22_8.out"],
          ["coreir_eq_8_inst24.in1","const_22_8.out"],
          ["coreir_ugt9_inst0.in1","const_255_9.out"],
          ["coreir_eq_8_inst53.in1","const_3_8.out"],
          ["coreir_eq_8_inst54.in1","const_3_8.out"],
          ["coreir_eq_8_inst55.in1","const_3_8.out"],
          ["coreir_eq_8_inst56.in1","const_3_8.out"],
          ["coreir_eq_8_inst62.in1","const_4_8.out"],
          ["coreir_eq_8_inst63.in1","const_4_8.out"],
          ["coreir_eq_8_inst64.in1","const_4_8.out"],
          ["coreir_eq_8_inst65.in1","const_4_8.out"],
          ["coreir_eq_8_inst66.in1","const_4_8.out"],
          ["coreir_eq_8_inst57.in1","const_5_8.out"],
          ["coreir_eq_8_inst58.in1","const_5_8.out"],
          ["coreir_eq_8_inst59.in1","const_5_8.out"],
          ["coreir_eq_8_inst60.in1","const_5_8.out"],
          ["coreir_eq_8_inst61.in1","const_5_8.out"],
          ["lshr16_inst1.in1","const_7_16.out"],
          ["shl16_inst1.in1","const_7_16.out"],
          ["shl16_inst2.in1","const_7_16.out"],
          ["shl16_inst4.in1","const_7_16.out"],
          ["coreir_eq_8_inst49.in1","const_8_8.out"],
          ["coreir_eq_8_inst50.in1","const_8_8.out"],
          ["coreir_eq_8_inst51.in1","const_8_8.out"],
          ["coreir_eq_8_inst52.in1","const_8_8.out"],
          ["shl16_inst4.in0","coreir_add16_inst1.out"],
          ["shl16_inst1.in0.0","coreir_add8_inst0.out.0"],
          ["shl16_inst1.in0.1","coreir_add8_inst0.out.1"],
          ["shl16_inst1.in0.2","coreir_add8_inst0.out.2"],
          ["shl16_inst1.in0.3","coreir_add8_inst0.out.3"],
          ["shl16_inst1.in0.4","coreir_add8_inst0.out.4"],
          ["shl16_inst1.in0.5","coreir_add8_inst0.out.5"],
          ["shl16_inst1.in0.6","coreir_add8_inst0.out.6"],
          ["shl16_inst1.in0.7","coreir_add8_inst0.out.7"],
          ["shl16_inst2.in0.0","coreir_add8_inst1.out.0"],
          ["shl16_inst2.in0.1","coreir_add8_inst1.out.1"],
          ["shl16_inst2.in0.2","coreir_add8_inst1.out.2"],
          ["shl16_inst2.in0.3","coreir_add8_inst1.out.3"],
          ["shl16_inst2.in0.4","coreir_add8_inst1.out.4"],
          ["shl16_inst2.in0.5","coreir_add8_inst1.out.5"],
          ["shl16_inst2.in0.6","coreir_add8_inst1.out.6"],
          ["shl16_inst2.in0.7","coreir_add8_inst1.out.7"],
          ["coreir_ugt9_inst0.in0","coreir_add9_inst0.out"],
          ["self.O2","coreir_eq_16_inst0.out"],
          ["self.inst.signed_","coreir_eq_1_inst0.in0"],
          ["self.inst.signed_","coreir_eq_1_inst1.in0"],
          ["self.inst.signed_","coreir_eq_1_inst2.in0"],
          ["self.inst.signed_","coreir_eq_1_inst3.in0"],
          ["self.inst.signed_","coreir_eq_1_inst4.in0"],
          ["self.inst.alu","coreir_eq_8_inst0.in0"],
          ["self.inst.alu","coreir_eq_8_inst1.in0"],
          ["self.inst.alu","coreir_eq_8_inst10.in0"],
          ["self.inst.alu","coreir_eq_8_inst11.in0"],
          ["self.inst.alu","coreir_eq_8_inst12.in0"],
          ["self.inst.alu","coreir_eq_8_inst13.in0"],
          ["self.inst.alu","coreir_eq_8_inst14.in0"],
          ["self.inst.alu","coreir_eq_8_inst15.in0"],
          ["self.inst.alu","coreir_eq_8_inst16.in0"],
          ["self.inst.alu","coreir_eq_8_inst17.in0"],
          ["self.inst.alu","coreir_eq_8_inst18.in0"],
          ["self.inst.alu","coreir_eq_8_inst19.in0"],
          ["self.inst.alu","coreir_eq_8_inst2.in0"],
          ["self.inst.alu","coreir_eq_8_inst20.in0"],
          ["self.inst.alu","coreir_eq_8_inst21.in0"],
          ["self.inst.alu","coreir_eq_8_inst22.in0"],
          ["self.inst.alu","coreir_eq_8_inst23.in0"],
          ["self.inst.alu","coreir_eq_8_inst24.in0"],
          ["self.inst.alu","coreir_eq_8_inst25.in0"],
          ["self.inst.alu","coreir_eq_8_inst26.in0"],
          ["self.inst.alu","coreir_eq_8_inst27.in0"],
          ["self.inst.alu","coreir_eq_8_inst28.in0"],
          ["self.inst.alu","coreir_eq_8_inst29.in0"],
          ["self.inst.alu","coreir_eq_8_inst3.in0"],
          ["self.inst.alu","coreir_eq_8_inst30.in0"],
          ["self.inst.alu","coreir_eq_8_inst31.in0"],
          ["self.inst.alu","coreir_eq_8_inst32.in0"],
          ["self.inst.alu","coreir_eq_8_inst33.in0"],
          ["self.inst.alu","coreir_eq_8_inst34.in0"],
          ["self.inst.alu","coreir_eq_8_inst35.in0"],
          ["self.inst.alu","coreir_eq_8_inst36.in0"],
          ["self.inst.alu","coreir_eq_8_inst37.in0"],
          ["self.inst.alu","coreir_eq_8_inst38.in0"],
          ["self.inst.alu","coreir_eq_8_inst39.in0"],
          ["self.inst.alu","coreir_eq_8_inst4.in0"],
          ["self.inst.alu","coreir_eq_8_inst40.in0"],
          ["self.inst.alu","coreir_eq_8_inst41.in0"],
          ["self.inst.alu","coreir_eq_8_inst42.in0"],
          ["self.inst.alu","coreir_eq_8_inst43.in0"],
          ["self.inst.alu","coreir_eq_8_inst44.in0"],
          ["self.inst.alu","coreir_eq_8_inst45.in0"],
          ["self.inst.alu","coreir_eq_8_inst46.in0"],
          ["self.inst.alu","coreir_eq_8_inst47.in0"],
          ["self.inst.alu","coreir_eq_8_inst48.in0"],
          ["self.inst.alu","coreir_eq_8_inst49.in0"],
          ["self.inst.alu","coreir_eq_8_inst5.in0"],
          ["self.inst.alu","coreir_eq_8_inst50.in0"],
          ["self.inst.alu","coreir_eq_8_inst51.in0"],
          ["self.inst.alu","coreir_eq_8_inst52.in0"],
          ["self.inst.alu","coreir_eq_8_inst53.in0"],
          ["self.inst.alu","coreir_eq_8_inst54.in0"],
          ["self.inst.alu","coreir_eq_8_inst55.in0"],
          ["self.inst.alu","coreir_eq_8_inst56.in0"],
          ["self.inst.alu","coreir_eq_8_inst57.in0"],
          ["self.inst.alu","coreir_eq_8_inst58.in0"],
          ["self.inst.alu","coreir_eq_8_inst59.in0"],
          ["self.inst.alu","coreir_eq_8_inst6.in0"],
          ["self.inst.alu","coreir_eq_8_inst60.in0"],
          ["self.inst.alu","coreir_eq_8_inst61.in0"],
          ["self.inst.alu","coreir_eq_8_inst62.in0"],
          ["self.inst.alu","coreir_eq_8_inst63.in0"],
          ["self.inst.alu","coreir_eq_8_inst64.in0"],
          ["self.inst.alu","coreir_eq_8_inst65.in0"],
          ["self.inst.alu","coreir_eq_8_inst66.in0"],
          ["self.inst.alu","coreir_eq_8_inst67.in0"],
          ["self.inst.alu","coreir_eq_8_inst68.in0"],
          ["self.inst.alu","coreir_eq_8_inst69.in0"],
          ["self.inst.alu","coreir_eq_8_inst7.in0"],
          ["self.inst.alu","coreir_eq_8_inst70.in0"],
          ["self.inst.alu","coreir_eq_8_inst71.in0"],
          ["self.inst.alu","coreir_eq_8_inst72.in0"],
          ["self.inst.alu","coreir_eq_8_inst73.in0"],
          ["self.inst.alu","coreir_eq_8_inst74.in0"],
          ["self.inst.alu","coreir_eq_8_inst75.in0"],
          ["self.inst.alu","coreir_eq_8_inst76.in0"],
          ["self.inst.alu","coreir_eq_8_inst77.in0"],
          ["self.inst.alu","coreir_eq_8_inst78.in0"],
          ["self.inst.alu","coreir_eq_8_inst79.in0"],
          ["self.inst.alu","coreir_eq_8_inst8.in0"],
          ["self.inst.alu","coreir_eq_8_inst80.in0"],
          ["self.inst.alu","coreir_eq_8_inst81.in0"],
          ["self.inst.alu","coreir_eq_8_inst82.in0"],
          ["self.inst.alu","coreir_eq_8_inst83.in0"],
          ["self.inst.alu","coreir_eq_8_inst84.in0"],
          ["self.inst.alu","coreir_eq_8_inst85.in0"],
          ["self.inst.alu","coreir_eq_8_inst86.in0"],
          ["self.inst.alu","coreir_eq_8_inst87.in0"],
          ["self.inst.alu","coreir_eq_8_inst88.in0"],
          ["self.inst.alu","coreir_eq_8_inst89.in0"],
          ["self.inst.alu","coreir_eq_8_inst9.in0"],
          ["self.inst.alu","coreir_eq_8_inst90.in0"],
          ["self.inst.alu","coreir_eq_8_inst91.in0"],
          ["self.inst.alu","coreir_eq_8_inst92.in0"],
          ["self.inst.alu","coreir_eq_8_inst93.in0"],
          ["self.inst.alu","coreir_eq_8_inst94.in0"],
          ["self.inst.alu","coreir_eq_8_inst95.in0"],
          ["self.inst.alu","coreir_eq_8_inst96.in0"],
          ["shl16_inst3.out","coreir_mul16_inst1.in1"],
          ["self.a.0","coreir_mul32_inst0.in0.0"],
          ["self.a.10","coreir_mul32_inst0.in0.10"],
          ["self.a.11","coreir_mul32_inst0.in0.11"],
          ["self.a.12","coreir_mul32_inst0.in0.12"],
          ["self.a.13","coreir_mul32_inst0.in0.13"],
          ["self.a.14","coreir_mul32_inst0.in0.14"],
          ["self.a.15","coreir_mul32_inst0.in0.15"],
          ["self.a.15","coreir_mul32_inst0.in0.16"],
          ["self.a.15","coreir_mul32_inst0.in0.17"],
          ["self.a.15","coreir_mul32_inst0.in0.18"],
          ["self.a.15","coreir_mul32_inst0.in0.19"],
          ["self.a.1","coreir_mul32_inst0.in0.1"],
          ["self.a.15","coreir_mul32_inst0.in0.20"],
          ["self.a.15","coreir_mul32_inst0.in0.21"],
          ["self.a.15","coreir_mul32_inst0.in0.22"],
          ["self.a.15","coreir_mul32_inst0.in0.23"],
          ["self.a.15","coreir_mul32_inst0.in0.24"],
          ["self.a.15","coreir_mul32_inst0.in0.25"],
          ["self.a.15","coreir_mul32_inst0.in0.26"],
          ["self.a.15","coreir_mul32_inst0.in0.27"],
          ["self.a.15","coreir_mul32_inst0.in0.28"],
          ["self.a.15","coreir_mul32_inst0.in0.29"],
          ["self.a.2","coreir_mul32_inst0.in0.2"],
          ["self.a.15","coreir_mul32_inst0.in0.30"],
          ["self.a.15","coreir_mul32_inst0.in0.31"],
          ["self.a.3","coreir_mul32_inst0.in0.3"],
          ["self.a.4","coreir_mul32_inst0.in0.4"],
          ["self.a.5","coreir_mul32_inst0.in0.5"],
          ["self.a.6","coreir_mul32_inst0.in0.6"],
          ["self.a.7","coreir_mul32_inst0.in0.7"],
          ["self.a.8","coreir_mul32_inst0.in0.8"],
          ["self.a.9","coreir_mul32_inst0.in0.9"],
          ["self.b.0","coreir_mul32_inst0.in1.0"],
          ["self.b.10","coreir_mul32_inst0.in1.10"],
          ["self.b.11","coreir_mul32_inst0.in1.11"],
          ["self.b.12","coreir_mul32_inst0.in1.12"],
          ["self.b.13","coreir_mul32_inst0.in1.13"],
          ["self.b.14","coreir_mul32_inst0.in1.14"],
          ["self.b.15","coreir_mul32_inst0.in1.15"],
          ["self.b.15","coreir_mul32_inst0.in1.16"],
          ["self.b.15","coreir_mul32_inst0.in1.17"],
          ["self.b.15","coreir_mul32_inst0.in1.18"],
          ["self.b.15","coreir_mul32_inst0.in1.19"],
          ["self.b.1","coreir_mul32_inst0.in1.1"],
          ["self.b.15","coreir_mul32_inst0.in1.20"],
          ["self.b.15","coreir_mul32_inst0.in1.21"],
          ["self.b.15","coreir_mul32_inst0.in1.22"],
          ["self.b.15","coreir_mul32_inst0.in1.23"],
          ["self.b.15","coreir_mul32_inst0.in1.24"],
          ["self.b.15","coreir_mul32_inst0.in1.25"],
          ["self.b.15","coreir_mul32_inst0.in1.26"],
          ["self.b.15","coreir_mul32_inst0.in1.27"],
          ["self.b.15","coreir_mul32_inst0.in1.28"],
          ["self.b.15","coreir_mul32_inst0.in1.29"],
          ["self.b.2","coreir_mul32_inst0.in1.2"],
          ["self.b.15","coreir_mul32_inst0.in1.30"],
          ["self.b.15","coreir_mul32_inst0.in1.31"],
          ["self.b.3","coreir_mul32_inst0.in1.3"],
          ["self.b.4","coreir_mul32_inst0.in1.4"],
          ["self.b.5","coreir_mul32_inst0.in1.5"],
          ["self.b.6","coreir_mul32_inst0.in1.6"],
          ["self.b.7","coreir_mul32_inst0.in1.7"],
          ["self.b.8","coreir_mul32_inst0.in1.8"],
          ["self.b.9","coreir_mul32_inst0.in1.9"],
          ["self.a.0","coreir_mul32_inst1.in0.0"],
          ["self.a.10","coreir_mul32_inst1.in0.10"],
          ["self.a.11","coreir_mul32_inst1.in0.11"],
          ["self.a.12","coreir_mul32_inst1.in0.12"],
          ["self.a.13","coreir_mul32_inst1.in0.13"],
          ["self.a.14","coreir_mul32_inst1.in0.14"],
          ["self.a.15","coreir_mul32_inst1.in0.15"],
          ["self.a.1","coreir_mul32_inst1.in0.1"],
          ["self.a.2","coreir_mul32_inst1.in0.2"],
          ["self.a.3","coreir_mul32_inst1.in0.3"],
          ["self.a.4","coreir_mul32_inst1.in0.4"],
          ["self.a.5","coreir_mul32_inst1.in0.5"],
          ["self.a.6","coreir_mul32_inst1.in0.6"],
          ["self.a.7","coreir_mul32_inst1.in0.7"],
          ["self.a.8","coreir_mul32_inst1.in0.8"],
          ["self.a.9","coreir_mul32_inst1.in0.9"],
          ["self.b.0","coreir_mul32_inst1.in1.0"],
          ["self.b.10","coreir_mul32_inst1.in1.10"],
          ["self.b.11","coreir_mul32_inst1.in1.11"],
          ["self.b.12","coreir_mul32_inst1.in1.12"],
          ["self.b.13","coreir_mul32_inst1.in1.13"],
          ["self.b.14","coreir_mul32_inst1.in1.14"],
          ["self.b.15","coreir_mul32_inst1.in1.15"],
          ["self.b.1","coreir_mul32_inst1.in1.1"],
          ["self.b.2","coreir_mul32_inst1.in1.2"],
          ["self.b.3","coreir_mul32_inst1.in1.3"],
          ["self.b.4","coreir_mul32_inst1.in1.4"],
          ["self.b.5","coreir_mul32_inst1.in1.5"],
          ["self.b.6","coreir_mul32_inst1.in1.6"],
          ["self.b.7","coreir_mul32_inst1.in1.7"],
          ["self.b.8","coreir_mul32_inst1.in1.8"],
          ["self.b.9","coreir_mul32_inst1.in1.9"],
          ["ite_inst0.s","coreir_uge16_inst0.out"],
          ["ite_inst2.s","coreir_uge16_inst3.out"],
          ["ite_inst1.s","coreir_ule16_inst0.out"],
          ["self.d","ite_inst3.s"],
          ["or16_inst8.out","lshr16_inst2.in0"],
          ["shl16_inst1.out","or16_inst1.in1"],
          ["or16_inst2.in0","or16_inst1.out"],
          ["shl16_inst2.out","or16_inst3.in1"],
          ["or16_inst4.in0","or16_inst3.out"],
          ["or16_inst6.in0","or16_inst5.out"],
          ["shl16_inst5.in0","or16_inst7.out"],
          ["shl16_inst6.in0","or16_inst8.out"]
        ]
      },
      "cond":{
        "type":["Record",[
          ["code",["Array",4,"BitIn"]],
          ["alu","BitIn"],
          ["lut","BitIn"],
          ["Z","BitIn"],
          ["N","BitIn"],
          ["C","BitIn"],
          ["V","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "Mux2xOutBit_inst0":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst1":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst10":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst11":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst12":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst13":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst14":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst2":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst3":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst4":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst5":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst6":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst7":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst8":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst9":{
            "modref":"global.Mux2xOutBit"
          },
          "NENone_inst0":{
            "modref":"global.NENone"
          },
          "NENone_inst1":{
            "modref":"global.NENone"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "and_inst1":{
            "modref":"corebit.and"
          },
          "const_0_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h0"]}
          },
          "const_10_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'ha"]}
          },
          "const_11_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hb"]}
          },
          "const_12_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hc"]}
          },
          "const_13_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hd"]}
          },
          "const_15_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hf"]}
          },
          "const_1_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "const_2_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h2"]}
          },
          "const_3_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h3"]}
          },
          "const_4_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h4"]}
          },
          "const_5_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h5"]}
          },
          "const_6_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h6"]}
          },
          "const_7_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h7"]}
          },
          "const_8_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h8"]}
          },
          "const_9_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h9"]}
          },
          "corebit_eq_inst0":{
            "modref":"global.corebit_eq"
          },
          "corebit_eq_inst1":{
            "modref":"global.corebit_eq"
          },
          "coreir_eq_4_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "coreir_eq_4_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "not_inst0":{
            "modref":"corebit.not"
          },
          "not_inst1":{
            "modref":"corebit.not"
          },
          "not_inst2":{
            "modref":"corebit.not"
          },
          "not_inst3":{
            "modref":"corebit.not"
          },
          "not_inst4":{
            "modref":"corebit.not"
          },
          "not_inst5":{
            "modref":"corebit.not"
          },
          "not_inst6":{
            "modref":"corebit.not"
          },
          "or_inst0":{
            "modref":"corebit.or"
          },
          "or_inst1":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["self.lut","Mux2xOutBit_inst0.I0"],
          ["self.alu","Mux2xOutBit_inst0.I1"],
          ["Mux2xOutBit_inst1.I0","Mux2xOutBit_inst0.O"],
          ["coreir_eq_4_inst0.out","Mux2xOutBit_inst0.S"],
          ["or_inst1.out","Mux2xOutBit_inst1.I1"],
          ["Mux2xOutBit_inst2.I0","Mux2xOutBit_inst1.O"],
          ["coreir_eq_4_inst1.out","Mux2xOutBit_inst1.S"],
          ["Mux2xOutBit_inst9.O","Mux2xOutBit_inst10.I0"],
          ["self.N","Mux2xOutBit_inst10.I1"],
          ["Mux2xOutBit_inst11.I0","Mux2xOutBit_inst10.O"],
          ["coreir_eq_4_inst10.out","Mux2xOutBit_inst10.S"],
          ["not_inst1.out","Mux2xOutBit_inst11.I1"],
          ["Mux2xOutBit_inst12.I0","Mux2xOutBit_inst11.O"],
          ["coreir_eq_4_inst11.out","Mux2xOutBit_inst11.S"],
          ["self.C","Mux2xOutBit_inst12.I1"],
          ["Mux2xOutBit_inst13.I0","Mux2xOutBit_inst12.O"],
          ["coreir_eq_4_inst12.out","Mux2xOutBit_inst12.S"],
          ["not_inst0.out","Mux2xOutBit_inst13.I1"],
          ["Mux2xOutBit_inst14.I0","Mux2xOutBit_inst13.O"],
          ["coreir_eq_4_inst13.out","Mux2xOutBit_inst13.S"],
          ["self.Z","Mux2xOutBit_inst14.I1"],
          ["self.O","Mux2xOutBit_inst14.O"],
          ["coreir_eq_4_inst14.out","Mux2xOutBit_inst14.S"],
          ["and_inst1.out","Mux2xOutBit_inst2.I1"],
          ["Mux2xOutBit_inst3.I0","Mux2xOutBit_inst2.O"],
          ["coreir_eq_4_inst2.out","Mux2xOutBit_inst2.S"],
          ["NENone_inst0.O","Mux2xOutBit_inst3.I1"],
          ["Mux2xOutBit_inst4.I0","Mux2xOutBit_inst3.O"],
          ["coreir_eq_4_inst3.out","Mux2xOutBit_inst3.S"],
          ["corebit_eq_inst0.O","Mux2xOutBit_inst4.I1"],
          ["Mux2xOutBit_inst5.I0","Mux2xOutBit_inst4.O"],
          ["coreir_eq_4_inst4.out","Mux2xOutBit_inst4.S"],
          ["or_inst0.out","Mux2xOutBit_inst5.I1"],
          ["Mux2xOutBit_inst6.I0","Mux2xOutBit_inst5.O"],
          ["coreir_eq_4_inst5.out","Mux2xOutBit_inst5.S"],
          ["and_inst0.out","Mux2xOutBit_inst6.I1"],
          ["Mux2xOutBit_inst7.I0","Mux2xOutBit_inst6.O"],
          ["coreir_eq_4_inst6.out","Mux2xOutBit_inst6.S"],
          ["not_inst3.out","Mux2xOutBit_inst7.I1"],
          ["Mux2xOutBit_inst8.I0","Mux2xOutBit_inst7.O"],
          ["coreir_eq_4_inst7.out","Mux2xOutBit_inst7.S"],
          ["self.V","Mux2xOutBit_inst8.I1"],
          ["Mux2xOutBit_inst9.I0","Mux2xOutBit_inst8.O"],
          ["coreir_eq_4_inst8.out","Mux2xOutBit_inst8.S"],
          ["not_inst2.out","Mux2xOutBit_inst9.I1"],
          ["coreir_eq_4_inst9.out","Mux2xOutBit_inst9.S"],
          ["self.N","NENone_inst0.I0"],
          ["self.V","NENone_inst0.I1"],
          ["self.N","NENone_inst1.I0"],
          ["self.V","NENone_inst1.I1"],
          ["or_inst1.in1","NENone_inst1.O"],
          ["self.C","and_inst0.in0"],
          ["not_inst4.out","and_inst0.in1"],
          ["not_inst6.out","and_inst1.in0"],
          ["corebit_eq_inst1.O","and_inst1.in1"],
          ["coreir_eq_4_inst14.in1","const_0_4.out"],
          ["coreir_eq_4_inst4.in1","const_10_4.out"],
          ["coreir_eq_4_inst3.in1","const_11_4.out"],
          ["coreir_eq_4_inst2.in1","const_12_4.out"],
          ["coreir_eq_4_inst1.in1","const_13_4.out"],
          ["coreir_eq_4_inst0.in1","const_15_4.out"],
          ["coreir_eq_4_inst13.in1","const_1_4.out"],
          ["coreir_eq_4_inst12.in1","const_2_4.out"],
          ["coreir_eq_4_inst11.in1","const_3_4.out"],
          ["coreir_eq_4_inst10.in1","const_4_4.out"],
          ["coreir_eq_4_inst9.in1","const_5_4.out"],
          ["coreir_eq_4_inst8.in1","const_6_4.out"],
          ["coreir_eq_4_inst7.in1","const_7_4.out"],
          ["coreir_eq_4_inst6.in1","const_8_4.out"],
          ["coreir_eq_4_inst5.in1","const_9_4.out"],
          ["self.N","corebit_eq_inst0.I0"],
          ["self.V","corebit_eq_inst0.I1"],
          ["self.N","corebit_eq_inst1.I0"],
          ["self.V","corebit_eq_inst1.I1"],
          ["self.code","coreir_eq_4_inst0.in0"],
          ["self.code","coreir_eq_4_inst1.in0"],
          ["self.code","coreir_eq_4_inst10.in0"],
          ["self.code","coreir_eq_4_inst11.in0"],
          ["self.code","coreir_eq_4_inst12.in0"],
          ["self.code","coreir_eq_4_inst13.in0"],
          ["self.code","coreir_eq_4_inst14.in0"],
          ["self.code","coreir_eq_4_inst2.in0"],
          ["self.code","coreir_eq_4_inst3.in0"],
          ["self.code","coreir_eq_4_inst4.in0"],
          ["self.code","coreir_eq_4_inst5.in0"],
          ["self.code","coreir_eq_4_inst6.in0"],
          ["self.code","coreir_eq_4_inst7.in0"],
          ["self.code","coreir_eq_4_inst8.in0"],
          ["self.code","coreir_eq_4_inst9.in0"],
          ["self.Z","not_inst0.in"],
          ["self.C","not_inst1.in"],
          ["self.N","not_inst2.in"],
          ["self.V","not_inst3.in"],
          ["self.Z","not_inst4.in"],
          ["self.C","not_inst5.in"],
          ["or_inst0.in0","not_inst5.out"],
          ["self.Z","not_inst6.in"],
          ["self.Z","or_inst0.in1"],
          ["self.Z","or_inst1.in0"]
        ]
      },
      "corebit_eq":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "not_inst0":{
            "modref":"corebit.not"
          },
          "xor_inst0":{
            "modref":"corebit.xor"
          }
        },
        "connections":[
          ["xor_inst0.out","not_inst0.in"],
          ["self.O","not_inst0.out"],
          ["xor_inst0.in0","self.I0"],
          ["xor_inst0.in1","self.I1"]
        ]
      },
      "global_buffer":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset",["Named","coreir.arstIn"]],
          ["host_wr_en","BitIn"],
          ["host_wr_data",["Array",64,"BitIn"]],
          ["host_wr_addr",["Array",22,"BitIn"]],
          ["host_rd_en","BitIn"],
          ["host_rd_data",["Array",64,"Bit"]],
          ["host_rd_addr",["Array",22,"BitIn"]],
          ["cgra_to_io_wr_en",["Array",1,"BitIn"]],
          ["cgra_to_io_rd_en",["Array",1,"BitIn"]],
          ["io_to_cgra_rd_data_valid",["Array",1,"Bit"]],
          ["cgra_to_io_wr_data",["Array",16,"BitIn"]],
          ["io_to_cgra_rd_data",["Array",16,"Bit"]],
          ["cgra_to_io_addr_high",["Array",16,"BitIn"]],
          ["cgra_to_io_addr_low",["Array",16,"BitIn"]],
          ["glb_to_cgra_cfg_wr",["Array",1,"Bit"]],
          ["glb_to_cgra_cfg_rd",["Array",1,"Bit"]],
          ["glb_to_cgra_cfg_addr",["Array",32,"Bit"]],
          ["glb_to_cgra_cfg_data",["Array",32,"Bit"]],
          ["glc_to_io_stall","BitIn"],
          ["glc_to_cgra_cfg_wr","BitIn"],
          ["glc_to_cgra_cfg_rd","BitIn"],
          ["glc_to_cgra_cfg_addr",["Array",32,"BitIn"]],
          ["glc_to_cgra_cfg_data",["Array",32,"BitIn"]],
          ["cgra_start_pulse","BitIn"],
          ["config_start_pulse","BitIn"],
          ["config_done_pulse","Bit"],
          ["glb_config_wr","BitIn"],
          ["glb_config_rd","BitIn"],
          ["glb_sram_config_wr","BitIn"],
          ["glb_sram_config_rd","BitIn"],
          ["glb_config_addr",["Array",32,"BitIn"]],
          ["glb_config_wr_data",["Array",32,"BitIn"]],
          ["glb_config_rd_data",["Array",32,"Bit"]]
        ]]
      },
      "global_controller":{
        "type":["Record",[
          ["clk_in",["Named","coreir.clkIn"]],
          ["reset_in",["Named","coreir.arstIn"]],
          ["clk_out",["Named","coreir.clk"]],
          ["reset_out",["Named","coreir.arst"]],
          ["cgra_stalled",["Array",4,"Bit"]],
          ["glb_stall","Bit"],
          ["cgra_start_pulse","Bit"],
          ["cgra_done_pulse","BitIn"],
          ["cgra_soft_reset","Bit"],
          ["config_start_pulse","Bit"],
          ["config_done_pulse","BitIn"],
          ["glb_write","Bit"],
          ["glb_read","Bit"],
          ["glb_sram_write","Bit"],
          ["glb_sram_read","Bit"],
          ["glb_config_addr_out",["Array",32,"Bit"]],
          ["glb_config_data_out",["Array",32,"Bit"]],
          ["glb_config_data_in",["Array",32,"BitIn"]],
          ["read","Bit"],
          ["write","Bit"],
          ["config_addr_out",["Array",32,"Bit"]],
          ["config_data_out",["Array",32,"Bit"]],
          ["config_data_in",["Array",32,"BitIn"]],
          ["AWADDR",["Array",32,"BitIn"]],
          ["AWVALID","BitIn"],
          ["AWREADY","Bit"],
          ["WDATA",["Array",32,"BitIn"]],
          ["WVALID","BitIn"],
          ["WREADY","Bit"],
          ["ARADDR",["Array",32,"BitIn"]],
          ["ARVALID","BitIn"],
          ["ARREADY","Bit"],
          ["RDATA",["Array",32,"Bit"]],
          ["RRESP",["Array",2,"Bit"]],
          ["RVALID","Bit"],
          ["RREADY","BitIn"],
          ["interrupt","Bit"],
          ["tck",["Named","coreir.clkIn"]],
          ["tdi","BitIn"],
          ["tms","BitIn"],
          ["trst_n",["Named","coreir.arstIn"]],
          ["tdo","Bit"]
        ]]
      },
      "io_core":{
        "type":["Record",[
          ["glb2io_16",["Array",16,"BitIn"]],
          ["glb2io_1",["Array",1,"BitIn"]],
          ["io2glb_16",["Array",16,"Bit"]],
          ["io2glb_1",["Array",1,"Bit"]],
          ["f2io_16",["Array",16,"BitIn"]],
          ["f2io_1",["Array",1,"BitIn"]],
          ["io2f_16",["Array",16,"Bit"]],
          ["io2f_1",["Array",1,"Bit"]]
        ]],
        "connections":[
          ["self.io2glb_1","self.f2io_1"],
          ["self.io2glb_16","self.f2io_16"],
          ["self.io2f_1","self.glb2io_1"],
          ["self.io2f_16","self.glb2io_16"]
        ]
      },
      "ite":{
        "type":["Record",[
          ["s","BitIn"],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Mux2xOutUInt16_inst0":{
            "modref":"global.Mux2xOutUInt16"
          }
        },
        "connections":[
          ["self.b","Mux2xOutUInt16_inst0.I0"],
          ["self.a","Mux2xOutUInt16_inst0.I1"],
          ["self.O","Mux2xOutUInt16_inst0.O"],
          ["self.s","Mux2xOutUInt16_inst0.S"]
        ]
      },
      "memory_core":{
        "type":["Record",[
          ["clk_in",["Named","coreir.clkIn"]],
          ["clk_en","BitIn"],
          ["reset",["Named","coreir.arstIn"]],
          ["flush","BitIn"],
          ["addr_in",["Array",16,"BitIn"]],
          ["data_in",["Array",16,"BitIn"]],
          ["data_out",["Array",16,"Bit"]],
          ["wen_in","BitIn"],
          ["ren_in","BitIn"],
          ["valid_out","Bit"],
          ["chain_in",["Array",16,"BitIn"]],
          ["chain_out",["Array",16,"Bit"]],
          ["chain_wen_in","BitIn"],
          ["chain_valid_out","Bit"],
          ["almost_full","Bit"],
          ["almost_empty","Bit"],
          ["config_addr",["Array",32,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_read","BitIn"],
          ["config_write","BitIn"],
          ["config_en","BitIn"],
          ["config_en_sram",["Array",4,"BitIn"]],
          ["config_en_linebuf","BitIn"],
          ["config_en_fifo","BitIn"],
          ["config_en_db","BitIn"],
          ["read_data",["Array",32,"Bit"]],
          ["read_data_sram_0",["Array",32,"Bit"]],
          ["read_data_sram_1",["Array",32,"Bit"]],
          ["read_data_sram_2",["Array",32,"Bit"]],
          ["read_data_sram_3",["Array",32,"Bit"]],
          ["read_data_linebuf",["Array",32,"Bit"]],
          ["read_data_fifo",["Array",32,"Bit"]],
          ["read_data_db",["Array",32,"Bit"]],
          ["switch_db","BitIn"]
        ]]
      },
      "mul":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]]
      },
      "mux_aoi_20_1":{
        "type":["Record",[
          ["I0",["Array",1,"BitIn"]],
          ["I1",["Array",1,"BitIn"]],
          ["I2",["Array",1,"BitIn"]],
          ["I3",["Array",1,"BitIn"]],
          ["I4",["Array",1,"BitIn"]],
          ["I5",["Array",1,"BitIn"]],
          ["I6",["Array",1,"BitIn"]],
          ["I7",["Array",1,"BitIn"]],
          ["I8",["Array",1,"BitIn"]],
          ["I9",["Array",1,"BitIn"]],
          ["I10",["Array",1,"BitIn"]],
          ["I11",["Array",1,"BitIn"]],
          ["I12",["Array",1,"BitIn"]],
          ["I13",["Array",1,"BitIn"]],
          ["I14",["Array",1,"BitIn"]],
          ["I15",["Array",1,"BitIn"]],
          ["I16",["Array",1,"BitIn"]],
          ["I17",["Array",1,"BitIn"]],
          ["I18",["Array",1,"BitIn"]],
          ["I19",["Array",1,"BitIn"]],
          ["S",["Array",5,"BitIn"]],
          ["O",["Array",1,"Bit"]]
        ]],
        "metadata":{"verilog":{"verilog_string":"module mux_aoi_20_1 ( \n\tinput logic  [0 : 0] I0, \n\tinput logic  [0 : 0] I1, \n\tinput logic  [0 : 0] I2, \n\tinput logic  [0 : 0] I3, \n\tinput logic  [0 : 0] I4, \n\tinput logic  [0 : 0] I5, \n\tinput logic  [0 : 0] I6, \n\tinput logic  [0 : 0] I7, \n\tinput logic  [0 : 0] I8, \n\tinput logic  [0 : 0] I9, \n\tinput logic  [0 : 0] I10, \n\tinput logic  [0 : 0] I11, \n\tinput logic  [0 : 0] I12, \n\tinput logic  [0 : 0] I13, \n\tinput logic  [0 : 0] I14, \n\tinput logic  [0 : 0] I15, \n\tinput logic  [0 : 0] I16, \n\tinput logic  [0 : 0] I17, \n\tinput logic  [0 : 0] I18, \n\tinput logic  [0 : 0] I19, \n\tinput logic  [4 : 0] S ,\n\toutput logic [0 : 0] O); \n\t\nlogic  [31 : 0] out_sel;\n\nprecoder_1_20 u_precoder ( \n\t.S(S), \n\t.out_sel(out_sel)); \n\nmux_logic_1_20 u_mux_logic ( \n\t.I0 (I0),\n\t.I1 (I1),\n\t.I2 (I2),\n\t.I3 (I3),\n\t.I4 (I4),\n\t.I5 (I5),\n\t.I6 (I6),\n\t.I7 (I7),\n\t.I8 (I8),\n\t.I9 (I9),\n\t.I10 (I10),\n\t.I11 (I11),\n\t.I12 (I12),\n\t.I13 (I13),\n\t.I14 (I14),\n\t.I15 (I15),\n\t.I16 (I16),\n\t.I17 (I17),\n\t.I18 (I18),\n\t.I19 (I19),\n\t.out_sel(out_sel), \n\t.O(O)); \n\nendmodule \n\nmodule precoder_1_20 ( \n\tinput logic  [4 : 0] S ,\n\toutput logic  [31 : 0] out_sel );\n\nalways_comb begin: mux_sel \n\tcase (S) \n\t\t5'd0    :   out_sel = 32'b00000000000000000000000000000001; \n\t\t5'd1    :   out_sel = 32'b00000000000000000000000000000010; \n\t\t5'd2    :   out_sel = 32'b00000000000000000000000000000100; \n\t\t5'd3    :   out_sel = 32'b00000000000000000000000000001000; \n\t\t5'd4    :   out_sel = 32'b00000000000000000000000000010000; \n\t\t5'd5    :   out_sel = 32'b00000000000000000000000000100000; \n\t\t5'd6    :   out_sel = 32'b00000000000000000000000001000000; \n\t\t5'd7    :   out_sel = 32'b00000000000000000000000010000000; \n\t\t5'd8    :   out_sel = 32'b00000000000000000000000100000000; \n\t\t5'd9    :   out_sel = 32'b00000000000000000000001000000000; \n\t\t5'd10    :   out_sel = 32'b00000000000000000000010000000000; \n\t\t5'd11    :   out_sel = 32'b00000000000000000000100000000000; \n\t\t5'd12    :   out_sel = 32'b00000000000000000001000000000000; \n\t\t5'd13    :   out_sel = 32'b00000000000000000010000000000000; \n\t\t5'd14    :   out_sel = 32'b00000000000000000100000000000000; \n\t\t5'd15    :   out_sel = 32'b00000000000000001000000000000000; \n\t\t5'd16    :   out_sel = 32'b00000000000000010000000000000000; \n\t\t5'd17    :   out_sel = 32'b00000000000000100000000000000000; \n\t\t5'd18    :   out_sel = 32'b00000000000001000000000000000000; \n\t\t5'd19    :   out_sel = 32'b00000000000010000000000000000000; \n\t\t5'd20    :   out_sel = 32'b00000000000100000000000000000000; \n\t\tdefault :   out_sel = 32'b0; \n\tendcase \nend \n\nendmodule \n\nmodule mux_logic_1_20 ( \n\tinput logic  [31 : 0] out_sel,\n\tinput logic  [0 : 0] I0, \n\tinput logic  [0 : 0] I1, \n\tinput logic  [0 : 0] I2, \n\tinput logic  [0 : 0] I3, \n\tinput logic  [0 : 0] I4, \n\tinput logic  [0 : 0] I5, \n\tinput logic  [0 : 0] I6, \n\tinput logic  [0 : 0] I7, \n\tinput logic  [0 : 0] I8, \n\tinput logic  [0 : 0] I9, \n\tinput logic  [0 : 0] I10, \n\tinput logic  [0 : 0] I11, \n\tinput logic  [0 : 0] I12, \n\tinput logic  [0 : 0] I13, \n\tinput logic  [0 : 0] I14, \n\tinput logic  [0 : 0] I15, \n\tinput logic  [0 : 0] I16, \n\tinput logic  [0 : 0] I17, \n\tinput logic  [0 : 0] I18, \n\tinput logic  [0 : 0] I19, \n\toutput logic [0 : 0] O); \n\nalways_comb begin: out_sel_logic \n\tcase (out_sel) \n\t\t32'b00000000000000000000000000000001    :   O = I0;\n\t\t32'b00000000000000000000000000000010    :   O = I1;\n\t\t32'b00000000000000000000000000000100    :   O = I2;\n\t\t32'b00000000000000000000000000001000    :   O = I3;\n\t\t32'b00000000000000000000000000010000    :   O = I4;\n\t\t32'b00000000000000000000000000100000    :   O = I5;\n\t\t32'b00000000000000000000000001000000    :   O = I6;\n\t\t32'b00000000000000000000000010000000    :   O = I7;\n\t\t32'b00000000000000000000000100000000    :   O = I8;\n\t\t32'b00000000000000000000001000000000    :   O = I9;\n\t\t32'b00000000000000000000010000000000    :   O = I10;\n\t\t32'b00000000000000000000100000000000    :   O = I11;\n\t\t32'b00000000000000000001000000000000    :   O = I12;\n\t\t32'b00000000000000000010000000000000    :   O = I13;\n\t\t32'b00000000000000000100000000000000    :   O = I14;\n\t\t32'b00000000000000001000000000000000    :   O = I15;\n\t\t32'b00000000000000010000000000000000    :   O = I16;\n\t\t32'b00000000000000100000000000000000    :   O = I17;\n\t\t32'b00000000000001000000000000000000    :   O = I18;\n\t\t32'b00000000000010000000000000000000    :   O = I19;\n\t\t32'b00000000000100000000000000000000    :   O = 0; \n\t\tdefault :   O = 0; \n\tendcase \nend \nendmodule \n"}}
      },
      "mux_aoi_20_16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["I2",["Array",16,"BitIn"]],
          ["I3",["Array",16,"BitIn"]],
          ["I4",["Array",16,"BitIn"]],
          ["I5",["Array",16,"BitIn"]],
          ["I6",["Array",16,"BitIn"]],
          ["I7",["Array",16,"BitIn"]],
          ["I8",["Array",16,"BitIn"]],
          ["I9",["Array",16,"BitIn"]],
          ["I10",["Array",16,"BitIn"]],
          ["I11",["Array",16,"BitIn"]],
          ["I12",["Array",16,"BitIn"]],
          ["I13",["Array",16,"BitIn"]],
          ["I14",["Array",16,"BitIn"]],
          ["I15",["Array",16,"BitIn"]],
          ["I16",["Array",16,"BitIn"]],
          ["I17",["Array",16,"BitIn"]],
          ["I18",["Array",16,"BitIn"]],
          ["I19",["Array",16,"BitIn"]],
          ["S",["Array",5,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "metadata":{"verilog":{"verilog_string":"module mux_aoi_20_16 ( \n\tinput logic  [15 : 0] I0, \n\tinput logic  [15 : 0] I1, \n\tinput logic  [15 : 0] I2, \n\tinput logic  [15 : 0] I3, \n\tinput logic  [15 : 0] I4, \n\tinput logic  [15 : 0] I5, \n\tinput logic  [15 : 0] I6, \n\tinput logic  [15 : 0] I7, \n\tinput logic  [15 : 0] I8, \n\tinput logic  [15 : 0] I9, \n\tinput logic  [15 : 0] I10, \n\tinput logic  [15 : 0] I11, \n\tinput logic  [15 : 0] I12, \n\tinput logic  [15 : 0] I13, \n\tinput logic  [15 : 0] I14, \n\tinput logic  [15 : 0] I15, \n\tinput logic  [15 : 0] I16, \n\tinput logic  [15 : 0] I17, \n\tinput logic  [15 : 0] I18, \n\tinput logic  [15 : 0] I19, \n\tinput logic  [4 : 0] S ,\n\toutput logic [15 : 0] O); \n\t\nlogic  [31 : 0] out_sel;\n\nprecoder_16_20 u_precoder ( \n\t.S(S), \n\t.out_sel(out_sel)); \n\nmux_logic_16_20 u_mux_logic ( \n\t.I0 (I0),\n\t.I1 (I1),\n\t.I2 (I2),\n\t.I3 (I3),\n\t.I4 (I4),\n\t.I5 (I5),\n\t.I6 (I6),\n\t.I7 (I7),\n\t.I8 (I8),\n\t.I9 (I9),\n\t.I10 (I10),\n\t.I11 (I11),\n\t.I12 (I12),\n\t.I13 (I13),\n\t.I14 (I14),\n\t.I15 (I15),\n\t.I16 (I16),\n\t.I17 (I17),\n\t.I18 (I18),\n\t.I19 (I19),\n\t.out_sel(out_sel), \n\t.O(O)); \n\nendmodule \n\nmodule precoder_16_20 ( \n\tinput logic  [4 : 0] S ,\n\toutput logic  [31 : 0] out_sel );\n\nalways_comb begin: mux_sel \n\tcase (S) \n\t\t5'd0    :   out_sel = 32'b00000000000000000000000000000001; \n\t\t5'd1    :   out_sel = 32'b00000000000000000000000000000010; \n\t\t5'd2    :   out_sel = 32'b00000000000000000000000000000100; \n\t\t5'd3    :   out_sel = 32'b00000000000000000000000000001000; \n\t\t5'd4    :   out_sel = 32'b00000000000000000000000000010000; \n\t\t5'd5    :   out_sel = 32'b00000000000000000000000000100000; \n\t\t5'd6    :   out_sel = 32'b00000000000000000000000001000000; \n\t\t5'd7    :   out_sel = 32'b00000000000000000000000010000000; \n\t\t5'd8    :   out_sel = 32'b00000000000000000000000100000000; \n\t\t5'd9    :   out_sel = 32'b00000000000000000000001000000000; \n\t\t5'd10    :   out_sel = 32'b00000000000000000000010000000000; \n\t\t5'd11    :   out_sel = 32'b00000000000000000000100000000000; \n\t\t5'd12    :   out_sel = 32'b00000000000000000001000000000000; \n\t\t5'd13    :   out_sel = 32'b00000000000000000010000000000000; \n\t\t5'd14    :   out_sel = 32'b00000000000000000100000000000000; \n\t\t5'd15    :   out_sel = 32'b00000000000000001000000000000000; \n\t\t5'd16    :   out_sel = 32'b00000000000000010000000000000000; \n\t\t5'd17    :   out_sel = 32'b00000000000000100000000000000000; \n\t\t5'd18    :   out_sel = 32'b00000000000001000000000000000000; \n\t\t5'd19    :   out_sel = 32'b00000000000010000000000000000000; \n\t\t5'd20    :   out_sel = 32'b00000000000100000000000000000000; \n\t\tdefault :   out_sel = 32'b0; \n\tendcase \nend \n\nendmodule \n\nmodule mux_logic_16_20 ( \n\tinput logic  [31 : 0] out_sel,\n\tinput logic  [15 : 0] I0, \n\tinput logic  [15 : 0] I1, \n\tinput logic  [15 : 0] I2, \n\tinput logic  [15 : 0] I3, \n\tinput logic  [15 : 0] I4, \n\tinput logic  [15 : 0] I5, \n\tinput logic  [15 : 0] I6, \n\tinput logic  [15 : 0] I7, \n\tinput logic  [15 : 0] I8, \n\tinput logic  [15 : 0] I9, \n\tinput logic  [15 : 0] I10, \n\tinput logic  [15 : 0] I11, \n\tinput logic  [15 : 0] I12, \n\tinput logic  [15 : 0] I13, \n\tinput logic  [15 : 0] I14, \n\tinput logic  [15 : 0] I15, \n\tinput logic  [15 : 0] I16, \n\tinput logic  [15 : 0] I17, \n\tinput logic  [15 : 0] I18, \n\tinput logic  [15 : 0] I19, \n\toutput logic [15 : 0] O); \n\nalways_comb begin: out_sel_logic \n\tcase (out_sel) \n\t\t32'b00000000000000000000000000000001    :   O = I0;\n\t\t32'b00000000000000000000000000000010    :   O = I1;\n\t\t32'b00000000000000000000000000000100    :   O = I2;\n\t\t32'b00000000000000000000000000001000    :   O = I3;\n\t\t32'b00000000000000000000000000010000    :   O = I4;\n\t\t32'b00000000000000000000000000100000    :   O = I5;\n\t\t32'b00000000000000000000000001000000    :   O = I6;\n\t\t32'b00000000000000000000000010000000    :   O = I7;\n\t\t32'b00000000000000000000000100000000    :   O = I8;\n\t\t32'b00000000000000000000001000000000    :   O = I9;\n\t\t32'b00000000000000000000010000000000    :   O = I10;\n\t\t32'b00000000000000000000100000000000    :   O = I11;\n\t\t32'b00000000000000000001000000000000    :   O = I12;\n\t\t32'b00000000000000000010000000000000    :   O = I13;\n\t\t32'b00000000000000000100000000000000    :   O = I14;\n\t\t32'b00000000000000001000000000000000    :   O = I15;\n\t\t32'b00000000000000010000000000000000    :   O = I16;\n\t\t32'b00000000000000100000000000000000    :   O = I17;\n\t\t32'b00000000000001000000000000000000    :   O = I18;\n\t\t32'b00000000000010000000000000000000    :   O = I19;\n\t\t32'b00000000000100000000000000000000    :   O = 0; \n\t\tdefault :   O = 0; \n\tendcase \nend \nendmodule \n"}}
      },
      "mux_aoi_2_1":{
        "type":["Record",[
          ["I0",["Array",1,"BitIn"]],
          ["I1",["Array",1,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",1,"Bit"]]
        ]],
        "metadata":{"verilog":{"verilog_string":"module mux_aoi_2_1 ( \n\tinput logic  [0 : 0] I0, \n\tinput logic  [0 : 0] I1, \ninput logic S, \n\toutput logic [0 : 0] O); \n\t\nlogic  [1 : 0] out_sel;\n\nprecoder_1_2 u_precoder ( \n\t.S(S), \n\t.out_sel(out_sel)); \n\nmux_logic_1_2 u_mux_logic ( \n\t.I0 (I0),\n\t.I1 (I1),\n\t.out_sel(out_sel), \n\t.O(O)); \n\nendmodule \n\nmodule precoder_1_2 ( \n\tinput logic  [0 : 0] S ,\n\toutput logic  [1 : 0] out_sel );\n\nalways_comb begin: mux_sel \n\tcase (S) \n\t\t1'd0    :   out_sel = 2'b01; \n\t\t1'd1    :   out_sel = 2'b10; \n\t\tdefault :   out_sel = 2'b0; \n\tendcase \nend \n\nendmodule \n\nmodule mux_logic_1_2 ( \n\tinput logic  [1 : 0] out_sel,\n\tinput logic  [0 : 0] I0, \n\tinput logic  [0 : 0] I1, \n\toutput logic [0 : 0] O); \n\nalways_comb begin: out_sel_logic \n\tcase (out_sel) \n\t\t2'b01    :   O = I0;\n\t\t2'b10    :   O = I1;\n\t\tdefault :   O = 0; \n\tendcase \nend \nendmodule \n"}}
      },
      "mux_aoi_2_16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "metadata":{"verilog":{"verilog_string":"module mux_aoi_2_16 ( \n\tinput logic  [15 : 0] I0, \n\tinput logic  [15 : 0] I1, \ninput logic S, \n\toutput logic [15 : 0] O); \n\t\nlogic  [1 : 0] out_sel;\n\nprecoder_16_2 u_precoder ( \n\t.S(S), \n\t.out_sel(out_sel)); \n\nmux_logic_16_2 u_mux_logic ( \n\t.I0 (I0),\n\t.I1 (I1),\n\t.out_sel(out_sel), \n\t.O(O)); \n\nendmodule \n\nmodule precoder_16_2 ( \n\tinput logic  [0 : 0] S ,\n\toutput logic  [1 : 0] out_sel );\n\nalways_comb begin: mux_sel \n\tcase (S) \n\t\t1'd0    :   out_sel = 2'b01; \n\t\t1'd1    :   out_sel = 2'b10; \n\t\tdefault :   out_sel = 2'b0; \n\tendcase \nend \n\nendmodule \n\nmodule mux_logic_16_2 ( \n\tinput logic  [1 : 0] out_sel,\n\tinput logic  [15 : 0] I0, \n\tinput logic  [15 : 0] I1, \n\toutput logic [15 : 0] O); \n\nalways_comb begin: out_sel_logic \n\tcase (out_sel) \n\t\t2'b01    :   O = I0;\n\t\t2'b10    :   O = I1;\n\t\tdefault :   O = 0; \n\tendcase \nend \nendmodule \n"}}
      },
      "mux_aoi_4_1":{
        "type":["Record",[
          ["I0",["Array",1,"BitIn"]],
          ["I1",["Array",1,"BitIn"]],
          ["I2",["Array",1,"BitIn"]],
          ["I3",["Array",1,"BitIn"]],
          ["S",["Array",2,"BitIn"]],
          ["O",["Array",1,"Bit"]]
        ]],
        "metadata":{"verilog":{"verilog_string":"module mux_aoi_4_1 ( \n\tinput logic  [0 : 0] I0, \n\tinput logic  [0 : 0] I1, \n\tinput logic  [0 : 0] I2, \n\tinput logic  [0 : 0] I3, \n\tinput logic  [1 : 0] S ,\n\toutput logic [0 : 0] O); \n\t\nlogic  [3 : 0] out_sel;\n\nprecoder_1_4 u_precoder ( \n\t.S(S), \n\t.out_sel(out_sel)); \n\nmux_logic_1_4 u_mux_logic ( \n\t.I0 (I0),\n\t.I1 (I1),\n\t.I2 (I2),\n\t.I3 (I3),\n\t.out_sel(out_sel), \n\t.O(O)); \n\nendmodule \n\nmodule precoder_1_4 ( \n\tinput logic  [1 : 0] S ,\n\toutput logic  [3 : 0] out_sel );\n\nalways_comb begin: mux_sel \n\tcase (S) \n\t\t2'd0    :   out_sel = 4'b0001; \n\t\t2'd1    :   out_sel = 4'b0010; \n\t\t2'd2    :   out_sel = 4'b0100; \n\t\t2'd3    :   out_sel = 4'b1000; \n\t\tdefault :   out_sel = 4'b0; \n\tendcase \nend \n\nendmodule \n\nmodule mux_logic_1_4 ( \n\tinput logic  [3 : 0] out_sel,\n\tinput logic  [0 : 0] I0, \n\tinput logic  [0 : 0] I1, \n\tinput logic  [0 : 0] I2, \n\tinput logic  [0 : 0] I3, \n\toutput logic [0 : 0] O); \n\nalways_comb begin: out_sel_logic \n\tcase (out_sel) \n\t\t4'b0001    :   O = I0;\n\t\t4'b0010    :   O = I1;\n\t\t4'b0100    :   O = I2;\n\t\t4'b1000    :   O = I3;\n\t\tdefault :   O = 0; \n\tendcase \nend \nendmodule \n"}}
      },
      "mux_aoi_4_16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["I2",["Array",16,"BitIn"]],
          ["I3",["Array",16,"BitIn"]],
          ["S",["Array",2,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "metadata":{"verilog":{"verilog_string":"module mux_aoi_4_16 ( \n\tinput logic  [15 : 0] I0, \n\tinput logic  [15 : 0] I1, \n\tinput logic  [15 : 0] I2, \n\tinput logic  [15 : 0] I3, \n\tinput logic  [1 : 0] S ,\n\toutput logic [15 : 0] O); \n\t\nlogic  [3 : 0] out_sel;\n\nprecoder_16_4 u_precoder ( \n\t.S(S), \n\t.out_sel(out_sel)); \n\nmux_logic_16_4 u_mux_logic ( \n\t.I0 (I0),\n\t.I1 (I1),\n\t.I2 (I2),\n\t.I3 (I3),\n\t.out_sel(out_sel), \n\t.O(O)); \n\nendmodule \n\nmodule precoder_16_4 ( \n\tinput logic  [1 : 0] S ,\n\toutput logic  [3 : 0] out_sel );\n\nalways_comb begin: mux_sel \n\tcase (S) \n\t\t2'd0    :   out_sel = 4'b0001; \n\t\t2'd1    :   out_sel = 4'b0010; \n\t\t2'd2    :   out_sel = 4'b0100; \n\t\t2'd3    :   out_sel = 4'b1000; \n\t\tdefault :   out_sel = 4'b0; \n\tendcase \nend \n\nendmodule \n\nmodule mux_logic_16_4 ( \n\tinput logic  [3 : 0] out_sel,\n\tinput logic  [15 : 0] I0, \n\tinput logic  [15 : 0] I1, \n\tinput logic  [15 : 0] I2, \n\tinput logic  [15 : 0] I3, \n\toutput logic [15 : 0] O); \n\nalways_comb begin: out_sel_logic \n\tcase (out_sel) \n\t\t4'b0001    :   O = I0;\n\t\t4'b0010    :   O = I1;\n\t\t4'b0100    :   O = I2;\n\t\t4'b1000    :   O = I3;\n\t\tdefault :   O = 0; \n\tendcase \nend \nendmodule \n"}}
      },
      "mux_aoi_5_1":{
        "type":["Record",[
          ["I0",["Array",1,"BitIn"]],
          ["I1",["Array",1,"BitIn"]],
          ["I2",["Array",1,"BitIn"]],
          ["I3",["Array",1,"BitIn"]],
          ["I4",["Array",1,"BitIn"]],
          ["S",["Array",3,"BitIn"]],
          ["O",["Array",1,"Bit"]]
        ]],
        "metadata":{"verilog":{"verilog_string":"module mux_aoi_5_1 ( \n\tinput logic  [0 : 0] I0, \n\tinput logic  [0 : 0] I1, \n\tinput logic  [0 : 0] I2, \n\tinput logic  [0 : 0] I3, \n\tinput logic  [0 : 0] I4, \n\tinput logic  [2 : 0] S ,\n\toutput logic [0 : 0] O); \n\t\nlogic  [7 : 0] out_sel;\n\nprecoder_1_5 u_precoder ( \n\t.S(S), \n\t.out_sel(out_sel)); \n\nmux_logic_1_5 u_mux_logic ( \n\t.I0 (I0),\n\t.I1 (I1),\n\t.I2 (I2),\n\t.I3 (I3),\n\t.I4 (I4),\n\t.out_sel(out_sel), \n\t.O(O)); \n\nendmodule \n\nmodule precoder_1_5 ( \n\tinput logic  [2 : 0] S ,\n\toutput logic  [7 : 0] out_sel );\n\nalways_comb begin: mux_sel \n\tcase (S) \n\t\t3'd0    :   out_sel = 8'b00000001; \n\t\t3'd1    :   out_sel = 8'b00000010; \n\t\t3'd2    :   out_sel = 8'b00000100; \n\t\t3'd3    :   out_sel = 8'b00001000; \n\t\t3'd4    :   out_sel = 8'b00010000; \n\t\tdefault :   out_sel = 8'b0; \n\tendcase \nend \n\nendmodule \n\nmodule mux_logic_1_5 ( \n\tinput logic  [7 : 0] out_sel,\n\tinput logic  [0 : 0] I0, \n\tinput logic  [0 : 0] I1, \n\tinput logic  [0 : 0] I2, \n\tinput logic  [0 : 0] I3, \n\tinput logic  [0 : 0] I4, \n\toutput logic [0 : 0] O); \n\nalways_comb begin: out_sel_logic \n\tcase (out_sel) \n\t\t8'b00000001    :   O = I0;\n\t\t8'b00000010    :   O = I1;\n\t\t8'b00000100    :   O = I2;\n\t\t8'b00001000    :   O = I3;\n\t\t8'b00010000    :   O = I4;\n\t\tdefault :   O = 0; \n\tendcase \nend \nendmodule \n"}}
      },
      "overflow":{
        "type":["Record",[
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["res",["Array",16,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "and_inst0":{
            "modref":"corebit.and"
          },
          "and_inst1":{
            "modref":"corebit.and"
          },
          "and_inst2":{
            "modref":"corebit.and"
          },
          "and_inst3":{
            "modref":"corebit.and"
          },
          "not_inst0":{
            "modref":"corebit.not"
          },
          "not_inst1":{
            "modref":"corebit.not"
          },
          "not_inst2":{
            "modref":"corebit.not"
          },
          "or_inst0":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["self.a.15","and_inst0.in0"],
          ["self.b.15","and_inst0.in1"],
          ["and_inst1.in0","and_inst0.out"],
          ["not_inst0.out","and_inst1.in1"],
          ["or_inst0.in0","and_inst1.out"],
          ["not_inst1.out","and_inst2.in0"],
          ["not_inst2.out","and_inst2.in1"],
          ["and_inst3.in0","and_inst2.out"],
          ["self.res.15","and_inst3.in1"],
          ["or_inst0.in1","and_inst3.out"],
          ["self.res.15","not_inst0.in"],
          ["self.a.15","not_inst1.in"],
          ["self.b.15","not_inst2.in"],
          ["self.O","or_inst0.out"]
        ]
      }
    }
  }
}
}
