# Day 1 â€“ Introduction to Verilog RTL Design and Synthesis  

Author: **Jaynandan Kushwaha**  

---

## ğŸ“Œ Introduction  

Welcome to **Day 1** of the **RTL Design and Synthesis Workshop** using **Sky130 PDKs**.  

This session marks the starting point of our digital design journey, where we move from **abstract hardware descriptions** to **practical, synthesizable logic**.  

You will be introduced to:  
- Writing Verilog RTL code and testbenches.  
- Running simulations using **Icarus Verilog (iverilog)**.  
- Visualizing outputs with **GTKWave**.  
- Understanding the basics of **logic synthesis with Yosys**.  
- Mapping RTL to the **Sky130 standard cell libraries**.  

The aim of this day is to build a **strong foundation**. Just as an architect first draws blueprints before construction, we will learn how to **design, simulate, and synthesize** digital logic that can ultimately be realized on silicon.  

By the end of Day 1, you will not only understand the RTL design flow but also **perform your first hands-on simulation and synthesis**. This will set the stage for deeper explorations in the upcoming sessions.  

---
## ğŸ“‚ Table of Contents  

### ğŸ”¹ Basics  
1. [ğŸ“– Introduction to Verilog RTL Design and Synthesis](#1-Introduction-to-Verilog-RTl-Design-and-Synthesis)  
2. [âš™ï¸ Introduction to Icarus Verilog (Simulator)](#2-introduction-to-icarus-verilog-simulator)  

### ğŸ”¹ Hands-On Labs (Simulation)  
3. [ğŸ§ª Lab 1 â€“ Setup Overview](#3-labs-using-icarus-verilog-and-gtkwave)  
4. [ğŸ–¥ï¸ Lab 2 â€“ Simulation with Icarus Verilog + GTKWave (Part 1)](#3-labs-using-icarus-verilog-and-gtkwave)  
5. [ğŸ“Š Lab 3 â€“ Simulation with Icarus Verilog + GTKWave (Part 2)](#3-labs-using-icarus-verilog-and-gtkwave)  

### ğŸ”¹ Synthesis with Yosys  
6. [âš¡ Introduction to Yosys and Logic Synthesis](#4-introduction-to-yosys-and-logic-synthesis)  
7. [ğŸ”¬ Lab 1 â€“ Synthesis of MUX (Part 1)](#5-labs-using-yosys-and-sky130-pdks)  
8. [ğŸ”¬ Lab 2 â€“ Synthesis of MUX (Part 2)](#5-labs-using-yosys-and-sky130-pdks)  
9. [ğŸ”¬ Lab 3 â€“ Synthesis of MUX (Part 3)](#5-labs-using-yosys-and-sky130-pdks)  

### ğŸ”¹ References & Summary  
10. [ğŸ› ï¸ Tools Overview](#6-tools-overview)  
11. [âŒ¨ï¸ Common Commands](#7-common-commands)  
12. [ğŸ¯ Learning Outcomes](#8-learning-outcomes)  
---
## ğŸ”¹Basics. 
 
### 1. Introduction to Verilog RTL Design and Synthesis
In introduction it started with some basic definations which are describe below and its important to know about these terminology before starting it 
#### Simulator
Simulators are essential tools used to model, analyze, and verify the behavior of integrated circuits before physical fabrication, ensuring design accuracy and performance.
<div align="center">
  <img src="Images/Simulator1.png" alt="Simulator" width="70%">
</div>

