4-Bit NanoProcessor ğŸ–¥ï¸
This repository contains the design and implementation of a simple 4-bit nanoprocessor capable of performing addition and subtraction of signed integers. ğŸ”¢â•â– The project was developed using VHDL and tested on a BASYS3 board. The design and simulation were conducted using the Vivado Design Suite. ğŸ›ï¸

Features:

4-bit signed integer arithmetic (addition and subtraction) âœ–ï¸â—
Implemented on BASYS3 FPGA board ğŸ› ï¸
Designed in VHDL ğŸ’»
Tested with Vivado Design Suite ğŸ“Š
