$date
	Tue Aug 23 21:07:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module HalfAdd_Test $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! c $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
1$
#20
0$
1#
#30
0"
1!
1$
#40
