// Seed: 2250137334
macromodule module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    output uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    output uwire id_11,
    input wor id_12,
    output wor id_13
);
  tri1 id_15, id_16 = id_6 != -1'b0;
  wire id_17;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output wire id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri0 id_6,
    output wand id_7,
    input tri0 id_8,
    input wand id_9,
    input supply0 id_10,
    output supply1 id_11,
    input uwire id_12,
    output wand id_13,
    input wor id_14,
    input tri0 id_15,
    input wand id_16,
    input wire id_17,
    output uwire id_18,
    output tri id_19,
    input tri0 id_20,
    input wire id_21,
    output supply0 id_22,
    input uwire id_23,
    input wand id_24,
    output supply0 id_25,
    input tri1 id_26,
    input tri id_27,
    input wor id_28,
    output tri1 id_29,
    input supply1 id_30,
    input tri1 id_31,
    input uwire id_32,
    input supply1 id_33,
    input tri1 id_34
);
  module_0 modCall_1 (
      id_33,
      id_27,
      id_5,
      id_22,
      id_24,
      id_10,
      id_9,
      id_4,
      id_13,
      id_9,
      id_26,
      id_2,
      id_24,
      id_29
  );
  assign modCall_1.id_2 = 0;
endmodule
