--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_12mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
adc_in      |    5.662(R)|      SLOW  |   -2.166(R)|      FAST  |clk_1mh           |   0.000|
reset       |    6.227(R)|      SLOW  |   -1.916(R)|      FAST  |CLK_12MH          |   0.000|
            |   10.072(R)|      SLOW  |   -2.704(R)|      FAST  |clk_1mh           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_12mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
adc_out     |         8.515(R)|      SLOW  |         3.357(R)|      FAST  |clk_1mh           |   0.000|
cs_adc      |         8.832(R)|      SLOW  |         3.517(R)|      FAST  |clk_1mh           |   0.000|
dip_led<0>  |         9.304(R)|      SLOW  |         3.834(R)|      FAST  |clk_1mh           |   0.000|
dip_led<1>  |         9.047(R)|      SLOW  |         3.697(R)|      FAST  |clk_1mh           |   0.000|
dip_led<2>  |         9.415(R)|      SLOW  |         3.885(R)|      FAST  |clk_1mh           |   0.000|
dip_led<3>  |         9.350(R)|      SLOW  |         3.808(R)|      FAST  |clk_1mh           |   0.000|
dip_led<4>  |         8.710(R)|      SLOW  |         3.483(R)|      FAST  |clk_1mh           |   0.000|
dip_led<5>  |         9.638(R)|      SLOW  |         4.083(R)|      FAST  |clk_1mh           |   0.000|
dip_led<6>  |         9.009(R)|      SLOW  |         3.642(R)|      FAST  |clk_1mh           |   0.000|
dip_led<7>  |         9.103(R)|      SLOW  |         3.704(R)|      FAST  |clk_1mh           |   0.000|
dip_led<8>  |         7.273(R)|      SLOW  |         2.674(R)|      FAST  |clk_1mh           |   0.000|
dip_led<9>  |         7.439(R)|      SLOW  |         2.733(R)|      FAST  |clk_1mh           |   0.000|
sck         |         8.504(R)|      SLOW  |         3.354(R)|      FAST  |clk_1mh           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_12mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12mhz      |    4.843|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
lcd_dip        |SIG_PD         |   12.350|
lcd_dip        |sel_disp1      |   12.973|
lcd_dip        |sel_disp2      |   12.891|
lcd_dip        |sig_a          |   12.907|
lcd_dip        |sig_b          |   12.664|
lcd_dip        |sig_c          |   12.747|
lcd_dip        |sig_d          |   12.452|
lcd_dip        |sig_e          |   12.597|
lcd_dip        |sig_f          |   12.139|
lcd_dip        |sig_g          |   12.098|
---------------+---------------+---------+


Analysis completed Sun Sep 23 23:14:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



