#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Dec 27 01:46:24 2023
# Process ID: 14196
# Current directory: E:/verilog/project_2/project_2_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8668 E:\verilog\project_2\project_2_vivado\project_2_vivado.xpr
# Log file: E:/verilog/project_2/project_2_vivado/vivado.log
# Journal file: E:/verilog/project_2/project_2_vivado\vivado.jou
# Running On: mskarats, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 16505 MB
#-----------------------------------------------------------
start_gui
open_project E:/verilog/project_2/project_2_vivado/project_2_vivado.xpr
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
synth_design -top dff -part xck26-sfvc784-2LV-c -lint 
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top machine_d_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source machine_d_tb.tcl
close_sim
