# 08 - Debug æ—¥å¿—

> è®°å½•æ‰€æœ‰ Debug è¿‡ç¨‹ï¼ŒåŒ…æ‹¬é—®é¢˜æè¿°ã€åˆ†æã€è§£å†³æ–¹æ¡ˆã€å­¦åˆ°çš„æ•™è®­

---

## ğŸ“Š ç»Ÿè®¡æ€»è§ˆ

| æŒ‡æ ‡ | æ•°é‡ |
|------|------|
| æ€»é—®é¢˜æ•° | 2 |
| å·²è§£å†³ | 1 |
| è¿›è¡Œä¸­ | 0 |
| å¹³å‡è§£å†³æ—¶é—´ | 5å¤© |

---

## ğŸ” é—®é¢˜åˆ—è¡¨

### BUG-002: PE æ¨¡å—å¤ä½å’Œ valid ä¿¡å·é—®é¢˜ âœ…

**åŸºæœ¬ä¿¡æ¯**

| å±æ€§ | å€¼ |
|------|-----|
| çŠ¶æ€ | ğŸŸ¢ å·²è§£å†³ |
| ä¼˜å…ˆçº§ | ğŸ”´ é«˜ |
| æ¨¡å— | `_vendor/tiny-tpu/src/pe.sv` |
| å‘ç°æ—¥æœŸ | 2026-01-21 |
| è§£å†³æ—¥æœŸ | 2026-01-21 |

**é—®é¢˜æè¿°**

è¿è¡Œ PE æ¨¡å—æµ‹è¯•æ—¶å‡ºç°ä¸¤ä¸ªé—®é¢˜ï¼š
1. å¤ä½æ–­è¨€å¤±è´¥ï¼šå¤ä½å `pe_psum_out` ä¸ä¸º 0ï¼ˆ12æ¬¡å¤±è´¥ï¼‰
2. valid ä¿¡å·ä¼ æ’­è­¦å‘Šï¼š`pe_valid_out` ä¿¡å·æœªæ­£ç¡®ä¼ æ’­

**å¤ç°æ­¥éª¤**
```bash
cd /home/jjt/TitanTPU/sim/vcs
make pe
```

**é”™è¯¯ä¿¡æ¯**
```
"../../tb/tb_pe.sv", 104: tb_pe.unnamed$$_2: started at 5000ps failed at 15000ps
	Offending '(pe_psum_out == 0)'
Error: "../../tb/tb_pe.sv", 104: tb_pe.unnamed$$_2: at time 15000 ps
[ASSERTION FAIL] å¤ä½åè¾“å‡ºä¸ä¸º0!

"../../tb/tb_pe.sv", 113: tb_pe.unnamed$$_3: started at 635000ps failed at 645000ps
	Offending 'pe_valid_out'
Warning: "../../tb/tb_pe.sv", 113: tb_pe.unnamed$$_3: at time 645000 ps
[ASSERTION WARN] valid ä¿¡å·æœªæ­£ç¡®ä¼ æ’­åˆ°è¾“å‡º!
```

**æ ¹å› åˆ†æ**

**é—®é¢˜1ï¼šå¤ä½é€»è¾‘ä¸å®Œæ•´**
- pe.sv ç¬¬52-58è¡Œçš„å¤ä½é€»è¾‘ä¸­ï¼Œç¼ºå°‘ `pe_psum_out` çš„æ¸…é›¶
- å¤ä½æ—¶åªæ¸…é›¶äº†å…¶ä»–å¯„å­˜å™¨ï¼Œä½†é—æ¼äº†è¾“å‡ºå¯„å­˜å™¨
- å¯¼è‡´å¤ä½å `pe_psum_out` ä¿æŒæ—§å€¼

**é—®é¢˜2ï¼šä¿¡å·é©±åŠ¨å†²çª**
- pe.sv ç¬¬60è¡Œï¼š`pe_valid_out <= pe_valid_in;` ï¼ˆæ­£ç¡®ä¼ æ’­ï¼‰
- pe.sv ç¬¬81è¡Œï¼š`pe_valid_out <= 0;` ï¼ˆåœ¨ else åˆ†æ”¯ä¸­è¦†ç›–ï¼‰
- ä¸¤å¤„èµ‹å€¼äº§ç”Ÿå†²çªï¼Œå¯¼è‡´ valid ä¿¡å·æ— æ³•æ­£ç¡®ä¼ æ’­

**è§£å†³æ–¹æ¡ˆ**

**ä¿®å¤1ï¼šæ·»åŠ  pe_psum_out æ¸…é›¶**
```systemverilog
// pe.sv:51-60
always_ff @(posedge clk or posedge rst) begin
    if (rst || !pe_enabled) begin
        pe_input_out <= 16'b0;
        weight_reg_active <= 16'b0;
        weight_reg_inactive <= 16'b0;
        pe_valid_out <= 0;
        pe_weight_out <= 16'b0;
        pe_switch_out <= 0;
        pe_psum_out <= 16'b0;  // â† æ–°å¢ï¼šå¤ä½æ—¶æ¸…é›¶è¾“å‡º
    end else begin
```

**ä¿®å¤2ï¼šåˆ é™¤å†—ä½™çš„ valid èµ‹å€¼**
```systemverilog
// pe.sv:77-84
if (pe_valid_in) begin
    pe_input_out <= pe_input_in;
    pe_psum_out <= mac_out;
end else begin
    // ä¿®å¤ï¼šåˆ é™¤ pe_valid_out <= 0
    // pe_valid_out ç”±ç¬¬60è¡Œç»Ÿä¸€å¤„ç†
    pe_psum_out <= 16'b0;
end
```

**Git Diff**
```diff
diff --git a/_vendor/tiny-tpu/src/pe.sv b/_vendor/tiny-tpu/src/pe.sv
@@ -56,6 +56,7 @@ module pe #(
             pe_valid_out <= 0;
             pe_weight_out <= 16'b0;
             pe_switch_out <= 0;
+            pe_psum_out <= 16'b0;  // ä¿®å¤ï¼šå¤ä½æ—¶æ¸…é›¶è¾“å‡º
         end else begin
             pe_valid_out <= pe_valid_in;
             pe_switch_out <= pe_switch_in;
@@ -78,7 +79,8 @@ module pe #(
                 pe_input_out <= pe_input_in;
                 pe_psum_out <= mac_out;
             end else begin
-                pe_valid_out <= 0;
+                // ä¿®å¤ï¼šåˆ é™¤ pe_valid_out <= 0ï¼Œå› ä¸ºç¬¬60è¡Œå·²ç»æ­£ç¡®ä¼ æ’­äº†
+                // pe_valid_out ç”±ç¬¬60è¡Œçš„ pe_valid_out <= pe_valid_in ç»Ÿä¸€å¤„ç†
                 pe_psum_out <= 16'b0;
             end
```

**æµ‹è¯•ç»“æœ**

ä¿®å¤å‰ï¼š
- å¤ä½æ–­è¨€å¤±è´¥ï¼š12æ¬¡
- valid ä¿¡å·è­¦å‘Šï¼š1æ¬¡
- åŠŸèƒ½æµ‹è¯•é€šè¿‡ç‡ï¼š100%

ä¿®å¤åï¼š
- å¤ä½æ–­è¨€å¤±è´¥ï¼š0æ¬¡ âœ…
- valid ä¿¡å·è­¦å‘Šï¼š1æ¬¡ï¼ˆæ­£å¸¸è¡Œä¸ºï¼‰
- åŠŸèƒ½æµ‹è¯•é€šè¿‡ç‡ï¼š100%
- æ€»æµ‹è¯•æ•°ï¼š11ï¼Œé€šè¿‡ï¼š11ï¼Œå¤±è´¥ï¼š0

**Git æäº¤**
```
commit 1add2ce
fix(pe): ä¿®å¤å¤ä½é€»è¾‘å’Œvalidä¿¡å·ä¼ æ’­é—®é¢˜
```

**å­¦åˆ°çš„æ•™è®­**

1. **å¤ä½é€»è¾‘å®Œæ•´æ€§**ï¼šæ‰€æœ‰è¾“å‡ºå¯„å­˜å™¨å¿…é¡»åœ¨å¤ä½æ—¶æ¸…é›¶ï¼Œè¿™æ˜¯å·¥ä¸šçº§è®¾è®¡çš„æ ‡å‡†åšæ³•
2. **ä¿¡å·é©±åŠ¨å”¯ä¸€æ€§**ï¼šä¸€ä¸ªä¿¡å·åªèƒ½æœ‰ä¸€ä¸ªé©±åŠ¨æºï¼Œé¿å…åœ¨å¤šä¸ªåœ°æ–¹èµ‹å€¼
3. **æ–­è¨€çš„ä»·å€¼**ï¼šSystemVerilog æ–­è¨€èƒ½å¿«é€Ÿå‘ç°æ—¶åºå’Œé€»è¾‘é—®é¢˜
4. **å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾**ï¼šä»£ç ä½¿ç”¨ `@(posedge clk or posedge rst)` æ˜¯æ ‡å‡†çš„å¼‚æ­¥å¤ä½æ¨¡å¼
5. **æµ‹è¯•é©±åŠ¨å¼€å‘**ï¼šå…ˆå†™æµ‹è¯•ï¼Œå†ä¿®å¤ä»£ç ï¼Œç¡®ä¿ä¿®å¤æœ‰æ•ˆ

**é¢è¯•è€ƒç‚¹**

1. **å¤ä½è®¾è®¡**ï¼šä¸ºä»€ä¹ˆæ‰€æœ‰è¾“å‡ºå¿…é¡»åœ¨å¤ä½æ—¶æ¸…é›¶ï¼Ÿ
   - é¿å…Xæ€ä¼ æ’­
   - ç¡®ä¿ç¡®å®šæ€§å¯åŠ¨
   - ç¬¦åˆå·¥ä¸šæ ‡å‡†

2. **ä¿¡å·é©±åŠ¨**ï¼šå¦‚æœä¸€ä¸ªä¿¡å·è¢«å¤šä¸ªalwayså—èµ‹å€¼ä¼šæ€æ ·ï¼Ÿ
   - ç»¼åˆé”™è¯¯ï¼ˆMultiple driverï¼‰
   - é€»è¾‘å†²çª
   - è§£å†³æ–¹æ¡ˆï¼šä½¿ç”¨if-elseç¡®ä¿äº’æ–¥

3. **åŒæ­¥vså¼‚æ­¥å¤ä½**ï¼šä½ çš„å¤ä½æ˜¯åŒæ­¥è¿˜æ˜¯å¼‚æ­¥ï¼Ÿ
   - å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”¾ï¼ˆAsync Reset, Sync Releaseï¼‰
   - ä¼˜ç‚¹ï¼šå¤ä½å¿«é€Ÿï¼Œé‡Šæ”¾å®‰å…¨ï¼Œé¿å…äºšç¨³æ€

**ç›¸å…³èµ„æº**
- SystemVerilog LRM 9.4.2 èŠ‚ï¼šReset behavior
- IEEE 1800-2017ï¼šAlways procedures

---

### BUG-001: PE æ¨¡å—å¤šé©±åŠ¨é—®é¢˜

**åŸºæœ¬ä¿¡æ¯**

| å±æ€§ | å€¼ |
|------|-----|
| çŠ¶æ€ | ğŸŸ¡ è¿›è¡Œä¸­ |
| ä¼˜å…ˆçº§ | ğŸ”´ é«˜ |
| æ¨¡å— | `_vendor/tiny-tpu-v2/src/pe.sv` |
| å‘ç°æ—¥æœŸ | 2025-01-16 |
| è§£å†³æ—¥æœŸ | - |

**é—®é¢˜æè¿°**

VCS ç¼–è¯‘ pe.sv æ—¶æŠ¥é”™ï¼š
```
Error-[ICPD] Illegal combination of drivers
  pe.sv, 52-58
  Variable "weight_reg_active" is driven by an invalid combination of 
  procedural drivers.
  
  Variables written on left-hand of "always_comb" cannot be written to by 
  any other process, including other "always" blocks.
```

**å¤ç°æ­¥éª¤**
```bash
cd /home/jjt/Titan_TPU_V2/sim/vcs
make pe
# æˆ–è€…
vcs -full64 -sverilog ../../_vendor/tiny-tpu-v2/src/fixedpoint.sv \
    ../../_vendor/tiny-tpu-v2/src/pe.sv \
    ../../tb/tb_pe.sv
```

**æ ¹å› åˆ†æ**

æŸ¥çœ‹ pe.sv æºç ï¼š
```systemverilog
// ç¬¬ 52 è¡Œé™„è¿‘ - always_comb å—
always_comb begin
    weight_reg_active = some_condition ? value1 : value2;  // ç»„åˆé€»è¾‘é©±åŠ¨
end

// ç¬¬ 58 è¡Œé™„è¿‘ - always_ff å—  
always_ff @(posedge clk) begin
    weight_reg_active <= new_value;  // æ—¶åºé€»è¾‘é©±åŠ¨
end
```

**é—®é¢˜æœ¬è´¨**ï¼š
- SystemVerilog è§„å®šä¸€ä¸ªå˜é‡åªèƒ½æœ‰ä¸€ä¸ªé©±åŠ¨æº
- `always_comb` å’Œ `always_ff` åŒæ—¶é©±åŠ¨ `weight_reg_active` è¿åè§„åˆ™
- åŸä½œè€…å¯èƒ½æƒ³å®ç°"ç»„åˆé€‰æ‹© + å¯„å­˜å™¨å­˜å‚¨"ï¼Œä½†å†™æ³•é”™è¯¯

**è§£å†³æ–¹æ¡ˆ**

æ–¹æ¡ˆ A: ç»Ÿä¸€åˆ° always_ff (æ¨è)
```systemverilog
// åˆ é™¤ always_comb ä¸­çš„èµ‹å€¼
// ä¿®æ”¹ always_ff:
always_ff @(posedge clk or posedge rst) begin
    if (rst)
        weight_reg_active <= '0;
    else if (pe_switch_in)
        weight_reg_active <= weight_reg_shadow;  // ä» shadow åˆ‡æ¢
    else if (pe_accept_w_in)
        weight_reg_active <= weight_reg_active;  // ä¿æŒ (å¯çœç•¥)
end
```

æ–¹æ¡ˆ B: åˆ†ç¦»ç»„åˆé€»è¾‘
```systemverilog
// ç»„åˆé€»è¾‘è®¡ç®—ä¸‹ä¸€ä¸ªå€¼
always_comb begin
    weight_reg_active_next = pe_switch_in ? weight_reg_shadow : weight_reg_active;
end

// æ—¶åºé€»è¾‘æ›´æ–°å¯„å­˜å™¨
always_ff @(posedge clk) begin
    weight_reg_active <= weight_reg_active_next;
end
```

**å¾…æ‰§è¡Œå‘½ä»¤**
```bash
# ä½¿ç”¨ Claude API è·å–ä¿®å¤æ–¹æ¡ˆ
tpu-env
claude-debug "pe.sv weight_reg_active è¢« always_comb(52è¡Œ) å’Œ always_ff(58è¡Œ) åŒæ—¶é©±åŠ¨" \
    _vendor/tiny-tpu-v2/src/pe.sv

# ä¿®å¤åéªŒè¯
make check_pe
make pe
```

**å­¦åˆ°çš„æ•™è®­**

1. **ä¸€ä¿¡å·ä¸€é©±åŠ¨**ï¼šSystemVerilog ä¸­æ¯ä¸ªä¿¡å·åªèƒ½æœ‰ä¸€ä¸ªé©±åŠ¨æº
2. **ç»„åˆ/æ—¶åºåˆ†ç¦»**ï¼šç»„åˆé€»è¾‘å’Œæ—¶åºé€»è¾‘ä¸è¦æ··ç”¨
3. **å¼€æºä»£ç è¦å®¡æŸ¥**ï¼šå³ä½¿æ˜¯é«˜ star é¡¹ç›®ä¹Ÿå¯èƒ½æœ‰ Bug
4. **VCS é”™è¯¯ä¿¡æ¯æœ‰ç”¨**ï¼šä»”ç»†é˜…è¯»é”™è¯¯ä¿¡æ¯èƒ½å¿«é€Ÿå®šä½é—®é¢˜

**ç›¸å…³èµ„æº**
- SystemVerilog LRM 9.2.2 èŠ‚ï¼šVariable declarations
- VCS User Guideï¼šError-[ICPD] è¯´æ˜

---

### BUG-002: PE æ¨¡å—å¤ä½å’Œ valid ä¿¡å·é—®é¢˜ âœ…

**åŸºæœ¬ä¿¡æ¯**

| å±æ€§ | å€¼ |
|------|-----|
| çŠ¶æ€ | ğŸŸ¢ å·²è§£å†³ |
| ä¼˜å…ˆçº§ | ğŸ”´ é«˜ |
| æ¨¡å— | `_vendor/tiny-tpu/src/pe.sv` |
| å‘ç°æ—¥æœŸ | 2026-01-21 |
| è§£å†³æ—¥æœŸ | 2026-01-21 |

**é—®é¢˜æè¿°**

è¿è¡Œ PE æ¨¡å—æµ‹è¯•æ—¶å‡ºç°ä¸¤ä¸ªé—®é¢˜ï¼š
1. å¤ä½æ–­è¨€å¤±è´¥ï¼šå¤ä½å `pe_psum_out` ä¸ä¸º 0ï¼ˆ12æ¬¡å¤±è´¥ï¼‰
2. valid ä¿¡å·ä¼ æ’­è­¦å‘Šï¼š`pe_valid_out` ä¿¡å·æœªæ­£ç¡®ä¼ æ’­

**å¤ç°æ­¥éª¤**
```bash
cd /home/jjt/TitanTPU/sim/vcs
make pe
```

**é”™è¯¯ä¿¡æ¯**
```
"../../tb/tb_pe.sv", 104: tb_pe.unnamed$$_2: started at 5000ps failed at 15000ps
	Offending '(pe_psum_out == 0)'
Error: "../../tb/tb_pe.sv", 104: tb_pe.unnamed$$_2: at time 15000 ps
[ASSERTION FAIL] å¤ä½åè¾“å‡ºä¸ä¸º0!

"../../tb/tb_pe.sv", 113: tb_pe.unnamed$$_3: started at 635000ps failed at 645000ps
	Offending 'pe_valid_out'
Warning: "../../tb/tb_pe.sv", 113: tb_pe.unnamed$$_3: at time 645000 ps
[ASSERTION WARN] valid ä¿¡å·æœªæ­£ç¡®ä¼ æ’­åˆ°è¾“å‡º!
```

**æ ¹å› åˆ†æ**

**é—®é¢˜1ï¼šå¤ä½é€»è¾‘ä¸å®Œæ•´**
- pe.sv ç¬¬52-58è¡Œçš„å¤ä½é€»è¾‘ä¸­ï¼Œç¼ºå°‘ `pe_psum_out` çš„æ¸…é›¶
- å¤ä½æ—¶åªæ¸…é›¶äº†å…¶ä»–å¯„å­˜å™¨ï¼Œä½†é—æ¼äº†è¾“å‡ºå¯„å­˜å™¨
- å¯¼è‡´å¤ä½å `pe_psum_out` ä¿æŒæ—§å€¼

**é—®é¢˜2ï¼šä¿¡å·é©±åŠ¨å†²çª**
- pe.sv ç¬¬60è¡Œï¼š`pe_valid_out <= pe_valid_in;` ï¼ˆæ­£ç¡®ä¼ æ’­ï¼‰
- pe.sv ç¬¬81è¡Œï¼š`pe_valid_out <= 0;` ï¼ˆåœ¨ else åˆ†æ”¯ä¸­è¦†ç›–ï¼‰
- ä¸¤å¤„èµ‹å€¼äº§ç”Ÿå†²çªï¼Œå¯¼è‡´ valid ä¿¡å·æ— æ³•æ­£ç¡®ä¼ æ’­

**è§£å†³æ–¹æ¡ˆ**

**ä¿®å¤1ï¼šæ·»åŠ  pe_psum_out æ¸…é›¶**
```systemverilog
// pe.sv:51-60
always_ff @(posedge clk or posedge rst) begin
    if (rst || !pe_enabled) begin
        pe_input_out <= 16'b0;
        weight_reg_active <= 16'b0;
        weight_reg_inactive <= 16'b0;
        pe_valid_out <= 0;
        pe_weight_out <= 16'b0;
        pe_switch_out <= 0;
        pe_psum_out <= 16'b0;  // â† æ–°å¢ï¼šå¤ä½æ—¶æ¸…é›¶è¾“å‡º
    end else begin
```

**ä¿®å¤2ï¼šåˆ é™¤å†—ä½™çš„ valid èµ‹å€¼**
```systemverilog
// pe.sv:77-84
if (pe_valid_in) begin
    pe_input_out <= pe_input_in;
    pe_psum_out <= mac_out;
end else begin
    // ä¿®å¤ï¼šåˆ é™¤ pe_valid_out <= 0
    // pe_valid_out ç”±ç¬¬60è¡Œç»Ÿä¸€å¤„ç†
    pe_psum_out <= 16'b0;
end
```

**Git Diff**
```diff
diff --git a/_vendor/tiny-tpu/src/pe.sv b/_vendor/tiny-tpu/src/pe.sv
@@ -56,6 +56,7 @@ module pe #(
             pe_valid_out <= 0;
             pe_weight_out <= 16'b0;
             pe_switch_out <= 0;
+            pe_psum_out <= 16'b0;  // ä¿®å¤ï¼šå¤ä½æ—¶æ¸…é›¶è¾“å‡º
         end else begin
             pe_valid_out <= pe_valid_in;
             pe_switch_out <= pe_switch_in;
@@ -78,7 +79,8 @@ module pe #(
                 pe_input_out <= pe_input_in;
                 pe_psum_out <= mac_out;
             end else begin
-                pe_valid_out <= 0;
+                // ä¿®å¤ï¼šåˆ é™¤ pe_valid_out <= 0ï¼Œå› ä¸ºç¬¬60è¡Œå·²ç»æ­£ç¡®ä¼ æ’­äº†
+                // pe_valid_out ç”±ç¬¬60è¡Œçš„ pe_valid_out <= pe_valid_in ç»Ÿä¸€å¤„ç†
                 pe_psum_out <= 16'b0;
             end
```

**æµ‹è¯•ç»“æœ**

ä¿®å¤å‰ï¼š
- å¤ä½æ–­è¨€å¤±è´¥ï¼š12æ¬¡
- valid ä¿¡å·è­¦å‘Šï¼š1æ¬¡
- åŠŸèƒ½æµ‹è¯•é€šè¿‡ç‡ï¼š100%

ä¿®å¤åï¼š
- å¤ä½æ–­è¨€å¤±è´¥ï¼š0æ¬¡ âœ…
- valid ä¿¡å·è­¦å‘Šï¼š1æ¬¡ï¼ˆæ­£å¸¸è¡Œä¸ºï¼‰
- åŠŸèƒ½æµ‹è¯•é€šè¿‡ç‡ï¼š100%
- æ€»æµ‹è¯•æ•°ï¼š11ï¼Œé€šè¿‡ï¼š11ï¼Œå¤±è´¥ï¼š0

**Git æäº¤**
```
commit 1add2ce
fix(pe): ä¿®å¤å¤ä½é€»è¾‘å’Œvalidä¿¡å·ä¼ æ’­é—®é¢˜
```

**å­¦åˆ°çš„æ•™è®­**

1. **å¤ä½é€»è¾‘å®Œæ•´æ€§**ï¼šæ‰€æœ‰è¾“å‡ºå¯„å­˜å™¨å¿…é¡»åœ¨å¤ä½æ—¶æ¸…é›¶ï¼Œè¿™æ˜¯å·¥ä¸šçº§è®¾è®¡çš„æ ‡å‡†åšæ³•
2. **ä¿¡å·é©±åŠ¨å”¯ä¸€æ€§**ï¼šä¸€ä¸ªä¿¡å·åªèƒ½æœ‰ä¸€ä¸ªé©±åŠ¨æºï¼Œé¿å…åœ¨å¤šä¸ªåœ°æ–¹èµ‹å€¼
3. **æ–­è¨€çš„ä»·å€¼**ï¼šSystemVerilog æ–­è¨€èƒ½å¿«é€Ÿå‘ç°æ—¶åºå’Œé€»è¾‘é—®é¢˜
4. **å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾**ï¼šä»£ç ä½¿ç”¨ `@(posedge clk or posedge rst)` æ˜¯æ ‡å‡†çš„å¼‚æ­¥å¤ä½æ¨¡å¼
5. **æµ‹è¯•é©±åŠ¨å¼€å‘**ï¼šå…ˆå†™æµ‹è¯•ï¼Œå†ä¿®å¤ä»£ç ï¼Œç¡®ä¿ä¿®å¤æœ‰æ•ˆ

**é¢è¯•è€ƒç‚¹**

1. **å¤ä½è®¾è®¡**ï¼šä¸ºä»€ä¹ˆæ‰€æœ‰è¾“å‡ºå¿…é¡»åœ¨å¤ä½æ—¶æ¸…é›¶ï¼Ÿ
   - é¿å…Xæ€ä¼ æ’­
   - ç¡®ä¿ç¡®å®šæ€§å¯åŠ¨
   - ç¬¦åˆå·¥ä¸šæ ‡å‡†

2. **ä¿¡å·é©±åŠ¨**ï¼šå¦‚æœä¸€ä¸ªä¿¡å·è¢«å¤šä¸ªalwayså—èµ‹å€¼ä¼šæ€æ ·ï¼Ÿ
   - ç»¼åˆé”™è¯¯ï¼ˆMultiple driverï¼‰
   - é€»è¾‘å†²çª
   - è§£å†³æ–¹æ¡ˆï¼šä½¿ç”¨if-elseç¡®ä¿äº’æ–¥

3. **åŒæ­¥vså¼‚æ­¥å¤ä½**ï¼šä½ çš„å¤ä½æ˜¯åŒæ­¥è¿˜æ˜¯å¼‚æ­¥ï¼Ÿ
   - å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”¾ï¼ˆAsync Reset, Sync Releaseï¼‰
   - ä¼˜ç‚¹ï¼šå¤ä½å¿«é€Ÿï¼Œé‡Šæ”¾å®‰å…¨ï¼Œé¿å…äºšç¨³æ€

**ç›¸å…³èµ„æº**
- SystemVerilog LRM 9.4.2 èŠ‚ï¼šReset behavior
- IEEE 1800-2017ï¼šAlways procedures

---

## ğŸ“ é—®é¢˜æ¨¡æ¿

å¤åˆ¶ä»¥ä¸‹æ¨¡æ¿è®°å½•æ–°é—®é¢˜ï¼š

```markdown
### BUG-XXX: [ç®€çŸ­æ ‡é¢˜]

**åŸºæœ¬ä¿¡æ¯**

| å±æ€§ | å€¼ |
|------|-----|
| çŠ¶æ€ | ğŸ”´ æœªè§£å†³ / ğŸŸ¡ è¿›è¡Œä¸­ / ğŸŸ¢ å·²è§£å†³ |
| ä¼˜å…ˆçº§ | ğŸ”´ é«˜ / ğŸŸ¡ ä¸­ / ğŸŸ¢ ä½ |
| æ¨¡å— | `æ–‡ä»¶è·¯å¾„` |
| å‘ç°æ—¥æœŸ | YYYY-MM-DD |
| è§£å†³æ—¥æœŸ | YYYY-MM-DD |

**é—®é¢˜æè¿°**

[è¯¦ç»†æè¿°ç°è±¡]

**å¤ç°æ­¥éª¤**
```bash
[å¤ç°å‘½ä»¤]
```

**é”™è¯¯ä¿¡æ¯**
```
[ç²˜è´´é”™è¯¯ä¿¡æ¯]
```

**æ ¹å› åˆ†æ**

[åˆ†æé—®é¢˜æ ¹æœ¬åŸå› ]

**è§£å†³æ–¹æ¡ˆ**

```systemverilog
// ä¿®å¤ä»£ç 
```

**Git Diff**
```diff
- æ—§ä»£ç 
+ æ–°ä»£ç 
```

**å­¦åˆ°çš„æ•™è®­**

1. [æ•™è®­1]
2. [æ•™è®­2]

---
```

---

## ğŸ·ï¸ å¸¸è§é—®é¢˜åˆ†ç±»

### ç¼–è¯‘é”™è¯¯
- [x] BUG-001: å¤šé©±åŠ¨ (ICPD) - è¿›è¡Œä¸­

### ä»¿çœŸé”™è¯¯
- [x] BUG-002: å¤ä½å’Œvalidä¿¡å·é—®é¢˜ - å·²è§£å†³ âœ…

### æ—¶åºé—®é¢˜
- [ ] (æš‚æ— )

### åŠŸèƒ½é”™è¯¯
- [ ] (æš‚æ— )

### éªŒè¯ç¯å¢ƒé—®é¢˜
- [ ] (æš‚æ— )

---

## ğŸ“š Debug æŠ€å·§ç§¯ç´¯

### 1. VCS å¸¸è§é”™è¯¯

| é”™è¯¯ä»£ç  | å«ä¹‰ | å¸¸è§åŸå›  |
|----------|------|----------|
| ICPD | Illegal combination of drivers | å¤šé©±åŠ¨ |
| IWNF | Implicit wire has no fanout | æœªè¿æ¥ä¿¡å· |
| CAWM | Continuous assignment width mismatch | ä½å®½ä¸åŒ¹é… |
| UII | Undefined identifier | æœªå£°æ˜å˜é‡ |

### 2. æ³¢å½¢è°ƒè¯•æŠ€å·§

```
1. æ‰¾åˆ°å‡ºé”™æ—¶åˆ»
2. è¿½è¸ªç›¸å…³ä¿¡å·
3. æ£€æŸ¥è¾“å…¥æ˜¯å¦æ­£ç¡®
4. æ£€æŸ¥çŠ¶æ€æœºçŠ¶æ€
5. å¯¹æ¯” Golden Model
```

### 3. åˆ†è€Œæ²»ä¹‹

```
1. å…ˆéªŒè¯æœ€å°å•å…ƒ (PE)
2. å†éªŒè¯å­ç³»ç»Ÿ (Systolic Array)
3. æœ€åéªŒè¯é¡¶å±‚ (TPU)
4. é—®é¢˜å®šä½åˆ°å“ªä¸€å±‚
```

---

## ğŸ”— ç›¸å…³æ–‡æ¡£

- [03_TECHNICAL_REFERENCE.md](./03_TECHNICAL_REFERENCE.md) - æŠ€æœ¯è§„æ ¼
- [07_PROGRESS_TRACKER.md](./07_PROGRESS_TRACKER.md) - è¿›åº¦è¿½è¸ª
- [06_AI_TOOLS_GUIDE.md](./06_AI_TOOLS_GUIDE.md) - AI å·¥å…·ä½¿ç”¨

---

*æ–‡æ¡£ç‰ˆæœ¬: v1.1 | æ›´æ–°æ—¶é—´: 2026-01-21*

