<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1703015892" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/PWM_test_wrapper.dcp">
  <File Type="PA-TCL" Name="PWM_test_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="PWM_test_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="PWM_test_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="PWM_test_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="PWM_test_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="PWM_test_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="PWM_test_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="PWM_test_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="PWM_test_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/PWM_test/PWM_test.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/PWM_test/hdl/PWM_test_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/PWM_test/ip/PWM_test_mig_7series_0_1/board.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="PWM_test_mig_7series_0_1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="PWM_test_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../../../Downloads/Nexys-A7-100T-Master.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/PWM_test_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_ilmb_bram_if_cntlr_1"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_axi_gpio_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_lmb_bram_1"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_microblaze_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_ilmb_v10_1"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_dlmb_bram_if_cntlr_1"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_rst_mig_7series_0_81M_1"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_mig_7series_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_microblaze_0_axi_intc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_axi_gpio_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_mdm_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_dlmb_v10_1"/>
  <BlockFileSet Type="BlockSrcs" Name="PWM_test_PMW_0_2"/>
</GenRun>
