# Table of Contents
  1. *Omitted*, did not contain Verilog/ARM assembly


  2. *Omitted*, did not contain Verilog/ARM assembly


  3. Combinational logic and finite state machines in Verilog


  4. Translating C to ARM Assembly (very basic)


  5. Datapath module for a simple RISC in Verilog


  6. Finite State Machine controller for a simple RISC in Verilog


  7. Memory and I/O for the simple RISC in Verilog

**Notes**
  - Each lab was about 36-48 hours of work between me and my lab partner
  - Each lab folder contins a contributions file that lists the work done by me (Steven) and my partner
 
