
TermProject_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000395c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08003afc  08003afc  00004afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b70  08003b70  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003b70  08003b70  00004b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b78  08003b78  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b78  08003b78  00004b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b7c  08003b7c  00004b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003b80  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  2000005c  08003bdc  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000368  08003bdc  00005368  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ecae  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d9a  00000000  00000000  00013d3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e60  00000000  00000000  00015ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b7d  00000000  00000000  00016938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001691a  00000000  00000000  000174b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011077  00000000  00000000  0002ddcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009076c  00000000  00000000  0003ee46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cf5b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042fc  00000000  00000000  000cf5f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  000d38f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003ae4 	.word	0x08003ae4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08003ae4 	.word	0x08003ae4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000574:	f000 fcb4 	bl	8000ee0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000578:	f000 f844 	bl	8000604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057c:	f000 f98e 	bl	800089c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000580:	f000 f962 	bl	8000848 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000584:	f000 f8a6 	bl	80006d4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000588:	f000 f8d2 	bl	8000730 <MX_I2C2_Init>
  MX_TIM3_Init();
 800058c:	f000 f8fe 	bl	800078c <MX_TIM3_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  n = sprintf(buffer, "Chan 1 Width: %d \r\n", usWidth);
 8000590:	4b15      	ldr	r3, [pc, #84]	@ (80005e8 <main+0x78>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	461a      	mov	r2, r3
 8000596:	4915      	ldr	r1, [pc, #84]	@ (80005ec <main+0x7c>)
 8000598:	4815      	ldr	r0, [pc, #84]	@ (80005f0 <main+0x80>)
 800059a:	f002 fe03 	bl	80031a4 <siprintf>
 800059e:	4603      	mov	r3, r0
 80005a0:	4a14      	ldr	r2, [pc, #80]	@ (80005f4 <main+0x84>)
 80005a2:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart1,buffer,n,400);
 80005a4:	4b13      	ldr	r3, [pc, #76]	@ (80005f4 <main+0x84>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	b29a      	uxth	r2, r3
 80005aa:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80005ae:	4910      	ldr	r1, [pc, #64]	@ (80005f0 <main+0x80>)
 80005b0:	4811      	ldr	r0, [pc, #68]	@ (80005f8 <main+0x88>)
 80005b2:	f002 fa3b 	bl	8002a2c <HAL_UART_Transmit>
	  n = sprintf(buffer, "Chan 2 Width: %d \r\n", usWidth2);
 80005b6:	4b11      	ldr	r3, [pc, #68]	@ (80005fc <main+0x8c>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	461a      	mov	r2, r3
 80005bc:	4910      	ldr	r1, [pc, #64]	@ (8000600 <main+0x90>)
 80005be:	480c      	ldr	r0, [pc, #48]	@ (80005f0 <main+0x80>)
 80005c0:	f002 fdf0 	bl	80031a4 <siprintf>
 80005c4:	4603      	mov	r3, r0
 80005c6:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <main+0x84>)
 80005c8:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart1,buffer,n,400);
 80005ca:	4b0a      	ldr	r3, [pc, #40]	@ (80005f4 <main+0x84>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80005d4:	4906      	ldr	r1, [pc, #24]	@ (80005f0 <main+0x80>)
 80005d6:	4808      	ldr	r0, [pc, #32]	@ (80005f8 <main+0x88>)
 80005d8:	f002 fa28 	bl	8002a2c <HAL_UART_Transmit>
	  HAL_Delay(250);
 80005dc:	20fa      	movs	r0, #250	@ 0xfa
 80005de:	f000 fcf1 	bl	8000fc4 <HAL_Delay>
	  n = sprintf(buffer, "Chan 1 Width: %d \r\n", usWidth);
 80005e2:	bf00      	nop
 80005e4:	e7d4      	b.n	8000590 <main+0x20>
 80005e6:	bf00      	nop
 80005e8:	200001d8 	.word	0x200001d8
 80005ec:	08003afc 	.word	0x08003afc
 80005f0:	200001e4 	.word	0x200001e4
 80005f4:	200001e0 	.word	0x200001e0
 80005f8:	20000168 	.word	0x20000168
 80005fc:	200001dc 	.word	0x200001dc
 8000600:	08003b10 	.word	0x08003b10

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b094      	sub	sp, #80	@ 0x50
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	f107 0320 	add.w	r3, r7, #32
 800060e:	2230      	movs	r2, #48	@ 0x30
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f002 fde6 	bl	80031e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000618:	f107 030c 	add.w	r3, r7, #12
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000628:	2300      	movs	r3, #0
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	4b27      	ldr	r3, [pc, #156]	@ (80006cc <SystemClock_Config+0xc8>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000630:	4a26      	ldr	r2, [pc, #152]	@ (80006cc <SystemClock_Config+0xc8>)
 8000632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000636:	6413      	str	r3, [r2, #64]	@ 0x40
 8000638:	4b24      	ldr	r3, [pc, #144]	@ (80006cc <SystemClock_Config+0xc8>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000640:	60bb      	str	r3, [r7, #8]
 8000642:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000644:	2300      	movs	r3, #0
 8000646:	607b      	str	r3, [r7, #4]
 8000648:	4b21      	ldr	r3, [pc, #132]	@ (80006d0 <SystemClock_Config+0xcc>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a20      	ldr	r2, [pc, #128]	@ (80006d0 <SystemClock_Config+0xcc>)
 800064e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000652:	6013      	str	r3, [r2, #0]
 8000654:	4b1e      	ldr	r3, [pc, #120]	@ (80006d0 <SystemClock_Config+0xcc>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000660:	2301      	movs	r3, #1
 8000662:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000664:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000668:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800066a:	2302      	movs	r3, #2
 800066c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800066e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000672:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000674:	2319      	movs	r3, #25
 8000676:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000678:	23c0      	movs	r3, #192	@ 0xc0
 800067a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800067c:	2302      	movs	r3, #2
 800067e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000680:	2304      	movs	r3, #4
 8000682:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000684:	f107 0320 	add.w	r3, r7, #32
 8000688:	4618      	mov	r0, r3
 800068a:	f001 f8b3 	bl	80017f4 <HAL_RCC_OscConfig>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000694:	f000 fa26 	bl	8000ae4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000698:	230f      	movs	r3, #15
 800069a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800069c:	2302      	movs	r3, #2
 800069e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a0:	2300      	movs	r3, #0
 80006a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006ae:	f107 030c 	add.w	r3, r7, #12
 80006b2:	2103      	movs	r1, #3
 80006b4:	4618      	mov	r0, r3
 80006b6:	f001 fb15 	bl	8001ce4 <HAL_RCC_ClockConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006c0:	f000 fa10 	bl	8000ae4 <Error_Handler>
  }
}
 80006c4:	bf00      	nop
 80006c6:	3750      	adds	r7, #80	@ 0x50
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40023800 	.word	0x40023800
 80006d0:	40007000 	.word	0x40007000

080006d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006d8:	4b12      	ldr	r3, [pc, #72]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006da:	4a13      	ldr	r2, [pc, #76]	@ (8000728 <MX_I2C1_Init+0x54>)
 80006dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006de:	4b11      	ldr	r3, [pc, #68]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006e0:	4a12      	ldr	r2, [pc, #72]	@ (800072c <MX_I2C1_Init+0x58>)
 80006e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000724 <MX_I2C1_Init+0x50>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006fe:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <MX_I2C1_Init+0x50>)
 8000700:	2200      	movs	r2, #0
 8000702:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000704:	4b07      	ldr	r3, [pc, #28]	@ (8000724 <MX_I2C1_Init+0x50>)
 8000706:	2200      	movs	r2, #0
 8000708:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800070a:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <MX_I2C1_Init+0x50>)
 800070c:	2200      	movs	r2, #0
 800070e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000710:	4804      	ldr	r0, [pc, #16]	@ (8000724 <MX_I2C1_Init+0x50>)
 8000712:	f000 ff2b 	bl	800156c <HAL_I2C_Init>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800071c:	f000 f9e2 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000078 	.word	0x20000078
 8000728:	40005400 	.word	0x40005400
 800072c:	000186a0 	.word	0x000186a0

08000730 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000734:	4b12      	ldr	r3, [pc, #72]	@ (8000780 <MX_I2C2_Init+0x50>)
 8000736:	4a13      	ldr	r2, [pc, #76]	@ (8000784 <MX_I2C2_Init+0x54>)
 8000738:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800073a:	4b11      	ldr	r3, [pc, #68]	@ (8000780 <MX_I2C2_Init+0x50>)
 800073c:	4a12      	ldr	r2, [pc, #72]	@ (8000788 <MX_I2C2_Init+0x58>)
 800073e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000740:	4b0f      	ldr	r3, [pc, #60]	@ (8000780 <MX_I2C2_Init+0x50>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000746:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <MX_I2C2_Init+0x50>)
 8000748:	2200      	movs	r2, #0
 800074a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800074c:	4b0c      	ldr	r3, [pc, #48]	@ (8000780 <MX_I2C2_Init+0x50>)
 800074e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000752:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000754:	4b0a      	ldr	r3, [pc, #40]	@ (8000780 <MX_I2C2_Init+0x50>)
 8000756:	2200      	movs	r2, #0
 8000758:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800075a:	4b09      	ldr	r3, [pc, #36]	@ (8000780 <MX_I2C2_Init+0x50>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000760:	4b07      	ldr	r3, [pc, #28]	@ (8000780 <MX_I2C2_Init+0x50>)
 8000762:	2200      	movs	r2, #0
 8000764:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000766:	4b06      	ldr	r3, [pc, #24]	@ (8000780 <MX_I2C2_Init+0x50>)
 8000768:	2200      	movs	r2, #0
 800076a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800076c:	4804      	ldr	r0, [pc, #16]	@ (8000780 <MX_I2C2_Init+0x50>)
 800076e:	f000 fefd 	bl	800156c <HAL_I2C_Init>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000778:	f000 f9b4 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}
 8000780:	200000cc 	.word	0x200000cc
 8000784:	40005800 	.word	0x40005800
 8000788:	000186a0 	.word	0x000186a0

0800078c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000792:	f107 0310 	add.w	r3, r7, #16
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800079c:	463b      	mov	r3, r7
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]
 80007a4:	609a      	str	r2, [r3, #8]
 80007a6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007a8:	4b25      	ldr	r3, [pc, #148]	@ (8000840 <MX_TIM3_Init+0xb4>)
 80007aa:	4a26      	ldr	r2, [pc, #152]	@ (8000844 <MX_TIM3_Init+0xb8>)
 80007ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80007ae:	4b24      	ldr	r3, [pc, #144]	@ (8000840 <MX_TIM3_Init+0xb4>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007b4:	4b22      	ldr	r3, [pc, #136]	@ (8000840 <MX_TIM3_Init+0xb4>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80007ba:	4b21      	ldr	r3, [pc, #132]	@ (8000840 <MX_TIM3_Init+0xb4>)
 80007bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007c2:	4b1f      	ldr	r3, [pc, #124]	@ (8000840 <MX_TIM3_Init+0xb4>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000840 <MX_TIM3_Init+0xb4>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80007ce:	481c      	ldr	r0, [pc, #112]	@ (8000840 <MX_TIM3_Init+0xb4>)
 80007d0:	f001 fc68 	bl	80020a4 <HAL_TIM_IC_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80007da:	f000 f983 	bl	8000ae4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007de:	2300      	movs	r3, #0
 80007e0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007e6:	f107 0310 	add.w	r3, r7, #16
 80007ea:	4619      	mov	r1, r3
 80007ec:	4814      	ldr	r0, [pc, #80]	@ (8000840 <MX_TIM3_Init+0xb4>)
 80007ee:	f002 f84b 	bl	8002888 <HAL_TIMEx_MasterConfigSynchronization>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80007f8:	f000 f974 	bl	8000ae4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80007fc:	230a      	movs	r3, #10
 80007fe:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000800:	2301      	movs	r3, #1
 8000802:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000804:	2300      	movs	r3, #0
 8000806:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000808:	2300      	movs	r3, #0
 800080a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800080c:	463b      	mov	r3, r7
 800080e:	2208      	movs	r2, #8
 8000810:	4619      	mov	r1, r3
 8000812:	480b      	ldr	r0, [pc, #44]	@ (8000840 <MX_TIM3_Init+0xb4>)
 8000814:	f001 fd85 	bl	8002322 <HAL_TIM_IC_ConfigChannel>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800081e:	f000 f961 	bl	8000ae4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8000822:	463b      	mov	r3, r7
 8000824:	220c      	movs	r2, #12
 8000826:	4619      	mov	r1, r3
 8000828:	4805      	ldr	r0, [pc, #20]	@ (8000840 <MX_TIM3_Init+0xb4>)
 800082a:	f001 fd7a 	bl	8002322 <HAL_TIM_IC_ConfigChannel>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8000834:	f000 f956 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	3718      	adds	r7, #24
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	20000120 	.word	0x20000120
 8000844:	40000400 	.word	0x40000400

08000848 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800084c:	4b11      	ldr	r3, [pc, #68]	@ (8000894 <MX_USART1_UART_Init+0x4c>)
 800084e:	4a12      	ldr	r2, [pc, #72]	@ (8000898 <MX_USART1_UART_Init+0x50>)
 8000850:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000852:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <MX_USART1_UART_Init+0x4c>)
 8000854:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000858:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800085a:	4b0e      	ldr	r3, [pc, #56]	@ (8000894 <MX_USART1_UART_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000860:	4b0c      	ldr	r3, [pc, #48]	@ (8000894 <MX_USART1_UART_Init+0x4c>)
 8000862:	2200      	movs	r2, #0
 8000864:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000866:	4b0b      	ldr	r3, [pc, #44]	@ (8000894 <MX_USART1_UART_Init+0x4c>)
 8000868:	2200      	movs	r2, #0
 800086a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800086c:	4b09      	ldr	r3, [pc, #36]	@ (8000894 <MX_USART1_UART_Init+0x4c>)
 800086e:	220c      	movs	r2, #12
 8000870:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000872:	4b08      	ldr	r3, [pc, #32]	@ (8000894 <MX_USART1_UART_Init+0x4c>)
 8000874:	2200      	movs	r2, #0
 8000876:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000878:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <MX_USART1_UART_Init+0x4c>)
 800087a:	2200      	movs	r2, #0
 800087c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800087e:	4805      	ldr	r0, [pc, #20]	@ (8000894 <MX_USART1_UART_Init+0x4c>)
 8000880:	f002 f884 	bl	800298c <HAL_UART_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800088a:	f000 f92b 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000168 	.word	0x20000168
 8000898:	40011000 	.word	0x40011000

0800089c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b088      	sub	sp, #32
 80008a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a2:	f107 030c 	add.w	r3, r7, #12
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	605a      	str	r2, [r3, #4]
 80008ac:	609a      	str	r2, [r3, #8]
 80008ae:	60da      	str	r2, [r3, #12]
 80008b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	60bb      	str	r3, [r7, #8]
 80008b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000934 <MX_GPIO_Init+0x98>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	4a1e      	ldr	r2, [pc, #120]	@ (8000934 <MX_GPIO_Init+0x98>)
 80008bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000934 <MX_GPIO_Init+0x98>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ca:	60bb      	str	r3, [r7, #8]
 80008cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	4b18      	ldr	r3, [pc, #96]	@ (8000934 <MX_GPIO_Init+0x98>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a17      	ldr	r2, [pc, #92]	@ (8000934 <MX_GPIO_Init+0x98>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b15      	ldr	r3, [pc, #84]	@ (8000934 <MX_GPIO_Init+0x98>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	603b      	str	r3, [r7, #0]
 80008ee:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <MX_GPIO_Init+0x98>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	4a10      	ldr	r2, [pc, #64]	@ (8000934 <MX_GPIO_Init+0x98>)
 80008f4:	f043 0302 	orr.w	r3, r3, #2
 80008f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <MX_GPIO_Init+0x98>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	f003 0302 	and.w	r3, r3, #2
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	211e      	movs	r1, #30
 800090a:	480b      	ldr	r0, [pc, #44]	@ (8000938 <MX_GPIO_Init+0x9c>)
 800090c:	f000 fe14 	bl	8001538 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000910:	231e      	movs	r3, #30
 8000912:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000914:	2301      	movs	r3, #1
 8000916:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091c:	2300      	movs	r3, #0
 800091e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000920:	f107 030c 	add.w	r3, r7, #12
 8000924:	4619      	mov	r1, r3
 8000926:	4804      	ldr	r0, [pc, #16]	@ (8000938 <MX_GPIO_Init+0x9c>)
 8000928:	f000 fc82 	bl	8001230 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800092c:	bf00      	nop
 800092e:	3720      	adds	r7, #32
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40023800 	.word	0x40023800
 8000938:	40020000 	.word	0x40020000

0800093c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	7f1b      	ldrb	r3, [r3, #28]
 8000948:	2b04      	cmp	r3, #4
 800094a:	d153      	bne.n	80009f4 <HAL_TIM_IC_CaptureCallback+0xb8>
			{
				if (Is_First_Captured==0) // if the first value is not captured
 800094c:	4b57      	ldr	r3, [pc, #348]	@ (8000aac <HAL_TIM_IC_CaptureCallback+0x170>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d10a      	bne.n	800096a <HAL_TIM_IC_CaptureCallback+0x2e>
				{
					IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3); // read the first value
 8000954:	2108      	movs	r1, #8
 8000956:	6878      	ldr	r0, [r7, #4]
 8000958:	f001 fd80 	bl	800245c <HAL_TIM_ReadCapturedValue>
 800095c:	4603      	mov	r3, r0
 800095e:	4a54      	ldr	r2, [pc, #336]	@ (8000ab0 <HAL_TIM_IC_CaptureCallback+0x174>)
 8000960:	6013      	str	r3, [r2, #0]
					Is_First_Captured = 1;  // set the first captured as true
 8000962:	4b52      	ldr	r3, [pc, #328]	@ (8000aac <HAL_TIM_IC_CaptureCallback+0x170>)
 8000964:	2201      	movs	r2, #1
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	e044      	b.n	80009f4 <HAL_TIM_IC_CaptureCallback+0xb8>
				}

				else   // if the first is already captured
				{
					IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 800096a:	2108      	movs	r1, #8
 800096c:	6878      	ldr	r0, [r7, #4]
 800096e:	f001 fd75 	bl	800245c <HAL_TIM_ReadCapturedValue>
 8000972:	4603      	mov	r3, r0
 8000974:	4a4f      	ldr	r2, [pc, #316]	@ (8000ab4 <HAL_TIM_IC_CaptureCallback+0x178>)
 8000976:	6013      	str	r3, [r2, #0]


					Difference = IC_Val2-IC_Val1;
 8000978:	4b4e      	ldr	r3, [pc, #312]	@ (8000ab4 <HAL_TIM_IC_CaptureCallback+0x178>)
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	4b4c      	ldr	r3, [pc, #304]	@ (8000ab0 <HAL_TIM_IC_CaptureCallback+0x174>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	1ad3      	subs	r3, r2, r3
 8000982:	4a4d      	ldr	r2, [pc, #308]	@ (8000ab8 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8000984:	6013      	str	r3, [r2, #0]


					float refClock = TIMCLOCK;
 8000986:	4b4d      	ldr	r3, [pc, #308]	@ (8000abc <HAL_TIM_IC_CaptureCallback+0x180>)
 8000988:	617b      	str	r3, [r7, #20]
					float mFactor = 1000000/refClock;
 800098a:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8000ac0 <HAL_TIM_IC_CaptureCallback+0x184>
 800098e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000992:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000996:	edc7 7a04 	vstr	s15, [r7, #16]

					usWidth = Difference*mFactor;
 800099a:	4b47      	ldr	r3, [pc, #284]	@ (8000ab8 <HAL_TIM_IC_CaptureCallback+0x17c>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	ee07 3a90 	vmov	s15, r3
 80009a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80009a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80009aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009b2:	ee17 2a90 	vmov	r2, s15
 80009b6:	4b43      	ldr	r3, [pc, #268]	@ (8000ac4 <HAL_TIM_IC_CaptureCallback+0x188>)
 80009b8:	601a      	str	r2, [r3, #0]
					if (usWidth > 2050){
 80009ba:	4b42      	ldr	r3, [pc, #264]	@ (8000ac4 <HAL_TIM_IC_CaptureCallback+0x188>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f640 0202 	movw	r2, #2050	@ 0x802
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d904      	bls.n	80009d0 <HAL_TIM_IC_CaptureCallback+0x94>
						IC_Val1 = IC_Val2;
 80009c6:	4b3b      	ldr	r3, [pc, #236]	@ (8000ab4 <HAL_TIM_IC_CaptureCallback+0x178>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a39      	ldr	r2, [pc, #228]	@ (8000ab0 <HAL_TIM_IC_CaptureCallback+0x174>)
 80009cc:	6013      	str	r3, [r2, #0]
 80009ce:	e011      	b.n	80009f4 <HAL_TIM_IC_CaptureCallback+0xb8>

					}
					else{
						//__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
						Is_First_Captured = 0; // set it back to false
 80009d0:	4b36      	ldr	r3, [pc, #216]	@ (8000aac <HAL_TIM_IC_CaptureCallback+0x170>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
						dc = usWidth;
 80009d6:	4b3b      	ldr	r3, [pc, #236]	@ (8000ac4 <HAL_TIM_IC_CaptureCallback+0x188>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	461a      	mov	r2, r3
 80009dc:	4b3a      	ldr	r3, [pc, #232]	@ (8000ac8 <HAL_TIM_IC_CaptureCallback+0x18c>)
 80009de:	601a      	str	r2, [r3, #0]
						dc = (dc - 1500)/2;
 80009e0:	4b39      	ldr	r3, [pc, #228]	@ (8000ac8 <HAL_TIM_IC_CaptureCallback+0x18c>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80009e8:	0fda      	lsrs	r2, r3, #31
 80009ea:	4413      	add	r3, r2
 80009ec:	105b      	asrs	r3, r3, #1
 80009ee:	461a      	mov	r2, r3
 80009f0:	4b35      	ldr	r3, [pc, #212]	@ (8000ac8 <HAL_TIM_IC_CaptureCallback+0x18c>)
 80009f2:	601a      	str	r2, [r3, #0]
						//set_duty(&mot1,dc);
					}

				}
			}
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)  // if the interrupt source is channel1
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	7f1b      	ldrb	r3, [r3, #28]
 80009f8:	2b08      	cmp	r3, #8
 80009fa:	d153      	bne.n	8000aa4 <HAL_TIM_IC_CaptureCallback+0x168>
		{
			if (ifc==0) // if the first value is not captured
 80009fc:	4b33      	ldr	r3, [pc, #204]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x190>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d10a      	bne.n	8000a1a <HAL_TIM_IC_CaptureCallback+0xde>
			{
				IC_Val12 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4); // read the first value
 8000a04:	210c      	movs	r1, #12
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	f001 fd28 	bl	800245c <HAL_TIM_ReadCapturedValue>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	4a30      	ldr	r2, [pc, #192]	@ (8000ad0 <HAL_TIM_IC_CaptureCallback+0x194>)
 8000a10:	6013      	str	r3, [r2, #0]
				ifc = 1;  // set the first captured as true
 8000a12:	4b2e      	ldr	r3, [pc, #184]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x190>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	601a      	str	r2, [r3, #0]
					//dc = 0;
					//set_duty(&mot2,dc2);
				}
			}
		}
}
 8000a18:	e044      	b.n	8000aa4 <HAL_TIM_IC_CaptureCallback+0x168>
				IC_Val22 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);  // read second value
 8000a1a:	210c      	movs	r1, #12
 8000a1c:	6878      	ldr	r0, [r7, #4]
 8000a1e:	f001 fd1d 	bl	800245c <HAL_TIM_ReadCapturedValue>
 8000a22:	4603      	mov	r3, r0
 8000a24:	4a2b      	ldr	r2, [pc, #172]	@ (8000ad4 <HAL_TIM_IC_CaptureCallback+0x198>)
 8000a26:	6013      	str	r3, [r2, #0]
				Difference2 = IC_Val22-IC_Val12;
 8000a28:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad4 <HAL_TIM_IC_CaptureCallback+0x198>)
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	4b28      	ldr	r3, [pc, #160]	@ (8000ad0 <HAL_TIM_IC_CaptureCallback+0x194>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	1ad3      	subs	r3, r2, r3
 8000a32:	4a29      	ldr	r2, [pc, #164]	@ (8000ad8 <HAL_TIM_IC_CaptureCallback+0x19c>)
 8000a34:	6013      	str	r3, [r2, #0]
				float refClock2 = TIMCLOCK2;
 8000a36:	4b21      	ldr	r3, [pc, #132]	@ (8000abc <HAL_TIM_IC_CaptureCallback+0x180>)
 8000a38:	60fb      	str	r3, [r7, #12]
				float mFactor2 = 1000000/refClock2;
 8000a3a:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8000ac0 <HAL_TIM_IC_CaptureCallback+0x184>
 8000a3e:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a46:	edc7 7a02 	vstr	s15, [r7, #8]
				usWidth2 = Difference2*mFactor2;
 8000a4a:	4b23      	ldr	r3, [pc, #140]	@ (8000ad8 <HAL_TIM_IC_CaptureCallback+0x19c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	ee07 3a90 	vmov	s15, r3
 8000a52:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a56:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a62:	ee17 2a90 	vmov	r2, s15
 8000a66:	4b1d      	ldr	r3, [pc, #116]	@ (8000adc <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8000a68:	601a      	str	r2, [r3, #0]
				if (usWidth2 > 2050){
 8000a6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000adc <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f640 0202 	movw	r2, #2050	@ 0x802
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d904      	bls.n	8000a80 <HAL_TIM_IC_CaptureCallback+0x144>
					IC_Val12 = IC_Val22;
 8000a76:	4b17      	ldr	r3, [pc, #92]	@ (8000ad4 <HAL_TIM_IC_CaptureCallback+0x198>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4a15      	ldr	r2, [pc, #84]	@ (8000ad0 <HAL_TIM_IC_CaptureCallback+0x194>)
 8000a7c:	6013      	str	r3, [r2, #0]
}
 8000a7e:	e011      	b.n	8000aa4 <HAL_TIM_IC_CaptureCallback+0x168>
					ifc = 0; // set it back to false
 8000a80:	4b12      	ldr	r3, [pc, #72]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x190>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
					dc2 = usWidth2;
 8000a86:	4b15      	ldr	r3, [pc, #84]	@ (8000adc <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	4b14      	ldr	r3, [pc, #80]	@ (8000ae0 <HAL_TIM_IC_CaptureCallback+0x1a4>)
 8000a8e:	601a      	str	r2, [r3, #0]
					dc2 = (dc2 - 1500)/2;
 8000a90:	4b13      	ldr	r3, [pc, #76]	@ (8000ae0 <HAL_TIM_IC_CaptureCallback+0x1a4>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8000a98:	0fda      	lsrs	r2, r3, #31
 8000a9a:	4413      	add	r3, r2
 8000a9c:	105b      	asrs	r3, r3, #1
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <HAL_TIM_IC_CaptureCallback+0x1a4>)
 8000aa2:	601a      	str	r2, [r3, #0]
}
 8000aa4:	bf00      	nop
 8000aa6:	3718      	adds	r7, #24
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	200001c4 	.word	0x200001c4
 8000ab0:	200001b8 	.word	0x200001b8
 8000ab4:	200001bc 	.word	0x200001bc
 8000ab8:	200001c0 	.word	0x200001c0
 8000abc:	4cb71b00 	.word	0x4cb71b00
 8000ac0:	49742400 	.word	0x49742400
 8000ac4:	200001d8 	.word	0x200001d8
 8000ac8:	200001b0 	.word	0x200001b0
 8000acc:	200001c8 	.word	0x200001c8
 8000ad0:	200001cc 	.word	0x200001cc
 8000ad4:	200001d0 	.word	0x200001d0
 8000ad8:	200001d4 	.word	0x200001d4
 8000adc:	200001dc 	.word	0x200001dc
 8000ae0:	200001b4 	.word	0x200001b4

08000ae4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae8:	b672      	cpsid	i
}
 8000aea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <Error_Handler+0x8>

08000af0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	4b10      	ldr	r3, [pc, #64]	@ (8000b3c <HAL_MspInit+0x4c>)
 8000afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000afe:	4a0f      	ldr	r2, [pc, #60]	@ (8000b3c <HAL_MspInit+0x4c>)
 8000b00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b06:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <HAL_MspInit+0x4c>)
 8000b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	603b      	str	r3, [r7, #0]
 8000b16:	4b09      	ldr	r3, [pc, #36]	@ (8000b3c <HAL_MspInit+0x4c>)
 8000b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b1a:	4a08      	ldr	r2, [pc, #32]	@ (8000b3c <HAL_MspInit+0x4c>)
 8000b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b22:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <HAL_MspInit+0x4c>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b2a:	603b      	str	r3, [r7, #0]
 8000b2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	40023800 	.word	0x40023800

08000b40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b08c      	sub	sp, #48	@ 0x30
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b48:	f107 031c 	add.w	r3, r7, #28
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	601a      	str	r2, [r3, #0]
 8000b50:	605a      	str	r2, [r3, #4]
 8000b52:	609a      	str	r2, [r3, #8]
 8000b54:	60da      	str	r2, [r3, #12]
 8000b56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a3a      	ldr	r2, [pc, #232]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d12c      	bne.n	8000bbc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b62:	2300      	movs	r3, #0
 8000b64:	61bb      	str	r3, [r7, #24]
 8000b66:	4b39      	ldr	r3, [pc, #228]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6a:	4a38      	ldr	r2, [pc, #224]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000b6c:	f043 0302 	orr.w	r3, r3, #2
 8000b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b72:	4b36      	ldr	r3, [pc, #216]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b76:	f003 0302 	and.w	r3, r3, #2
 8000b7a:	61bb      	str	r3, [r7, #24]
 8000b7c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b7e:	23c0      	movs	r3, #192	@ 0xc0
 8000b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b82:	2312      	movs	r3, #18
 8000b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b8e:	2304      	movs	r3, #4
 8000b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b92:	f107 031c 	add.w	r3, r7, #28
 8000b96:	4619      	mov	r1, r3
 8000b98:	482d      	ldr	r0, [pc, #180]	@ (8000c50 <HAL_I2C_MspInit+0x110>)
 8000b9a:	f000 fb49 	bl	8001230 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]
 8000ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba6:	4a29      	ldr	r2, [pc, #164]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000ba8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bac:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bae:	4b27      	ldr	r3, [pc, #156]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000bba:	e041      	b.n	8000c40 <HAL_I2C_MspInit+0x100>
  else if(hi2c->Instance==I2C2)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a24      	ldr	r2, [pc, #144]	@ (8000c54 <HAL_I2C_MspInit+0x114>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d13c      	bne.n	8000c40 <HAL_I2C_MspInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	613b      	str	r3, [r7, #16]
 8000bca:	4b20      	ldr	r3, [pc, #128]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	4a1f      	ldr	r2, [pc, #124]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000bd0:	f043 0302 	orr.w	r3, r3, #2
 8000bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	613b      	str	r3, [r7, #16]
 8000be0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000be2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000be6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000be8:	2312      	movs	r3, #18
 8000bea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf0:	2303      	movs	r3, #3
 8000bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000bf4:	2304      	movs	r3, #4
 8000bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf8:	f107 031c 	add.w	r3, r7, #28
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	4814      	ldr	r0, [pc, #80]	@ (8000c50 <HAL_I2C_MspInit+0x110>)
 8000c00:	f000 fb16 	bl	8001230 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c04:	2308      	movs	r3, #8
 8000c06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c08:	2312      	movs	r3, #18
 8000c0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c10:	2303      	movs	r3, #3
 8000c12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8000c14:	2309      	movs	r3, #9
 8000c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c18:	f107 031c 	add.w	r3, r7, #28
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	480c      	ldr	r0, [pc, #48]	@ (8000c50 <HAL_I2C_MspInit+0x110>)
 8000c20:	f000 fb06 	bl	8001230 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c24:	2300      	movs	r3, #0
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2c:	4a07      	ldr	r2, [pc, #28]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000c2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c32:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	68fb      	ldr	r3, [r7, #12]
}
 8000c40:	bf00      	nop
 8000c42:	3730      	adds	r7, #48	@ 0x30
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40005400 	.word	0x40005400
 8000c4c:	40023800 	.word	0x40023800
 8000c50:	40020400 	.word	0x40020400
 8000c54:	40005800 	.word	0x40005800

08000c58 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08a      	sub	sp, #40	@ 0x28
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c60:	f107 0314 	add.w	r3, r7, #20
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
 8000c6e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a1d      	ldr	r2, [pc, #116]	@ (8000cec <HAL_TIM_IC_MspInit+0x94>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d133      	bne.n	8000ce2 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf0 <HAL_TIM_IC_MspInit+0x98>)
 8000c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c82:	4a1b      	ldr	r2, [pc, #108]	@ (8000cf0 <HAL_TIM_IC_MspInit+0x98>)
 8000c84:	f043 0302 	orr.w	r3, r3, #2
 8000c88:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c8a:	4b19      	ldr	r3, [pc, #100]	@ (8000cf0 <HAL_TIM_IC_MspInit+0x98>)
 8000c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8e:	f003 0302 	and.w	r3, r3, #2
 8000c92:	613b      	str	r3, [r7, #16]
 8000c94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	4b15      	ldr	r3, [pc, #84]	@ (8000cf0 <HAL_TIM_IC_MspInit+0x98>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9e:	4a14      	ldr	r2, [pc, #80]	@ (8000cf0 <HAL_TIM_IC_MspInit+0x98>)
 8000ca0:	f043 0302 	orr.w	r3, r3, #2
 8000ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ca6:	4b12      	ldr	r3, [pc, #72]	@ (8000cf0 <HAL_TIM_IC_MspInit+0x98>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000caa:	f003 0302 	and.w	r3, r3, #2
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc6:	f107 0314 	add.w	r3, r7, #20
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4809      	ldr	r0, [pc, #36]	@ (8000cf4 <HAL_TIM_IC_MspInit+0x9c>)
 8000cce:	f000 faaf 	bl	8001230 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	201d      	movs	r0, #29
 8000cd8:	f000 fa73 	bl	80011c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000cdc:	201d      	movs	r0, #29
 8000cde:	f000 fa8c 	bl	80011fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ce2:	bf00      	nop
 8000ce4:	3728      	adds	r7, #40	@ 0x28
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40000400 	.word	0x40000400
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40020400 	.word	0x40020400

08000cf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b08a      	sub	sp, #40	@ 0x28
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d00:	f107 0314 	add.w	r3, r7, #20
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]
 8000d0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a19      	ldr	r2, [pc, #100]	@ (8000d7c <HAL_UART_MspInit+0x84>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d12c      	bne.n	8000d74 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	613b      	str	r3, [r7, #16]
 8000d1e:	4b18      	ldr	r3, [pc, #96]	@ (8000d80 <HAL_UART_MspInit+0x88>)
 8000d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d22:	4a17      	ldr	r2, [pc, #92]	@ (8000d80 <HAL_UART_MspInit+0x88>)
 8000d24:	f043 0310 	orr.w	r3, r3, #16
 8000d28:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d2a:	4b15      	ldr	r3, [pc, #84]	@ (8000d80 <HAL_UART_MspInit+0x88>)
 8000d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d2e:	f003 0310 	and.w	r3, r3, #16
 8000d32:	613b      	str	r3, [r7, #16]
 8000d34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <HAL_UART_MspInit+0x88>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3e:	4a10      	ldr	r2, [pc, #64]	@ (8000d80 <HAL_UART_MspInit+0x88>)
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d46:	4b0e      	ldr	r3, [pc, #56]	@ (8000d80 <HAL_UART_MspInit+0x88>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8000d52:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8000d56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d60:	2303      	movs	r3, #3
 8000d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d64:	2307      	movs	r3, #7
 8000d66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d68:	f107 0314 	add.w	r3, r7, #20
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <HAL_UART_MspInit+0x8c>)
 8000d70:	f000 fa5e 	bl	8001230 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d74:	bf00      	nop
 8000d76:	3728      	adds	r7, #40	@ 0x28
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40011000 	.word	0x40011000
 8000d80:	40023800 	.word	0x40023800
 8000d84:	40020000 	.word	0x40020000

08000d88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <NMI_Handler+0x4>

08000d90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d94:	bf00      	nop
 8000d96:	e7fd      	b.n	8000d94 <HardFault_Handler+0x4>

08000d98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <MemManage_Handler+0x4>

08000da0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000da4:	bf00      	nop
 8000da6:	e7fd      	b.n	8000da4 <BusFault_Handler+0x4>

08000da8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dac:	bf00      	nop
 8000dae:	e7fd      	b.n	8000dac <UsageFault_Handler+0x4>

08000db0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dde:	f000 f8d1 	bl	8000f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
	...

08000de8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000dec:	4802      	ldr	r0, [pc, #8]	@ (8000df8 <TIM3_IRQHandler+0x10>)
 8000dee:	f001 f9a8 	bl	8002142 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000120 	.word	0x20000120

08000dfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e04:	4a14      	ldr	r2, [pc, #80]	@ (8000e58 <_sbrk+0x5c>)
 8000e06:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <_sbrk+0x60>)
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e10:	4b13      	ldr	r3, [pc, #76]	@ (8000e60 <_sbrk+0x64>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d102      	bne.n	8000e1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e18:	4b11      	ldr	r3, [pc, #68]	@ (8000e60 <_sbrk+0x64>)
 8000e1a:	4a12      	ldr	r2, [pc, #72]	@ (8000e64 <_sbrk+0x68>)
 8000e1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e1e:	4b10      	ldr	r3, [pc, #64]	@ (8000e60 <_sbrk+0x64>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4413      	add	r3, r2
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d207      	bcs.n	8000e3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e2c:	f002 f9e2 	bl	80031f4 <__errno>
 8000e30:	4603      	mov	r3, r0
 8000e32:	220c      	movs	r2, #12
 8000e34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e36:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3a:	e009      	b.n	8000e50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e3c:	4b08      	ldr	r3, [pc, #32]	@ (8000e60 <_sbrk+0x64>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e42:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <_sbrk+0x64>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4413      	add	r3, r2
 8000e4a:	4a05      	ldr	r2, [pc, #20]	@ (8000e60 <_sbrk+0x64>)
 8000e4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3718      	adds	r7, #24
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20020000 	.word	0x20020000
 8000e5c:	00000400 	.word	0x00000400
 8000e60:	20000218 	.word	0x20000218
 8000e64:	20000368 	.word	0x20000368

08000e68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <SystemInit+0x20>)
 8000e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e72:	4a05      	ldr	r2, [pc, #20]	@ (8000e88 <SystemInit+0x20>)
 8000e74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ec4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e90:	f7ff ffea 	bl	8000e68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e94:	480c      	ldr	r0, [pc, #48]	@ (8000ec8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e96:	490d      	ldr	r1, [pc, #52]	@ (8000ecc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e98:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e9c:	e002      	b.n	8000ea4 <LoopCopyDataInit>

08000e9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ea0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ea2:	3304      	adds	r3, #4

08000ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ea4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ea6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea8:	d3f9      	bcc.n	8000e9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000eac:	4c0a      	ldr	r4, [pc, #40]	@ (8000ed8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eb0:	e001      	b.n	8000eb6 <LoopFillZerobss>

08000eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eb4:	3204      	adds	r2, #4

08000eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb8:	d3fb      	bcc.n	8000eb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eba:	f002 f9a1 	bl	8003200 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ebe:	f7ff fb57 	bl	8000570 <main>
  bx  lr    
 8000ec2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ec4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ec8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ecc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ed0:	08003b80 	.word	0x08003b80
  ldr r2, =_sbss
 8000ed4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ed8:	20000368 	.word	0x20000368

08000edc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000edc:	e7fe      	b.n	8000edc <ADC_IRQHandler>
	...

08000ee0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f20 <HAL_Init+0x40>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f20 <HAL_Init+0x40>)
 8000eea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000eee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f20 <HAL_Init+0x40>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a0a      	ldr	r2, [pc, #40]	@ (8000f20 <HAL_Init+0x40>)
 8000ef6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000efa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000efc:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <HAL_Init+0x40>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a07      	ldr	r2, [pc, #28]	@ (8000f20 <HAL_Init+0x40>)
 8000f02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f08:	2003      	movs	r0, #3
 8000f0a:	f000 f94f 	bl	80011ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f0e:	200f      	movs	r0, #15
 8000f10:	f000 f808 	bl	8000f24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f14:	f7ff fdec 	bl	8000af0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40023c00 	.word	0x40023c00

08000f24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f2c:	4b12      	ldr	r3, [pc, #72]	@ (8000f78 <HAL_InitTick+0x54>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	4b12      	ldr	r3, [pc, #72]	@ (8000f7c <HAL_InitTick+0x58>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	4619      	mov	r1, r3
 8000f36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 f967 	bl	8001216 <HAL_SYSTICK_Config>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e00e      	b.n	8000f70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2b0f      	cmp	r3, #15
 8000f56:	d80a      	bhi.n	8000f6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	6879      	ldr	r1, [r7, #4]
 8000f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f60:	f000 f92f 	bl	80011c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f64:	4a06      	ldr	r2, [pc, #24]	@ (8000f80 <HAL_InitTick+0x5c>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e000      	b.n	8000f70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	20000008 	.word	0x20000008
 8000f80:	20000004 	.word	0x20000004

08000f84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <HAL_IncTick+0x20>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <HAL_IncTick+0x24>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4413      	add	r3, r2
 8000f94:	4a04      	ldr	r2, [pc, #16]	@ (8000fa8 <HAL_IncTick+0x24>)
 8000f96:	6013      	str	r3, [r2, #0]
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	20000008 	.word	0x20000008
 8000fa8:	2000021c 	.word	0x2000021c

08000fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb0:	4b03      	ldr	r3, [pc, #12]	@ (8000fc0 <HAL_GetTick+0x14>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	2000021c 	.word	0x2000021c

08000fc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fcc:	f7ff ffee 	bl	8000fac <HAL_GetTick>
 8000fd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fdc:	d005      	beq.n	8000fea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fde:	4b0a      	ldr	r3, [pc, #40]	@ (8001008 <HAL_Delay+0x44>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fea:	bf00      	nop
 8000fec:	f7ff ffde 	bl	8000fac <HAL_GetTick>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	68fa      	ldr	r2, [r7, #12]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d8f7      	bhi.n	8000fec <HAL_Delay+0x28>
  {
  }
}
 8000ffc:	bf00      	nop
 8000ffe:	bf00      	nop
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000008 	.word	0x20000008

0800100c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800101c:	4b0c      	ldr	r3, [pc, #48]	@ (8001050 <__NVIC_SetPriorityGrouping+0x44>)
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001022:	68ba      	ldr	r2, [r7, #8]
 8001024:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001028:	4013      	ands	r3, r2
 800102a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001034:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800103c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800103e:	4a04      	ldr	r2, [pc, #16]	@ (8001050 <__NVIC_SetPriorityGrouping+0x44>)
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	60d3      	str	r3, [r2, #12]
}
 8001044:	bf00      	nop
 8001046:	3714      	adds	r7, #20
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr
 8001050:	e000ed00 	.word	0xe000ed00

08001054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001058:	4b04      	ldr	r3, [pc, #16]	@ (800106c <__NVIC_GetPriorityGrouping+0x18>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	0a1b      	lsrs	r3, r3, #8
 800105e:	f003 0307 	and.w	r3, r3, #7
}
 8001062:	4618      	mov	r0, r3
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800107a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107e:	2b00      	cmp	r3, #0
 8001080:	db0b      	blt.n	800109a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	f003 021f 	and.w	r2, r3, #31
 8001088:	4907      	ldr	r1, [pc, #28]	@ (80010a8 <__NVIC_EnableIRQ+0x38>)
 800108a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108e:	095b      	lsrs	r3, r3, #5
 8001090:	2001      	movs	r0, #1
 8001092:	fa00 f202 	lsl.w	r2, r0, r2
 8001096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800109a:	bf00      	nop
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	e000e100 	.word	0xe000e100

080010ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	6039      	str	r1, [r7, #0]
 80010b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	db0a      	blt.n	80010d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	b2da      	uxtb	r2, r3
 80010c4:	490c      	ldr	r1, [pc, #48]	@ (80010f8 <__NVIC_SetPriority+0x4c>)
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	0112      	lsls	r2, r2, #4
 80010cc:	b2d2      	uxtb	r2, r2
 80010ce:	440b      	add	r3, r1
 80010d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010d4:	e00a      	b.n	80010ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	4908      	ldr	r1, [pc, #32]	@ (80010fc <__NVIC_SetPriority+0x50>)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	f003 030f 	and.w	r3, r3, #15
 80010e2:	3b04      	subs	r3, #4
 80010e4:	0112      	lsls	r2, r2, #4
 80010e6:	b2d2      	uxtb	r2, r2
 80010e8:	440b      	add	r3, r1
 80010ea:	761a      	strb	r2, [r3, #24]
}
 80010ec:	bf00      	nop
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	e000e100 	.word	0xe000e100
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001100:	b480      	push	{r7}
 8001102:	b089      	sub	sp, #36	@ 0x24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f1c3 0307 	rsb	r3, r3, #7
 800111a:	2b04      	cmp	r3, #4
 800111c:	bf28      	it	cs
 800111e:	2304      	movcs	r3, #4
 8001120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3304      	adds	r3, #4
 8001126:	2b06      	cmp	r3, #6
 8001128:	d902      	bls.n	8001130 <NVIC_EncodePriority+0x30>
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	3b03      	subs	r3, #3
 800112e:	e000      	b.n	8001132 <NVIC_EncodePriority+0x32>
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001134:	f04f 32ff 	mov.w	r2, #4294967295
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43da      	mvns	r2, r3
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	401a      	ands	r2, r3
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001148:	f04f 31ff 	mov.w	r1, #4294967295
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	fa01 f303 	lsl.w	r3, r1, r3
 8001152:	43d9      	mvns	r1, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001158:	4313      	orrs	r3, r2
         );
}
 800115a:	4618      	mov	r0, r3
 800115c:	3724      	adds	r7, #36	@ 0x24
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
	...

08001168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	3b01      	subs	r3, #1
 8001174:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001178:	d301      	bcc.n	800117e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800117a:	2301      	movs	r3, #1
 800117c:	e00f      	b.n	800119e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800117e:	4a0a      	ldr	r2, [pc, #40]	@ (80011a8 <SysTick_Config+0x40>)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3b01      	subs	r3, #1
 8001184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001186:	210f      	movs	r1, #15
 8001188:	f04f 30ff 	mov.w	r0, #4294967295
 800118c:	f7ff ff8e 	bl	80010ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001190:	4b05      	ldr	r3, [pc, #20]	@ (80011a8 <SysTick_Config+0x40>)
 8001192:	2200      	movs	r2, #0
 8001194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001196:	4b04      	ldr	r3, [pc, #16]	@ (80011a8 <SysTick_Config+0x40>)
 8001198:	2207      	movs	r2, #7
 800119a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	e000e010 	.word	0xe000e010

080011ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff ff29 	bl	800100c <__NVIC_SetPriorityGrouping>
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b086      	sub	sp, #24
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	4603      	mov	r3, r0
 80011ca:	60b9      	str	r1, [r7, #8]
 80011cc:	607a      	str	r2, [r7, #4]
 80011ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011d4:	f7ff ff3e 	bl	8001054 <__NVIC_GetPriorityGrouping>
 80011d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	68b9      	ldr	r1, [r7, #8]
 80011de:	6978      	ldr	r0, [r7, #20]
 80011e0:	f7ff ff8e 	bl	8001100 <NVIC_EncodePriority>
 80011e4:	4602      	mov	r2, r0
 80011e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ea:	4611      	mov	r1, r2
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff5d 	bl	80010ac <__NVIC_SetPriority>
}
 80011f2:	bf00      	nop
 80011f4:	3718      	adds	r7, #24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b082      	sub	sp, #8
 80011fe:	af00      	add	r7, sp, #0
 8001200:	4603      	mov	r3, r0
 8001202:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff ff31 	bl	8001070 <__NVIC_EnableIRQ>
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff ffa2 	bl	8001168 <SysTick_Config>
 8001224:	4603      	mov	r3, r0
}
 8001226:	4618      	mov	r0, r3
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001230:	b480      	push	{r7}
 8001232:	b089      	sub	sp, #36	@ 0x24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800123e:	2300      	movs	r3, #0
 8001240:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001242:	2300      	movs	r3, #0
 8001244:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001246:	2300      	movs	r3, #0
 8001248:	61fb      	str	r3, [r7, #28]
 800124a:	e159      	b.n	8001500 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800124c:	2201      	movs	r2, #1
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	697a      	ldr	r2, [r7, #20]
 800125c:	4013      	ands	r3, r2
 800125e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	429a      	cmp	r2, r3
 8001266:	f040 8148 	bne.w	80014fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f003 0303 	and.w	r3, r3, #3
 8001272:	2b01      	cmp	r3, #1
 8001274:	d005      	beq.n	8001282 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800127e:	2b02      	cmp	r3, #2
 8001280:	d130      	bne.n	80012e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	2203      	movs	r2, #3
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	43db      	mvns	r3, r3
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	4013      	ands	r3, r2
 8001298:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	68da      	ldr	r2, [r3, #12]
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012b8:	2201      	movs	r2, #1
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	4013      	ands	r3, r2
 80012c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	091b      	lsrs	r3, r3, #4
 80012ce:	f003 0201 	and.w	r2, r3, #1
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	4313      	orrs	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f003 0303 	and.w	r3, r3, #3
 80012ec:	2b03      	cmp	r3, #3
 80012ee:	d017      	beq.n	8001320 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	2203      	movs	r2, #3
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	43db      	mvns	r3, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4013      	ands	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4313      	orrs	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f003 0303 	and.w	r3, r3, #3
 8001328:	2b02      	cmp	r3, #2
 800132a:	d123      	bne.n	8001374 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	08da      	lsrs	r2, r3, #3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3208      	adds	r2, #8
 8001334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001338:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	f003 0307 	and.w	r3, r3, #7
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	220f      	movs	r2, #15
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4013      	ands	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	691a      	ldr	r2, [r3, #16]
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	4313      	orrs	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	08da      	lsrs	r2, r3, #3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	3208      	adds	r2, #8
 800136e:	69b9      	ldr	r1, [r7, #24]
 8001370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	2203      	movs	r2, #3
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	43db      	mvns	r3, r3
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4013      	ands	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f003 0203 	and.w	r2, r3, #3
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	4313      	orrs	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	f000 80a2 	beq.w	80014fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	4b57      	ldr	r3, [pc, #348]	@ (8001518 <HAL_GPIO_Init+0x2e8>)
 80013bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013be:	4a56      	ldr	r2, [pc, #344]	@ (8001518 <HAL_GPIO_Init+0x2e8>)
 80013c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013c6:	4b54      	ldr	r3, [pc, #336]	@ (8001518 <HAL_GPIO_Init+0x2e8>)
 80013c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013d2:	4a52      	ldr	r2, [pc, #328]	@ (800151c <HAL_GPIO_Init+0x2ec>)
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	089b      	lsrs	r3, r3, #2
 80013d8:	3302      	adds	r3, #2
 80013da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	f003 0303 	and.w	r3, r3, #3
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	220f      	movs	r2, #15
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	43db      	mvns	r3, r3
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	4013      	ands	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a49      	ldr	r2, [pc, #292]	@ (8001520 <HAL_GPIO_Init+0x2f0>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d019      	beq.n	8001432 <HAL_GPIO_Init+0x202>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4a48      	ldr	r2, [pc, #288]	@ (8001524 <HAL_GPIO_Init+0x2f4>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d013      	beq.n	800142e <HAL_GPIO_Init+0x1fe>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a47      	ldr	r2, [pc, #284]	@ (8001528 <HAL_GPIO_Init+0x2f8>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d00d      	beq.n	800142a <HAL_GPIO_Init+0x1fa>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a46      	ldr	r2, [pc, #280]	@ (800152c <HAL_GPIO_Init+0x2fc>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d007      	beq.n	8001426 <HAL_GPIO_Init+0x1f6>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a45      	ldr	r2, [pc, #276]	@ (8001530 <HAL_GPIO_Init+0x300>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d101      	bne.n	8001422 <HAL_GPIO_Init+0x1f2>
 800141e:	2304      	movs	r3, #4
 8001420:	e008      	b.n	8001434 <HAL_GPIO_Init+0x204>
 8001422:	2307      	movs	r3, #7
 8001424:	e006      	b.n	8001434 <HAL_GPIO_Init+0x204>
 8001426:	2303      	movs	r3, #3
 8001428:	e004      	b.n	8001434 <HAL_GPIO_Init+0x204>
 800142a:	2302      	movs	r3, #2
 800142c:	e002      	b.n	8001434 <HAL_GPIO_Init+0x204>
 800142e:	2301      	movs	r3, #1
 8001430:	e000      	b.n	8001434 <HAL_GPIO_Init+0x204>
 8001432:	2300      	movs	r3, #0
 8001434:	69fa      	ldr	r2, [r7, #28]
 8001436:	f002 0203 	and.w	r2, r2, #3
 800143a:	0092      	lsls	r2, r2, #2
 800143c:	4093      	lsls	r3, r2
 800143e:	69ba      	ldr	r2, [r7, #24]
 8001440:	4313      	orrs	r3, r2
 8001442:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001444:	4935      	ldr	r1, [pc, #212]	@ (800151c <HAL_GPIO_Init+0x2ec>)
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	089b      	lsrs	r3, r3, #2
 800144a:	3302      	adds	r3, #2
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001452:	4b38      	ldr	r3, [pc, #224]	@ (8001534 <HAL_GPIO_Init+0x304>)
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	43db      	mvns	r3, r3
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	4013      	ands	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d003      	beq.n	8001476 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800146e:	69ba      	ldr	r2, [r7, #24]
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	4313      	orrs	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001476:	4a2f      	ldr	r2, [pc, #188]	@ (8001534 <HAL_GPIO_Init+0x304>)
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800147c:	4b2d      	ldr	r3, [pc, #180]	@ (8001534 <HAL_GPIO_Init+0x304>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	43db      	mvns	r3, r3
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	4013      	ands	r3, r2
 800148a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001494:	2b00      	cmp	r3, #0
 8001496:	d003      	beq.n	80014a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	4313      	orrs	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014a0:	4a24      	ldr	r2, [pc, #144]	@ (8001534 <HAL_GPIO_Init+0x304>)
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014a6:	4b23      	ldr	r3, [pc, #140]	@ (8001534 <HAL_GPIO_Init+0x304>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	43db      	mvns	r3, r3
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	4013      	ands	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d003      	beq.n	80014ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001534 <HAL_GPIO_Init+0x304>)
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014d0:	4b18      	ldr	r3, [pc, #96]	@ (8001534 <HAL_GPIO_Init+0x304>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	43db      	mvns	r3, r3
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4013      	ands	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001534 <HAL_GPIO_Init+0x304>)
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	3301      	adds	r3, #1
 80014fe:	61fb      	str	r3, [r7, #28]
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	2b0f      	cmp	r3, #15
 8001504:	f67f aea2 	bls.w	800124c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001508:	bf00      	nop
 800150a:	bf00      	nop
 800150c:	3724      	adds	r7, #36	@ 0x24
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	40023800 	.word	0x40023800
 800151c:	40013800 	.word	0x40013800
 8001520:	40020000 	.word	0x40020000
 8001524:	40020400 	.word	0x40020400
 8001528:	40020800 	.word	0x40020800
 800152c:	40020c00 	.word	0x40020c00
 8001530:	40021000 	.word	0x40021000
 8001534:	40013c00 	.word	0x40013c00

08001538 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	460b      	mov	r3, r1
 8001542:	807b      	strh	r3, [r7, #2]
 8001544:	4613      	mov	r3, r2
 8001546:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001548:	787b      	ldrb	r3, [r7, #1]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800154e:	887a      	ldrh	r2, [r7, #2]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001554:	e003      	b.n	800155e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001556:	887b      	ldrh	r3, [r7, #2]
 8001558:	041a      	lsls	r2, r3, #16
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	619a      	str	r2, [r3, #24]
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
	...

0800156c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e12b      	b.n	80017d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d106      	bne.n	8001598 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff fad4 	bl	8000b40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2224      	movs	r2, #36	@ 0x24
 800159c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f022 0201 	bic.w	r2, r2, #1
 80015ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80015be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80015ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80015d0:	f000 fd40 	bl	8002054 <HAL_RCC_GetPCLK1Freq>
 80015d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	4a81      	ldr	r2, [pc, #516]	@ (80017e0 <HAL_I2C_Init+0x274>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d807      	bhi.n	80015f0 <HAL_I2C_Init+0x84>
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4a80      	ldr	r2, [pc, #512]	@ (80017e4 <HAL_I2C_Init+0x278>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	bf94      	ite	ls
 80015e8:	2301      	movls	r3, #1
 80015ea:	2300      	movhi	r3, #0
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	e006      	b.n	80015fe <HAL_I2C_Init+0x92>
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4a7d      	ldr	r2, [pc, #500]	@ (80017e8 <HAL_I2C_Init+0x27c>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	bf94      	ite	ls
 80015f8:	2301      	movls	r3, #1
 80015fa:	2300      	movhi	r3, #0
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e0e7      	b.n	80017d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	4a78      	ldr	r2, [pc, #480]	@ (80017ec <HAL_I2C_Init+0x280>)
 800160a:	fba2 2303 	umull	r2, r3, r2, r3
 800160e:	0c9b      	lsrs	r3, r3, #18
 8001610:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	68ba      	ldr	r2, [r7, #8]
 8001622:	430a      	orrs	r2, r1
 8001624:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	6a1b      	ldr	r3, [r3, #32]
 800162c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	4a6a      	ldr	r2, [pc, #424]	@ (80017e0 <HAL_I2C_Init+0x274>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d802      	bhi.n	8001640 <HAL_I2C_Init+0xd4>
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	3301      	adds	r3, #1
 800163e:	e009      	b.n	8001654 <HAL_I2C_Init+0xe8>
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001646:	fb02 f303 	mul.w	r3, r2, r3
 800164a:	4a69      	ldr	r2, [pc, #420]	@ (80017f0 <HAL_I2C_Init+0x284>)
 800164c:	fba2 2303 	umull	r2, r3, r2, r3
 8001650:	099b      	lsrs	r3, r3, #6
 8001652:	3301      	adds	r3, #1
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	6812      	ldr	r2, [r2, #0]
 8001658:	430b      	orrs	r3, r1
 800165a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001666:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	495c      	ldr	r1, [pc, #368]	@ (80017e0 <HAL_I2C_Init+0x274>)
 8001670:	428b      	cmp	r3, r1
 8001672:	d819      	bhi.n	80016a8 <HAL_I2C_Init+0x13c>
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	1e59      	subs	r1, r3, #1
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001682:	1c59      	adds	r1, r3, #1
 8001684:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001688:	400b      	ands	r3, r1
 800168a:	2b00      	cmp	r3, #0
 800168c:	d00a      	beq.n	80016a4 <HAL_I2C_Init+0x138>
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	1e59      	subs	r1, r3, #1
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	fbb1 f3f3 	udiv	r3, r1, r3
 800169c:	3301      	adds	r3, #1
 800169e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016a2:	e051      	b.n	8001748 <HAL_I2C_Init+0x1dc>
 80016a4:	2304      	movs	r3, #4
 80016a6:	e04f      	b.n	8001748 <HAL_I2C_Init+0x1dc>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d111      	bne.n	80016d4 <HAL_I2C_Init+0x168>
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	1e58      	subs	r0, r3, #1
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6859      	ldr	r1, [r3, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	440b      	add	r3, r1
 80016be:	fbb0 f3f3 	udiv	r3, r0, r3
 80016c2:	3301      	adds	r3, #1
 80016c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	bf0c      	ite	eq
 80016cc:	2301      	moveq	r3, #1
 80016ce:	2300      	movne	r3, #0
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	e012      	b.n	80016fa <HAL_I2C_Init+0x18e>
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	1e58      	subs	r0, r3, #1
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6859      	ldr	r1, [r3, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	440b      	add	r3, r1
 80016e2:	0099      	lsls	r1, r3, #2
 80016e4:	440b      	add	r3, r1
 80016e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80016ea:	3301      	adds	r3, #1
 80016ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	bf0c      	ite	eq
 80016f4:	2301      	moveq	r3, #1
 80016f6:	2300      	movne	r3, #0
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <HAL_I2C_Init+0x196>
 80016fe:	2301      	movs	r3, #1
 8001700:	e022      	b.n	8001748 <HAL_I2C_Init+0x1dc>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d10e      	bne.n	8001728 <HAL_I2C_Init+0x1bc>
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	1e58      	subs	r0, r3, #1
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6859      	ldr	r1, [r3, #4]
 8001712:	460b      	mov	r3, r1
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	440b      	add	r3, r1
 8001718:	fbb0 f3f3 	udiv	r3, r0, r3
 800171c:	3301      	adds	r3, #1
 800171e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001722:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001726:	e00f      	b.n	8001748 <HAL_I2C_Init+0x1dc>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	1e58      	subs	r0, r3, #1
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6859      	ldr	r1, [r3, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	440b      	add	r3, r1
 8001736:	0099      	lsls	r1, r3, #2
 8001738:	440b      	add	r3, r1
 800173a:	fbb0 f3f3 	udiv	r3, r0, r3
 800173e:	3301      	adds	r3, #1
 8001740:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001744:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001748:	6879      	ldr	r1, [r7, #4]
 800174a:	6809      	ldr	r1, [r1, #0]
 800174c:	4313      	orrs	r3, r2
 800174e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	69da      	ldr	r2, [r3, #28]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a1b      	ldr	r3, [r3, #32]
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	430a      	orrs	r2, r1
 800176a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001776:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	6911      	ldr	r1, [r2, #16]
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	68d2      	ldr	r2, [r2, #12]
 8001782:	4311      	orrs	r1, r2
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	6812      	ldr	r2, [r2, #0]
 8001788:	430b      	orrs	r3, r1
 800178a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	695a      	ldr	r2, [r3, #20]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	699b      	ldr	r3, [r3, #24]
 800179e:	431a      	orrs	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f042 0201 	orr.w	r2, r2, #1
 80017b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2200      	movs	r2, #0
 80017bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2220      	movs	r2, #32
 80017c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	000186a0 	.word	0x000186a0
 80017e4:	001e847f 	.word	0x001e847f
 80017e8:	003d08ff 	.word	0x003d08ff
 80017ec:	431bde83 	.word	0x431bde83
 80017f0:	10624dd3 	.word	0x10624dd3

080017f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d101      	bne.n	8001806 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e267      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	2b00      	cmp	r3, #0
 8001810:	d075      	beq.n	80018fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001812:	4b88      	ldr	r3, [pc, #544]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f003 030c 	and.w	r3, r3, #12
 800181a:	2b04      	cmp	r3, #4
 800181c:	d00c      	beq.n	8001838 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800181e:	4b85      	ldr	r3, [pc, #532]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001826:	2b08      	cmp	r3, #8
 8001828:	d112      	bne.n	8001850 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800182a:	4b82      	ldr	r3, [pc, #520]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001832:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001836:	d10b      	bne.n	8001850 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001838:	4b7e      	ldr	r3, [pc, #504]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d05b      	beq.n	80018fc <HAL_RCC_OscConfig+0x108>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d157      	bne.n	80018fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e242      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001858:	d106      	bne.n	8001868 <HAL_RCC_OscConfig+0x74>
 800185a:	4b76      	ldr	r3, [pc, #472]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a75      	ldr	r2, [pc, #468]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001860:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001864:	6013      	str	r3, [r2, #0]
 8001866:	e01d      	b.n	80018a4 <HAL_RCC_OscConfig+0xb0>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001870:	d10c      	bne.n	800188c <HAL_RCC_OscConfig+0x98>
 8001872:	4b70      	ldr	r3, [pc, #448]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a6f      	ldr	r2, [pc, #444]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001878:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800187c:	6013      	str	r3, [r2, #0]
 800187e:	4b6d      	ldr	r3, [pc, #436]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a6c      	ldr	r2, [pc, #432]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001888:	6013      	str	r3, [r2, #0]
 800188a:	e00b      	b.n	80018a4 <HAL_RCC_OscConfig+0xb0>
 800188c:	4b69      	ldr	r3, [pc, #420]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a68      	ldr	r2, [pc, #416]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001892:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	4b66      	ldr	r3, [pc, #408]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a65      	ldr	r2, [pc, #404]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 800189e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d013      	beq.n	80018d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ac:	f7ff fb7e 	bl	8000fac <HAL_GetTick>
 80018b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018b4:	f7ff fb7a 	bl	8000fac <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b64      	cmp	r3, #100	@ 0x64
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e207      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c6:	4b5b      	ldr	r3, [pc, #364]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d0f0      	beq.n	80018b4 <HAL_RCC_OscConfig+0xc0>
 80018d2:	e014      	b.n	80018fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d4:	f7ff fb6a 	bl	8000fac <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018dc:	f7ff fb66 	bl	8000fac <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b64      	cmp	r3, #100	@ 0x64
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e1f3      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ee:	4b51      	ldr	r3, [pc, #324]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d1f0      	bne.n	80018dc <HAL_RCC_OscConfig+0xe8>
 80018fa:	e000      	b.n	80018fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	2b00      	cmp	r3, #0
 8001908:	d063      	beq.n	80019d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800190a:	4b4a      	ldr	r3, [pc, #296]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	f003 030c 	and.w	r3, r3, #12
 8001912:	2b00      	cmp	r3, #0
 8001914:	d00b      	beq.n	800192e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001916:	4b47      	ldr	r3, [pc, #284]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800191e:	2b08      	cmp	r3, #8
 8001920:	d11c      	bne.n	800195c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001922:	4b44      	ldr	r3, [pc, #272]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d116      	bne.n	800195c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800192e:	4b41      	ldr	r3, [pc, #260]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	2b00      	cmp	r3, #0
 8001938:	d005      	beq.n	8001946 <HAL_RCC_OscConfig+0x152>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d001      	beq.n	8001946 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e1c7      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001946:	4b3b      	ldr	r3, [pc, #236]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	691b      	ldr	r3, [r3, #16]
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	4937      	ldr	r1, [pc, #220]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001956:	4313      	orrs	r3, r2
 8001958:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800195a:	e03a      	b.n	80019d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d020      	beq.n	80019a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001964:	4b34      	ldr	r3, [pc, #208]	@ (8001a38 <HAL_RCC_OscConfig+0x244>)
 8001966:	2201      	movs	r2, #1
 8001968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800196a:	f7ff fb1f 	bl	8000fac <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001972:	f7ff fb1b 	bl	8000fac <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e1a8      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001984:	4b2b      	ldr	r3, [pc, #172]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0302 	and.w	r3, r3, #2
 800198c:	2b00      	cmp	r3, #0
 800198e:	d0f0      	beq.n	8001972 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001990:	4b28      	ldr	r3, [pc, #160]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	691b      	ldr	r3, [r3, #16]
 800199c:	00db      	lsls	r3, r3, #3
 800199e:	4925      	ldr	r1, [pc, #148]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 80019a0:	4313      	orrs	r3, r2
 80019a2:	600b      	str	r3, [r1, #0]
 80019a4:	e015      	b.n	80019d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019a6:	4b24      	ldr	r3, [pc, #144]	@ (8001a38 <HAL_RCC_OscConfig+0x244>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ac:	f7ff fafe 	bl	8000fac <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019b2:	e008      	b.n	80019c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019b4:	f7ff fafa 	bl	8000fac <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d901      	bls.n	80019c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e187      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1f0      	bne.n	80019b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0308 	and.w	r3, r3, #8
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d036      	beq.n	8001a4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d016      	beq.n	8001a14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019e6:	4b15      	ldr	r3, [pc, #84]	@ (8001a3c <HAL_RCC_OscConfig+0x248>)
 80019e8:	2201      	movs	r2, #1
 80019ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019ec:	f7ff fade 	bl	8000fac <HAL_GetTick>
 80019f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019f2:	e008      	b.n	8001a06 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019f4:	f7ff fada 	bl	8000fac <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d901      	bls.n	8001a06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e167      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a06:	4b0b      	ldr	r3, [pc, #44]	@ (8001a34 <HAL_RCC_OscConfig+0x240>)
 8001a08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d0f0      	beq.n	80019f4 <HAL_RCC_OscConfig+0x200>
 8001a12:	e01b      	b.n	8001a4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a14:	4b09      	ldr	r3, [pc, #36]	@ (8001a3c <HAL_RCC_OscConfig+0x248>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1a:	f7ff fac7 	bl	8000fac <HAL_GetTick>
 8001a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a20:	e00e      	b.n	8001a40 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a22:	f7ff fac3 	bl	8000fac <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d907      	bls.n	8001a40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e150      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
 8001a34:	40023800 	.word	0x40023800
 8001a38:	42470000 	.word	0x42470000
 8001a3c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a40:	4b88      	ldr	r3, [pc, #544]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001a42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a44:	f003 0302 	and.w	r3, r3, #2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d1ea      	bne.n	8001a22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0304 	and.w	r3, r3, #4
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f000 8097 	beq.w	8001b88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a5e:	4b81      	ldr	r3, [pc, #516]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d10f      	bne.n	8001a8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	4b7d      	ldr	r3, [pc, #500]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a72:	4a7c      	ldr	r2, [pc, #496]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a7a:	4b7a      	ldr	r3, [pc, #488]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a82:	60bb      	str	r3, [r7, #8]
 8001a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a86:	2301      	movs	r3, #1
 8001a88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a8a:	4b77      	ldr	r3, [pc, #476]	@ (8001c68 <HAL_RCC_OscConfig+0x474>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d118      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a96:	4b74      	ldr	r3, [pc, #464]	@ (8001c68 <HAL_RCC_OscConfig+0x474>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a73      	ldr	r2, [pc, #460]	@ (8001c68 <HAL_RCC_OscConfig+0x474>)
 8001a9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aa2:	f7ff fa83 	bl	8000fac <HAL_GetTick>
 8001aa6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa8:	e008      	b.n	8001abc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aaa:	f7ff fa7f 	bl	8000fac <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d901      	bls.n	8001abc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e10c      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001abc:	4b6a      	ldr	r3, [pc, #424]	@ (8001c68 <HAL_RCC_OscConfig+0x474>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d0f0      	beq.n	8001aaa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d106      	bne.n	8001ade <HAL_RCC_OscConfig+0x2ea>
 8001ad0:	4b64      	ldr	r3, [pc, #400]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ad4:	4a63      	ldr	r2, [pc, #396]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001ad6:	f043 0301 	orr.w	r3, r3, #1
 8001ada:	6713      	str	r3, [r2, #112]	@ 0x70
 8001adc:	e01c      	b.n	8001b18 <HAL_RCC_OscConfig+0x324>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	2b05      	cmp	r3, #5
 8001ae4:	d10c      	bne.n	8001b00 <HAL_RCC_OscConfig+0x30c>
 8001ae6:	4b5f      	ldr	r3, [pc, #380]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aea:	4a5e      	ldr	r2, [pc, #376]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001aec:	f043 0304 	orr.w	r3, r3, #4
 8001af0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001af2:	4b5c      	ldr	r3, [pc, #368]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001af6:	4a5b      	ldr	r2, [pc, #364]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001afe:	e00b      	b.n	8001b18 <HAL_RCC_OscConfig+0x324>
 8001b00:	4b58      	ldr	r3, [pc, #352]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b04:	4a57      	ldr	r2, [pc, #348]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001b06:	f023 0301 	bic.w	r3, r3, #1
 8001b0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b0c:	4b55      	ldr	r3, [pc, #340]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001b0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b10:	4a54      	ldr	r2, [pc, #336]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001b12:	f023 0304 	bic.w	r3, r3, #4
 8001b16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d015      	beq.n	8001b4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b20:	f7ff fa44 	bl	8000fac <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b26:	e00a      	b.n	8001b3e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b28:	f7ff fa40 	bl	8000fac <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e0cb      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b3e:	4b49      	ldr	r3, [pc, #292]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d0ee      	beq.n	8001b28 <HAL_RCC_OscConfig+0x334>
 8001b4a:	e014      	b.n	8001b76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b4c:	f7ff fa2e 	bl	8000fac <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b52:	e00a      	b.n	8001b6a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b54:	f7ff fa2a 	bl	8000fac <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e0b5      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b6a:	4b3e      	ldr	r3, [pc, #248]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1ee      	bne.n	8001b54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b76:	7dfb      	ldrb	r3, [r7, #23]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d105      	bne.n	8001b88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b7c:	4b39      	ldr	r3, [pc, #228]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b80:	4a38      	ldr	r2, [pc, #224]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001b82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	f000 80a1 	beq.w	8001cd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b92:	4b34      	ldr	r3, [pc, #208]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 030c 	and.w	r3, r3, #12
 8001b9a:	2b08      	cmp	r3, #8
 8001b9c:	d05c      	beq.n	8001c58 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	699b      	ldr	r3, [r3, #24]
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d141      	bne.n	8001c2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ba6:	4b31      	ldr	r3, [pc, #196]	@ (8001c6c <HAL_RCC_OscConfig+0x478>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bac:	f7ff f9fe 	bl	8000fac <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bb4:	f7ff f9fa 	bl	8000fac <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e087      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bc6:	4b27      	ldr	r3, [pc, #156]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1f0      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	69da      	ldr	r2, [r3, #28]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be0:	019b      	lsls	r3, r3, #6
 8001be2:	431a      	orrs	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be8:	085b      	lsrs	r3, r3, #1
 8001bea:	3b01      	subs	r3, #1
 8001bec:	041b      	lsls	r3, r3, #16
 8001bee:	431a      	orrs	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf4:	061b      	lsls	r3, r3, #24
 8001bf6:	491b      	ldr	r1, [pc, #108]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c6c <HAL_RCC_OscConfig+0x478>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c02:	f7ff f9d3 	bl	8000fac <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c0a:	f7ff f9cf 	bl	8000fac <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e05c      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c1c:	4b11      	ldr	r3, [pc, #68]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d0f0      	beq.n	8001c0a <HAL_RCC_OscConfig+0x416>
 8001c28:	e054      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c2a:	4b10      	ldr	r3, [pc, #64]	@ (8001c6c <HAL_RCC_OscConfig+0x478>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c30:	f7ff f9bc 	bl	8000fac <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c38:	f7ff f9b8 	bl	8000fac <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e045      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c4a:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_RCC_OscConfig+0x470>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1f0      	bne.n	8001c38 <HAL_RCC_OscConfig+0x444>
 8001c56:	e03d      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d107      	bne.n	8001c70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e038      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40007000 	.word	0x40007000
 8001c6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c70:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce0 <HAL_RCC_OscConfig+0x4ec>)
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d028      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d121      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d11a      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ca6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d111      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb6:	085b      	lsrs	r3, r3, #1
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d107      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d001      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e000      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3718      	adds	r7, #24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40023800 	.word	0x40023800

08001ce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e0cc      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cf8:	4b68      	ldr	r3, [pc, #416]	@ (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d90c      	bls.n	8001d20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d06:	4b65      	ldr	r3, [pc, #404]	@ (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d0e:	4b63      	ldr	r3, [pc, #396]	@ (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	683a      	ldr	r2, [r7, #0]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d001      	beq.n	8001d20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e0b8      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d020      	beq.n	8001d6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0304 	and.w	r3, r3, #4
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d005      	beq.n	8001d44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d38:	4b59      	ldr	r3, [pc, #356]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	4a58      	ldr	r2, [pc, #352]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d3e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001d42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0308 	and.w	r3, r3, #8
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d005      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d50:	4b53      	ldr	r3, [pc, #332]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	4a52      	ldr	r2, [pc, #328]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d56:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001d5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d5c:	4b50      	ldr	r3, [pc, #320]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	494d      	ldr	r1, [pc, #308]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d044      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d107      	bne.n	8001d92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d82:	4b47      	ldr	r3, [pc, #284]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d119      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e07f      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d003      	beq.n	8001da2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	d107      	bne.n	8001db2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001da2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d109      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e06f      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d101      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e067      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dc2:	4b37      	ldr	r3, [pc, #220]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f023 0203 	bic.w	r2, r3, #3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	4934      	ldr	r1, [pc, #208]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dd4:	f7ff f8ea 	bl	8000fac <HAL_GetTick>
 8001dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dda:	e00a      	b.n	8001df2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ddc:	f7ff f8e6 	bl	8000fac <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e04f      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df2:	4b2b      	ldr	r3, [pc, #172]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f003 020c 	and.w	r2, r3, #12
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d1eb      	bne.n	8001ddc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e04:	4b25      	ldr	r3, [pc, #148]	@ (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0307 	and.w	r3, r3, #7
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d20c      	bcs.n	8001e2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e12:	4b22      	ldr	r3, [pc, #136]	@ (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1a:	4b20      	ldr	r3, [pc, #128]	@ (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e032      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0304 	and.w	r3, r3, #4
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d008      	beq.n	8001e4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e38:	4b19      	ldr	r3, [pc, #100]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	4916      	ldr	r1, [pc, #88]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0308 	and.w	r3, r3, #8
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d009      	beq.n	8001e6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e56:	4b12      	ldr	r3, [pc, #72]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	490e      	ldr	r1, [pc, #56]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e66:	4313      	orrs	r3, r2
 8001e68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e6a:	f000 f821 	bl	8001eb0 <HAL_RCC_GetSysClockFreq>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	091b      	lsrs	r3, r3, #4
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	490a      	ldr	r1, [pc, #40]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e7c:	5ccb      	ldrb	r3, [r1, r3]
 8001e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e82:	4a09      	ldr	r2, [pc, #36]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001e86:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <HAL_RCC_ClockConfig+0x1c8>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff f84a 	bl	8000f24 <HAL_InitTick>

  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023c00 	.word	0x40023c00
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	08003b24 	.word	0x08003b24
 8001ea8:	20000000 	.word	0x20000000
 8001eac:	20000004 	.word	0x20000004

08001eb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001eb4:	b090      	sub	sp, #64	@ 0x40
 8001eb6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ec8:	4b59      	ldr	r3, [pc, #356]	@ (8002030 <HAL_RCC_GetSysClockFreq+0x180>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f003 030c 	and.w	r3, r3, #12
 8001ed0:	2b08      	cmp	r3, #8
 8001ed2:	d00d      	beq.n	8001ef0 <HAL_RCC_GetSysClockFreq+0x40>
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	f200 80a1 	bhi.w	800201c <HAL_RCC_GetSysClockFreq+0x16c>
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d002      	beq.n	8001ee4 <HAL_RCC_GetSysClockFreq+0x34>
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	d003      	beq.n	8001eea <HAL_RCC_GetSysClockFreq+0x3a>
 8001ee2:	e09b      	b.n	800201c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ee4:	4b53      	ldr	r3, [pc, #332]	@ (8002034 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8001ee8:	e09b      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001eea:	4b53      	ldr	r3, [pc, #332]	@ (8002038 <HAL_RCC_GetSysClockFreq+0x188>)
 8001eec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001eee:	e098      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ef0:	4b4f      	ldr	r3, [pc, #316]	@ (8002030 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ef8:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001efa:	4b4d      	ldr	r3, [pc, #308]	@ (8002030 <HAL_RCC_GetSysClockFreq+0x180>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d028      	beq.n	8001f58 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f06:	4b4a      	ldr	r3, [pc, #296]	@ (8002030 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	099b      	lsrs	r3, r3, #6
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	623b      	str	r3, [r7, #32]
 8001f10:	627a      	str	r2, [r7, #36]	@ 0x24
 8001f12:	6a3b      	ldr	r3, [r7, #32]
 8001f14:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001f18:	2100      	movs	r1, #0
 8001f1a:	4b47      	ldr	r3, [pc, #284]	@ (8002038 <HAL_RCC_GetSysClockFreq+0x188>)
 8001f1c:	fb03 f201 	mul.w	r2, r3, r1
 8001f20:	2300      	movs	r3, #0
 8001f22:	fb00 f303 	mul.w	r3, r0, r3
 8001f26:	4413      	add	r3, r2
 8001f28:	4a43      	ldr	r2, [pc, #268]	@ (8002038 <HAL_RCC_GetSysClockFreq+0x188>)
 8001f2a:	fba0 1202 	umull	r1, r2, r0, r2
 8001f2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f30:	460a      	mov	r2, r1
 8001f32:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001f34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f36:	4413      	add	r3, r2
 8001f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	61bb      	str	r3, [r7, #24]
 8001f40:	61fa      	str	r2, [r7, #28]
 8001f42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f46:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001f4a:	f7fe f999 	bl	8000280 <__aeabi_uldivmod>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	4613      	mov	r3, r2
 8001f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f56:	e053      	b.n	8002000 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f58:	4b35      	ldr	r3, [pc, #212]	@ (8002030 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	099b      	lsrs	r3, r3, #6
 8001f5e:	2200      	movs	r2, #0
 8001f60:	613b      	str	r3, [r7, #16]
 8001f62:	617a      	str	r2, [r7, #20]
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001f6a:	f04f 0b00 	mov.w	fp, #0
 8001f6e:	4652      	mov	r2, sl
 8001f70:	465b      	mov	r3, fp
 8001f72:	f04f 0000 	mov.w	r0, #0
 8001f76:	f04f 0100 	mov.w	r1, #0
 8001f7a:	0159      	lsls	r1, r3, #5
 8001f7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f80:	0150      	lsls	r0, r2, #5
 8001f82:	4602      	mov	r2, r0
 8001f84:	460b      	mov	r3, r1
 8001f86:	ebb2 080a 	subs.w	r8, r2, sl
 8001f8a:	eb63 090b 	sbc.w	r9, r3, fp
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	f04f 0300 	mov.w	r3, #0
 8001f96:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001f9a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001f9e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001fa2:	ebb2 0408 	subs.w	r4, r2, r8
 8001fa6:	eb63 0509 	sbc.w	r5, r3, r9
 8001faa:	f04f 0200 	mov.w	r2, #0
 8001fae:	f04f 0300 	mov.w	r3, #0
 8001fb2:	00eb      	lsls	r3, r5, #3
 8001fb4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fb8:	00e2      	lsls	r2, r4, #3
 8001fba:	4614      	mov	r4, r2
 8001fbc:	461d      	mov	r5, r3
 8001fbe:	eb14 030a 	adds.w	r3, r4, sl
 8001fc2:	603b      	str	r3, [r7, #0]
 8001fc4:	eb45 030b 	adc.w	r3, r5, fp
 8001fc8:	607b      	str	r3, [r7, #4]
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	f04f 0300 	mov.w	r3, #0
 8001fd2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fd6:	4629      	mov	r1, r5
 8001fd8:	028b      	lsls	r3, r1, #10
 8001fda:	4621      	mov	r1, r4
 8001fdc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fe0:	4621      	mov	r1, r4
 8001fe2:	028a      	lsls	r2, r1, #10
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fea:	2200      	movs	r2, #0
 8001fec:	60bb      	str	r3, [r7, #8]
 8001fee:	60fa      	str	r2, [r7, #12]
 8001ff0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ff4:	f7fe f944 	bl	8000280 <__aeabi_uldivmod>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002000:	4b0b      	ldr	r3, [pc, #44]	@ (8002030 <HAL_RCC_GetSysClockFreq+0x180>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	0c1b      	lsrs	r3, r3, #16
 8002006:	f003 0303 	and.w	r3, r3, #3
 800200a:	3301      	adds	r3, #1
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8002010:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002014:	fbb2 f3f3 	udiv	r3, r2, r3
 8002018:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800201a:	e002      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800201c:	4b05      	ldr	r3, [pc, #20]	@ (8002034 <HAL_RCC_GetSysClockFreq+0x184>)
 800201e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002020:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002024:	4618      	mov	r0, r3
 8002026:	3740      	adds	r7, #64	@ 0x40
 8002028:	46bd      	mov	sp, r7
 800202a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800202e:	bf00      	nop
 8002030:	40023800 	.word	0x40023800
 8002034:	00f42400 	.word	0x00f42400
 8002038:	017d7840 	.word	0x017d7840

0800203c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002040:	4b03      	ldr	r3, [pc, #12]	@ (8002050 <HAL_RCC_GetHCLKFreq+0x14>)
 8002042:	681b      	ldr	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	20000000 	.word	0x20000000

08002054 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002058:	f7ff fff0 	bl	800203c <HAL_RCC_GetHCLKFreq>
 800205c:	4602      	mov	r2, r0
 800205e:	4b05      	ldr	r3, [pc, #20]	@ (8002074 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	0a9b      	lsrs	r3, r3, #10
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	4903      	ldr	r1, [pc, #12]	@ (8002078 <HAL_RCC_GetPCLK1Freq+0x24>)
 800206a:	5ccb      	ldrb	r3, [r1, r3]
 800206c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002070:	4618      	mov	r0, r3
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40023800 	.word	0x40023800
 8002078:	08003b34 	.word	0x08003b34

0800207c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002080:	f7ff ffdc 	bl	800203c <HAL_RCC_GetHCLKFreq>
 8002084:	4602      	mov	r2, r0
 8002086:	4b05      	ldr	r3, [pc, #20]	@ (800209c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	0b5b      	lsrs	r3, r3, #13
 800208c:	f003 0307 	and.w	r3, r3, #7
 8002090:	4903      	ldr	r1, [pc, #12]	@ (80020a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002092:	5ccb      	ldrb	r3, [r1, r3]
 8002094:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002098:	4618      	mov	r0, r3
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40023800 	.word	0x40023800
 80020a0:	08003b34 	.word	0x08003b34

080020a4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e041      	b.n	800213a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d106      	bne.n	80020d0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f7fe fdc4 	bl	8000c58 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2202      	movs	r2, #2
 80020d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	3304      	adds	r3, #4
 80020e0:	4619      	mov	r1, r3
 80020e2:	4610      	mov	r0, r2
 80020e4:	f000 fa26 	bl	8002534 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b084      	sub	sp, #16
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	691b      	ldr	r3, [r3, #16]
 8002158:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d020      	beq.n	80021a6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d01b      	beq.n	80021a6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f06f 0202 	mvn.w	r2, #2
 8002176:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7fe fbd5 	bl	800093c <HAL_TIM_IC_CaptureCallback>
 8002192:	e005      	b.n	80021a0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f000 f9af 	bl	80024f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 f9b6 	bl	800250c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d020      	beq.n	80021f2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f003 0304 	and.w	r3, r3, #4
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d01b      	beq.n	80021f2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f06f 0204 	mvn.w	r2, #4
 80021c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2202      	movs	r2, #2
 80021c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d003      	beq.n	80021e0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7fe fbaf 	bl	800093c <HAL_TIM_IC_CaptureCallback>
 80021de:	e005      	b.n	80021ec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f000 f989 	bl	80024f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f990 	bl	800250c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	f003 0308 	and.w	r3, r3, #8
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d020      	beq.n	800223e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f003 0308 	and.w	r3, r3, #8
 8002202:	2b00      	cmp	r3, #0
 8002204:	d01b      	beq.n	800223e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f06f 0208 	mvn.w	r2, #8
 800220e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2204      	movs	r2, #4
 8002214:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	69db      	ldr	r3, [r3, #28]
 800221c:	f003 0303 	and.w	r3, r3, #3
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7fe fb89 	bl	800093c <HAL_TIM_IC_CaptureCallback>
 800222a:	e005      	b.n	8002238 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f000 f963 	bl	80024f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 f96a 	bl	800250c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	f003 0310 	and.w	r3, r3, #16
 8002244:	2b00      	cmp	r3, #0
 8002246:	d020      	beq.n	800228a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f003 0310 	and.w	r3, r3, #16
 800224e:	2b00      	cmp	r3, #0
 8002250:	d01b      	beq.n	800228a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f06f 0210 	mvn.w	r2, #16
 800225a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2208      	movs	r2, #8
 8002260:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	69db      	ldr	r3, [r3, #28]
 8002268:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800226c:	2b00      	cmp	r3, #0
 800226e:	d003      	beq.n	8002278 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f7fe fb63 	bl	800093c <HAL_TIM_IC_CaptureCallback>
 8002276:	e005      	b.n	8002284 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f000 f93d 	bl	80024f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f944 	bl	800250c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00c      	beq.n	80022ae <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b00      	cmp	r3, #0
 800229c:	d007      	beq.n	80022ae <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f06f 0201 	mvn.w	r2, #1
 80022a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f000 f91b 	bl	80024e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00c      	beq.n	80022d2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d007      	beq.n	80022d2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80022ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f000 fb53 	bl	8002978 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d00c      	beq.n	80022f6 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d007      	beq.n	80022f6 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80022ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f000 f915 	bl	8002520 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	f003 0320 	and.w	r3, r3, #32
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d00c      	beq.n	800231a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f003 0320 	and.w	r3, r3, #32
 8002306:	2b00      	cmp	r3, #0
 8002308:	d007      	beq.n	800231a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f06f 0220 	mvn.w	r2, #32
 8002312:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 fb25 	bl	8002964 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800231a:	bf00      	nop
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b086      	sub	sp, #24
 8002326:	af00      	add	r7, sp, #0
 8002328:	60f8      	str	r0, [r7, #12]
 800232a:	60b9      	str	r1, [r7, #8]
 800232c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800232e:	2300      	movs	r3, #0
 8002330:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002338:	2b01      	cmp	r3, #1
 800233a:	d101      	bne.n	8002340 <HAL_TIM_IC_ConfigChannel+0x1e>
 800233c:	2302      	movs	r3, #2
 800233e:	e088      	b.n	8002452 <HAL_TIM_IC_ConfigChannel+0x130>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d11b      	bne.n	8002386 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800235e:	f000 f975 	bl	800264c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	699a      	ldr	r2, [r3, #24]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 020c 	bic.w	r2, r2, #12
 8002370:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6999      	ldr	r1, [r3, #24]
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	430a      	orrs	r2, r1
 8002382:	619a      	str	r2, [r3, #24]
 8002384:	e060      	b.n	8002448 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2b04      	cmp	r3, #4
 800238a:	d11c      	bne.n	80023c6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800239c:	f000 f9be 	bl	800271c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	699a      	ldr	r2, [r3, #24]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80023ae:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6999      	ldr	r1, [r3, #24]
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	021a      	lsls	r2, r3, #8
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	430a      	orrs	r2, r1
 80023c2:	619a      	str	r2, [r3, #24]
 80023c4:	e040      	b.n	8002448 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2b08      	cmp	r3, #8
 80023ca:	d11b      	bne.n	8002404 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80023dc:	f000 f9db 	bl	8002796 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	69da      	ldr	r2, [r3, #28]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f022 020c 	bic.w	r2, r2, #12
 80023ee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	69d9      	ldr	r1, [r3, #28]
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	430a      	orrs	r2, r1
 8002400:	61da      	str	r2, [r3, #28]
 8002402:	e021      	b.n	8002448 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2b0c      	cmp	r3, #12
 8002408:	d11c      	bne.n	8002444 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800241a:	f000 f9f8 	bl	800280e <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	69da      	ldr	r2, [r3, #28]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800242c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	69d9      	ldr	r1, [r3, #28]
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	021a      	lsls	r2, r3, #8
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	61da      	str	r2, [r3, #28]
 8002442:	e001      	b.n	8002448 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002450:	7dfb      	ldrb	r3, [r7, #23]
}
 8002452:	4618      	mov	r0, r3
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002466:	2300      	movs	r3, #0
 8002468:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	2b0c      	cmp	r3, #12
 800246e:	d831      	bhi.n	80024d4 <HAL_TIM_ReadCapturedValue+0x78>
 8002470:	a201      	add	r2, pc, #4	@ (adr r2, 8002478 <HAL_TIM_ReadCapturedValue+0x1c>)
 8002472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002476:	bf00      	nop
 8002478:	080024ad 	.word	0x080024ad
 800247c:	080024d5 	.word	0x080024d5
 8002480:	080024d5 	.word	0x080024d5
 8002484:	080024d5 	.word	0x080024d5
 8002488:	080024b7 	.word	0x080024b7
 800248c:	080024d5 	.word	0x080024d5
 8002490:	080024d5 	.word	0x080024d5
 8002494:	080024d5 	.word	0x080024d5
 8002498:	080024c1 	.word	0x080024c1
 800249c:	080024d5 	.word	0x080024d5
 80024a0:	080024d5 	.word	0x080024d5
 80024a4:	080024d5 	.word	0x080024d5
 80024a8:	080024cb 	.word	0x080024cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024b2:	60fb      	str	r3, [r7, #12]

      break;
 80024b4:	e00f      	b.n	80024d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024bc:	60fb      	str	r3, [r7, #12]

      break;
 80024be:	e00a      	b.n	80024d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024c6:	60fb      	str	r3, [r7, #12]

      break;
 80024c8:	e005      	b.n	80024d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d0:	60fb      	str	r3, [r7, #12]

      break;
 80024d2:	e000      	b.n	80024d6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80024d4:	bf00      	nop
  }

  return tmpreg;
 80024d6:	68fb      	ldr	r3, [r7, #12]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a3a      	ldr	r2, [pc, #232]	@ (8002630 <TIM_Base_SetConfig+0xfc>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d00f      	beq.n	800256c <TIM_Base_SetConfig+0x38>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002552:	d00b      	beq.n	800256c <TIM_Base_SetConfig+0x38>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a37      	ldr	r2, [pc, #220]	@ (8002634 <TIM_Base_SetConfig+0x100>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d007      	beq.n	800256c <TIM_Base_SetConfig+0x38>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a36      	ldr	r2, [pc, #216]	@ (8002638 <TIM_Base_SetConfig+0x104>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d003      	beq.n	800256c <TIM_Base_SetConfig+0x38>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a35      	ldr	r2, [pc, #212]	@ (800263c <TIM_Base_SetConfig+0x108>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d108      	bne.n	800257e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002572:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	68fa      	ldr	r2, [r7, #12]
 800257a:	4313      	orrs	r3, r2
 800257c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a2b      	ldr	r2, [pc, #172]	@ (8002630 <TIM_Base_SetConfig+0xfc>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d01b      	beq.n	80025be <TIM_Base_SetConfig+0x8a>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800258c:	d017      	beq.n	80025be <TIM_Base_SetConfig+0x8a>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a28      	ldr	r2, [pc, #160]	@ (8002634 <TIM_Base_SetConfig+0x100>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d013      	beq.n	80025be <TIM_Base_SetConfig+0x8a>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a27      	ldr	r2, [pc, #156]	@ (8002638 <TIM_Base_SetConfig+0x104>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d00f      	beq.n	80025be <TIM_Base_SetConfig+0x8a>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a26      	ldr	r2, [pc, #152]	@ (800263c <TIM_Base_SetConfig+0x108>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d00b      	beq.n	80025be <TIM_Base_SetConfig+0x8a>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a25      	ldr	r2, [pc, #148]	@ (8002640 <TIM_Base_SetConfig+0x10c>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d007      	beq.n	80025be <TIM_Base_SetConfig+0x8a>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a24      	ldr	r2, [pc, #144]	@ (8002644 <TIM_Base_SetConfig+0x110>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d003      	beq.n	80025be <TIM_Base_SetConfig+0x8a>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a23      	ldr	r2, [pc, #140]	@ (8002648 <TIM_Base_SetConfig+0x114>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d108      	bne.n	80025d0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	695b      	ldr	r3, [r3, #20]
 80025da:	4313      	orrs	r3, r2
 80025dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a0e      	ldr	r2, [pc, #56]	@ (8002630 <TIM_Base_SetConfig+0xfc>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d103      	bne.n	8002604 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	691a      	ldr	r2, [r3, #16]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b01      	cmp	r3, #1
 8002614:	d105      	bne.n	8002622 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	f023 0201 	bic.w	r2, r3, #1
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	611a      	str	r2, [r3, #16]
  }
}
 8002622:	bf00      	nop
 8002624:	3714      	adds	r7, #20
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	40010000 	.word	0x40010000
 8002634:	40000400 	.word	0x40000400
 8002638:	40000800 	.word	0x40000800
 800263c:	40000c00 	.word	0x40000c00
 8002640:	40014000 	.word	0x40014000
 8002644:	40014400 	.word	0x40014400
 8002648:	40014800 	.word	0x40014800

0800264c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800264c:	b480      	push	{r7}
 800264e:	b087      	sub	sp, #28
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
 8002658:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	f023 0201 	bic.w	r2, r3, #1
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	4a24      	ldr	r2, [pc, #144]	@ (8002708 <TIM_TI1_SetConfig+0xbc>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d013      	beq.n	80026a2 <TIM_TI1_SetConfig+0x56>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002680:	d00f      	beq.n	80026a2 <TIM_TI1_SetConfig+0x56>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	4a21      	ldr	r2, [pc, #132]	@ (800270c <TIM_TI1_SetConfig+0xc0>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d00b      	beq.n	80026a2 <TIM_TI1_SetConfig+0x56>
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	4a20      	ldr	r2, [pc, #128]	@ (8002710 <TIM_TI1_SetConfig+0xc4>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d007      	beq.n	80026a2 <TIM_TI1_SetConfig+0x56>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	4a1f      	ldr	r2, [pc, #124]	@ (8002714 <TIM_TI1_SetConfig+0xc8>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d003      	beq.n	80026a2 <TIM_TI1_SetConfig+0x56>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	4a1e      	ldr	r2, [pc, #120]	@ (8002718 <TIM_TI1_SetConfig+0xcc>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d101      	bne.n	80026a6 <TIM_TI1_SetConfig+0x5a>
 80026a2:	2301      	movs	r3, #1
 80026a4:	e000      	b.n	80026a8 <TIM_TI1_SetConfig+0x5c>
 80026a6:	2300      	movs	r3, #0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d008      	beq.n	80026be <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	f023 0303 	bic.w	r3, r3, #3
 80026b2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80026b4:	697a      	ldr	r2, [r7, #20]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	617b      	str	r3, [r7, #20]
 80026bc:	e003      	b.n	80026c6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	f043 0301 	orr.w	r3, r3, #1
 80026c4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80026cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	011b      	lsls	r3, r3, #4
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	697a      	ldr	r2, [r7, #20]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	f023 030a 	bic.w	r3, r3, #10
 80026e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	f003 030a 	and.w	r3, r3, #10
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	697a      	ldr	r2, [r7, #20]
 80026f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	693a      	ldr	r2, [r7, #16]
 80026f8:	621a      	str	r2, [r3, #32]
}
 80026fa:	bf00      	nop
 80026fc:	371c      	adds	r7, #28
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	40010000 	.word	0x40010000
 800270c:	40000400 	.word	0x40000400
 8002710:	40000800 	.word	0x40000800
 8002714:	40000c00 	.word	0x40000c00
 8002718:	40014000 	.word	0x40014000

0800271c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800271c:	b480      	push	{r7}
 800271e:	b087      	sub	sp, #28
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
 8002728:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6a1b      	ldr	r3, [r3, #32]
 8002734:	f023 0210 	bic.w	r2, r3, #16
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	699b      	ldr	r3, [r3, #24]
 8002740:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002748:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	021b      	lsls	r3, r3, #8
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	4313      	orrs	r3, r2
 8002752:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800275a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	031b      	lsls	r3, r3, #12
 8002760:	b29b      	uxth	r3, r3
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	4313      	orrs	r3, r2
 8002766:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800276e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	011b      	lsls	r3, r3, #4
 8002774:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	4313      	orrs	r3, r2
 800277c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	697a      	ldr	r2, [r7, #20]
 8002788:	621a      	str	r2, [r3, #32]
}
 800278a:	bf00      	nop
 800278c:	371c      	adds	r7, #28
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002796:	b480      	push	{r7}
 8002798:	b087      	sub	sp, #28
 800279a:	af00      	add	r7, sp, #0
 800279c:	60f8      	str	r0, [r7, #12]
 800279e:	60b9      	str	r1, [r7, #8]
 80027a0:	607a      	str	r2, [r7, #4]
 80027a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6a1b      	ldr	r3, [r3, #32]
 80027a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6a1b      	ldr	r3, [r3, #32]
 80027ae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	69db      	ldr	r3, [r3, #28]
 80027ba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	f023 0303 	bic.w	r3, r3, #3
 80027c2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80027d2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	4313      	orrs	r3, r2
 80027de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80027e6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	021b      	lsls	r3, r3, #8
 80027ec:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80027f0:	697a      	ldr	r2, [r7, #20]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	621a      	str	r2, [r3, #32]
}
 8002802:	bf00      	nop
 8002804:	371c      	adds	r7, #28
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800280e:	b480      	push	{r7}
 8002810:	b087      	sub	sp, #28
 8002812:	af00      	add	r7, sp, #0
 8002814:	60f8      	str	r0, [r7, #12]
 8002816:	60b9      	str	r1, [r7, #8]
 8002818:	607a      	str	r2, [r7, #4]
 800281a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6a1b      	ldr	r3, [r3, #32]
 8002820:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800283a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	021b      	lsls	r3, r3, #8
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	4313      	orrs	r3, r2
 8002844:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800284c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	031b      	lsls	r3, r3, #12
 8002852:	b29b      	uxth	r3, r3
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	4313      	orrs	r3, r2
 8002858:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002860:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	031b      	lsls	r3, r3, #12
 8002866:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800286a:	697a      	ldr	r2, [r7, #20]
 800286c:	4313      	orrs	r3, r2
 800286e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	697a      	ldr	r2, [r7, #20]
 800287a:	621a      	str	r2, [r3, #32]
}
 800287c:	bf00      	nop
 800287e:	371c      	adds	r7, #28
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002898:	2b01      	cmp	r3, #1
 800289a:	d101      	bne.n	80028a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800289c:	2302      	movs	r3, #2
 800289e:	e050      	b.n	8002942 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	68fa      	ldr	r2, [r7, #12]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a1c      	ldr	r2, [pc, #112]	@ (8002950 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d018      	beq.n	8002916 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028ec:	d013      	beq.n	8002916 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a18      	ldr	r2, [pc, #96]	@ (8002954 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d00e      	beq.n	8002916 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a16      	ldr	r2, [pc, #88]	@ (8002958 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d009      	beq.n	8002916 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a15      	ldr	r2, [pc, #84]	@ (800295c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d004      	beq.n	8002916 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a13      	ldr	r2, [pc, #76]	@ (8002960 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d10c      	bne.n	8002930 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800291c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	68ba      	ldr	r2, [r7, #8]
 8002924:	4313      	orrs	r3, r2
 8002926:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68ba      	ldr	r2, [r7, #8]
 800292e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3714      	adds	r7, #20
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	40010000 	.word	0x40010000
 8002954:	40000400 	.word	0x40000400
 8002958:	40000800 	.word	0x40000800
 800295c:	40000c00 	.word	0x40000c00
 8002960:	40014000 	.word	0x40014000

08002964 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e042      	b.n	8002a24 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d106      	bne.n	80029b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7fe f9a0 	bl	8000cf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2224      	movs	r2, #36	@ 0x24
 80029bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68da      	ldr	r2, [r3, #12]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80029ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f000 f973 	bl	8002cbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	691a      	ldr	r2, [r3, #16]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80029e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	695a      	ldr	r2, [r3, #20]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80029f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68da      	ldr	r2, [r3, #12]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2220      	movs	r2, #32
 8002a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2220      	movs	r2, #32
 8002a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b08a      	sub	sp, #40	@ 0x28
 8002a30:	af02      	add	r7, sp, #8
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	603b      	str	r3, [r7, #0]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2b20      	cmp	r3, #32
 8002a4a:	d175      	bne.n	8002b38 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d002      	beq.n	8002a58 <HAL_UART_Transmit+0x2c>
 8002a52:	88fb      	ldrh	r3, [r7, #6]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e06e      	b.n	8002b3a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2221      	movs	r2, #33	@ 0x21
 8002a66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a6a:	f7fe fa9f 	bl	8000fac <HAL_GetTick>
 8002a6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	88fa      	ldrh	r2, [r7, #6]
 8002a74:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	88fa      	ldrh	r2, [r7, #6]
 8002a7a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a84:	d108      	bne.n	8002a98 <HAL_UART_Transmit+0x6c>
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	691b      	ldr	r3, [r3, #16]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d104      	bne.n	8002a98 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	61bb      	str	r3, [r7, #24]
 8002a96:	e003      	b.n	8002aa0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002aa0:	e02e      	b.n	8002b00 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	9300      	str	r3, [sp, #0]
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2180      	movs	r1, #128	@ 0x80
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f000 f848 	bl	8002b42 <UART_WaitOnFlagUntilTimeout>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d005      	beq.n	8002ac4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2220      	movs	r2, #32
 8002abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e03a      	b.n	8002b3a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10b      	bne.n	8002ae2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	881b      	ldrh	r3, [r3, #0]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ad8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	3302      	adds	r3, #2
 8002ade:	61bb      	str	r3, [r7, #24]
 8002ae0:	e007      	b.n	8002af2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	781a      	ldrb	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	3301      	adds	r3, #1
 8002af0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	3b01      	subs	r3, #1
 8002afa:	b29a      	uxth	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1cb      	bne.n	8002aa2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	2200      	movs	r2, #0
 8002b12:	2140      	movs	r1, #64	@ 0x40
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f000 f814 	bl	8002b42 <UART_WaitOnFlagUntilTimeout>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d005      	beq.n	8002b2c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2220      	movs	r2, #32
 8002b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e006      	b.n	8002b3a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002b34:	2300      	movs	r3, #0
 8002b36:	e000      	b.n	8002b3a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002b38:	2302      	movs	r3, #2
  }
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3720      	adds	r7, #32
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}

08002b42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b42:	b580      	push	{r7, lr}
 8002b44:	b086      	sub	sp, #24
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	60f8      	str	r0, [r7, #12]
 8002b4a:	60b9      	str	r1, [r7, #8]
 8002b4c:	603b      	str	r3, [r7, #0]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b52:	e03b      	b.n	8002bcc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b54:	6a3b      	ldr	r3, [r7, #32]
 8002b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b5a:	d037      	beq.n	8002bcc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b5c:	f7fe fa26 	bl	8000fac <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	6a3a      	ldr	r2, [r7, #32]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d302      	bcc.n	8002b72 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b6c:	6a3b      	ldr	r3, [r7, #32]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e03a      	b.n	8002bec <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d023      	beq.n	8002bcc <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	2b80      	cmp	r3, #128	@ 0x80
 8002b88:	d020      	beq.n	8002bcc <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	2b40      	cmp	r3, #64	@ 0x40
 8002b8e:	d01d      	beq.n	8002bcc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	2b08      	cmp	r3, #8
 8002b9c:	d116      	bne.n	8002bcc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	617b      	str	r3, [r7, #20]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	617b      	str	r3, [r7, #20]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	617b      	str	r3, [r7, #20]
 8002bb2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002bb4:	68f8      	ldr	r0, [r7, #12]
 8002bb6:	f000 f81d 	bl	8002bf4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2208      	movs	r2, #8
 8002bbe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e00f      	b.n	8002bec <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	bf0c      	ite	eq
 8002bdc:	2301      	moveq	r3, #1
 8002bde:	2300      	movne	r3, #0
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	461a      	mov	r2, r3
 8002be4:	79fb      	ldrb	r3, [r7, #7]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d0b4      	beq.n	8002b54 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3718      	adds	r7, #24
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b095      	sub	sp, #84	@ 0x54
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	330c      	adds	r3, #12
 8002c02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c06:	e853 3f00 	ldrex	r3, [r3]
 8002c0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	330c      	adds	r3, #12
 8002c1a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c1c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002c22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002c24:	e841 2300 	strex	r3, r2, [r1]
 8002c28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d1e5      	bne.n	8002bfc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	3314      	adds	r3, #20
 8002c36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c38:	6a3b      	ldr	r3, [r7, #32]
 8002c3a:	e853 3f00 	ldrex	r3, [r3]
 8002c3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	f023 0301 	bic.w	r3, r3, #1
 8002c46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	3314      	adds	r3, #20
 8002c4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c58:	e841 2300 	strex	r3, r2, [r1]
 8002c5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1e5      	bne.n	8002c30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d119      	bne.n	8002ca0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	330c      	adds	r3, #12
 8002c72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	e853 3f00 	ldrex	r3, [r3]
 8002c7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	f023 0310 	bic.w	r3, r3, #16
 8002c82:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	330c      	adds	r3, #12
 8002c8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c8c:	61ba      	str	r2, [r7, #24]
 8002c8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c90:	6979      	ldr	r1, [r7, #20]
 8002c92:	69ba      	ldr	r2, [r7, #24]
 8002c94:	e841 2300 	strex	r3, r2, [r1]
 8002c98:	613b      	str	r3, [r7, #16]
   return(result);
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1e5      	bne.n	8002c6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002cae:	bf00      	nop
 8002cb0:	3754      	adds	r7, #84	@ 0x54
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
	...

08002cbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cc0:	b0c0      	sub	sp, #256	@ 0x100
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cd8:	68d9      	ldr	r1, [r3, #12]
 8002cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	ea40 0301 	orr.w	r3, r0, r1
 8002ce4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cea:	689a      	ldr	r2, [r3, #8]
 8002cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	431a      	orrs	r2, r3
 8002cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002d14:	f021 010c 	bic.w	r1, r1, #12
 8002d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002d22:	430b      	orrs	r3, r1
 8002d24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d36:	6999      	ldr	r1, [r3, #24]
 8002d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	ea40 0301 	orr.w	r3, r0, r1
 8002d42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	4b8f      	ldr	r3, [pc, #572]	@ (8002f88 <UART_SetConfig+0x2cc>)
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d005      	beq.n	8002d5c <UART_SetConfig+0xa0>
 8002d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	4b8d      	ldr	r3, [pc, #564]	@ (8002f8c <UART_SetConfig+0x2d0>)
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d104      	bne.n	8002d66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d5c:	f7ff f98e 	bl	800207c <HAL_RCC_GetPCLK2Freq>
 8002d60:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002d64:	e003      	b.n	8002d6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d66:	f7ff f975 	bl	8002054 <HAL_RCC_GetPCLK1Freq>
 8002d6a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d72:	69db      	ldr	r3, [r3, #28]
 8002d74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d78:	f040 810c 	bne.w	8002f94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d80:	2200      	movs	r2, #0
 8002d82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002d86:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002d8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002d8e:	4622      	mov	r2, r4
 8002d90:	462b      	mov	r3, r5
 8002d92:	1891      	adds	r1, r2, r2
 8002d94:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002d96:	415b      	adcs	r3, r3
 8002d98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d9e:	4621      	mov	r1, r4
 8002da0:	eb12 0801 	adds.w	r8, r2, r1
 8002da4:	4629      	mov	r1, r5
 8002da6:	eb43 0901 	adc.w	r9, r3, r1
 8002daa:	f04f 0200 	mov.w	r2, #0
 8002dae:	f04f 0300 	mov.w	r3, #0
 8002db2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002db6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dbe:	4690      	mov	r8, r2
 8002dc0:	4699      	mov	r9, r3
 8002dc2:	4623      	mov	r3, r4
 8002dc4:	eb18 0303 	adds.w	r3, r8, r3
 8002dc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002dcc:	462b      	mov	r3, r5
 8002dce:	eb49 0303 	adc.w	r3, r9, r3
 8002dd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002de2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002de6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002dea:	460b      	mov	r3, r1
 8002dec:	18db      	adds	r3, r3, r3
 8002dee:	653b      	str	r3, [r7, #80]	@ 0x50
 8002df0:	4613      	mov	r3, r2
 8002df2:	eb42 0303 	adc.w	r3, r2, r3
 8002df6:	657b      	str	r3, [r7, #84]	@ 0x54
 8002df8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002dfc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002e00:	f7fd fa3e 	bl	8000280 <__aeabi_uldivmod>
 8002e04:	4602      	mov	r2, r0
 8002e06:	460b      	mov	r3, r1
 8002e08:	4b61      	ldr	r3, [pc, #388]	@ (8002f90 <UART_SetConfig+0x2d4>)
 8002e0a:	fba3 2302 	umull	r2, r3, r3, r2
 8002e0e:	095b      	lsrs	r3, r3, #5
 8002e10:	011c      	lsls	r4, r3, #4
 8002e12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e16:	2200      	movs	r2, #0
 8002e18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e1c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002e20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002e24:	4642      	mov	r2, r8
 8002e26:	464b      	mov	r3, r9
 8002e28:	1891      	adds	r1, r2, r2
 8002e2a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002e2c:	415b      	adcs	r3, r3
 8002e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e34:	4641      	mov	r1, r8
 8002e36:	eb12 0a01 	adds.w	sl, r2, r1
 8002e3a:	4649      	mov	r1, r9
 8002e3c:	eb43 0b01 	adc.w	fp, r3, r1
 8002e40:	f04f 0200 	mov.w	r2, #0
 8002e44:	f04f 0300 	mov.w	r3, #0
 8002e48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e54:	4692      	mov	sl, r2
 8002e56:	469b      	mov	fp, r3
 8002e58:	4643      	mov	r3, r8
 8002e5a:	eb1a 0303 	adds.w	r3, sl, r3
 8002e5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e62:	464b      	mov	r3, r9
 8002e64:	eb4b 0303 	adc.w	r3, fp, r3
 8002e68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e78:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002e7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002e80:	460b      	mov	r3, r1
 8002e82:	18db      	adds	r3, r3, r3
 8002e84:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e86:	4613      	mov	r3, r2
 8002e88:	eb42 0303 	adc.w	r3, r2, r3
 8002e8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002e92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002e96:	f7fd f9f3 	bl	8000280 <__aeabi_uldivmod>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8002f90 <UART_SetConfig+0x2d4>)
 8002ea2:	fba3 2301 	umull	r2, r3, r3, r1
 8002ea6:	095b      	lsrs	r3, r3, #5
 8002ea8:	2264      	movs	r2, #100	@ 0x64
 8002eaa:	fb02 f303 	mul.w	r3, r2, r3
 8002eae:	1acb      	subs	r3, r1, r3
 8002eb0:	00db      	lsls	r3, r3, #3
 8002eb2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002eb6:	4b36      	ldr	r3, [pc, #216]	@ (8002f90 <UART_SetConfig+0x2d4>)
 8002eb8:	fba3 2302 	umull	r2, r3, r3, r2
 8002ebc:	095b      	lsrs	r3, r3, #5
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002ec4:	441c      	add	r4, r3
 8002ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ed0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002ed4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002ed8:	4642      	mov	r2, r8
 8002eda:	464b      	mov	r3, r9
 8002edc:	1891      	adds	r1, r2, r2
 8002ede:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ee0:	415b      	adcs	r3, r3
 8002ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ee4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002ee8:	4641      	mov	r1, r8
 8002eea:	1851      	adds	r1, r2, r1
 8002eec:	6339      	str	r1, [r7, #48]	@ 0x30
 8002eee:	4649      	mov	r1, r9
 8002ef0:	414b      	adcs	r3, r1
 8002ef2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ef4:	f04f 0200 	mov.w	r2, #0
 8002ef8:	f04f 0300 	mov.w	r3, #0
 8002efc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002f00:	4659      	mov	r1, fp
 8002f02:	00cb      	lsls	r3, r1, #3
 8002f04:	4651      	mov	r1, sl
 8002f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f0a:	4651      	mov	r1, sl
 8002f0c:	00ca      	lsls	r2, r1, #3
 8002f0e:	4610      	mov	r0, r2
 8002f10:	4619      	mov	r1, r3
 8002f12:	4603      	mov	r3, r0
 8002f14:	4642      	mov	r2, r8
 8002f16:	189b      	adds	r3, r3, r2
 8002f18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f1c:	464b      	mov	r3, r9
 8002f1e:	460a      	mov	r2, r1
 8002f20:	eb42 0303 	adc.w	r3, r2, r3
 8002f24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002f34:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002f38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	18db      	adds	r3, r3, r3
 8002f40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f42:	4613      	mov	r3, r2
 8002f44:	eb42 0303 	adc.w	r3, r2, r3
 8002f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002f52:	f7fd f995 	bl	8000280 <__aeabi_uldivmod>
 8002f56:	4602      	mov	r2, r0
 8002f58:	460b      	mov	r3, r1
 8002f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f90 <UART_SetConfig+0x2d4>)
 8002f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8002f60:	095b      	lsrs	r3, r3, #5
 8002f62:	2164      	movs	r1, #100	@ 0x64
 8002f64:	fb01 f303 	mul.w	r3, r1, r3
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	3332      	adds	r3, #50	@ 0x32
 8002f6e:	4a08      	ldr	r2, [pc, #32]	@ (8002f90 <UART_SetConfig+0x2d4>)
 8002f70:	fba2 2303 	umull	r2, r3, r2, r3
 8002f74:	095b      	lsrs	r3, r3, #5
 8002f76:	f003 0207 	and.w	r2, r3, #7
 8002f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4422      	add	r2, r4
 8002f82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f84:	e106      	b.n	8003194 <UART_SetConfig+0x4d8>
 8002f86:	bf00      	nop
 8002f88:	40011000 	.word	0x40011000
 8002f8c:	40011400 	.word	0x40011400
 8002f90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002f9e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002fa2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002fa6:	4642      	mov	r2, r8
 8002fa8:	464b      	mov	r3, r9
 8002faa:	1891      	adds	r1, r2, r2
 8002fac:	6239      	str	r1, [r7, #32]
 8002fae:	415b      	adcs	r3, r3
 8002fb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fb6:	4641      	mov	r1, r8
 8002fb8:	1854      	adds	r4, r2, r1
 8002fba:	4649      	mov	r1, r9
 8002fbc:	eb43 0501 	adc.w	r5, r3, r1
 8002fc0:	f04f 0200 	mov.w	r2, #0
 8002fc4:	f04f 0300 	mov.w	r3, #0
 8002fc8:	00eb      	lsls	r3, r5, #3
 8002fca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fce:	00e2      	lsls	r2, r4, #3
 8002fd0:	4614      	mov	r4, r2
 8002fd2:	461d      	mov	r5, r3
 8002fd4:	4643      	mov	r3, r8
 8002fd6:	18e3      	adds	r3, r4, r3
 8002fd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002fdc:	464b      	mov	r3, r9
 8002fde:	eb45 0303 	adc.w	r3, r5, r3
 8002fe2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002ff2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002ff6:	f04f 0200 	mov.w	r2, #0
 8002ffa:	f04f 0300 	mov.w	r3, #0
 8002ffe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003002:	4629      	mov	r1, r5
 8003004:	008b      	lsls	r3, r1, #2
 8003006:	4621      	mov	r1, r4
 8003008:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800300c:	4621      	mov	r1, r4
 800300e:	008a      	lsls	r2, r1, #2
 8003010:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003014:	f7fd f934 	bl	8000280 <__aeabi_uldivmod>
 8003018:	4602      	mov	r2, r0
 800301a:	460b      	mov	r3, r1
 800301c:	4b60      	ldr	r3, [pc, #384]	@ (80031a0 <UART_SetConfig+0x4e4>)
 800301e:	fba3 2302 	umull	r2, r3, r3, r2
 8003022:	095b      	lsrs	r3, r3, #5
 8003024:	011c      	lsls	r4, r3, #4
 8003026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800302a:	2200      	movs	r2, #0
 800302c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003030:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003034:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003038:	4642      	mov	r2, r8
 800303a:	464b      	mov	r3, r9
 800303c:	1891      	adds	r1, r2, r2
 800303e:	61b9      	str	r1, [r7, #24]
 8003040:	415b      	adcs	r3, r3
 8003042:	61fb      	str	r3, [r7, #28]
 8003044:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003048:	4641      	mov	r1, r8
 800304a:	1851      	adds	r1, r2, r1
 800304c:	6139      	str	r1, [r7, #16]
 800304e:	4649      	mov	r1, r9
 8003050:	414b      	adcs	r3, r1
 8003052:	617b      	str	r3, [r7, #20]
 8003054:	f04f 0200 	mov.w	r2, #0
 8003058:	f04f 0300 	mov.w	r3, #0
 800305c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003060:	4659      	mov	r1, fp
 8003062:	00cb      	lsls	r3, r1, #3
 8003064:	4651      	mov	r1, sl
 8003066:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800306a:	4651      	mov	r1, sl
 800306c:	00ca      	lsls	r2, r1, #3
 800306e:	4610      	mov	r0, r2
 8003070:	4619      	mov	r1, r3
 8003072:	4603      	mov	r3, r0
 8003074:	4642      	mov	r2, r8
 8003076:	189b      	adds	r3, r3, r2
 8003078:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800307c:	464b      	mov	r3, r9
 800307e:	460a      	mov	r2, r1
 8003080:	eb42 0303 	adc.w	r3, r2, r3
 8003084:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003092:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	f04f 0300 	mov.w	r3, #0
 800309c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80030a0:	4649      	mov	r1, r9
 80030a2:	008b      	lsls	r3, r1, #2
 80030a4:	4641      	mov	r1, r8
 80030a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030aa:	4641      	mov	r1, r8
 80030ac:	008a      	lsls	r2, r1, #2
 80030ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80030b2:	f7fd f8e5 	bl	8000280 <__aeabi_uldivmod>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	4611      	mov	r1, r2
 80030bc:	4b38      	ldr	r3, [pc, #224]	@ (80031a0 <UART_SetConfig+0x4e4>)
 80030be:	fba3 2301 	umull	r2, r3, r3, r1
 80030c2:	095b      	lsrs	r3, r3, #5
 80030c4:	2264      	movs	r2, #100	@ 0x64
 80030c6:	fb02 f303 	mul.w	r3, r2, r3
 80030ca:	1acb      	subs	r3, r1, r3
 80030cc:	011b      	lsls	r3, r3, #4
 80030ce:	3332      	adds	r3, #50	@ 0x32
 80030d0:	4a33      	ldr	r2, [pc, #204]	@ (80031a0 <UART_SetConfig+0x4e4>)
 80030d2:	fba2 2303 	umull	r2, r3, r2, r3
 80030d6:	095b      	lsrs	r3, r3, #5
 80030d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030dc:	441c      	add	r4, r3
 80030de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030e2:	2200      	movs	r2, #0
 80030e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80030e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80030e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80030ec:	4642      	mov	r2, r8
 80030ee:	464b      	mov	r3, r9
 80030f0:	1891      	adds	r1, r2, r2
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	415b      	adcs	r3, r3
 80030f6:	60fb      	str	r3, [r7, #12]
 80030f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030fc:	4641      	mov	r1, r8
 80030fe:	1851      	adds	r1, r2, r1
 8003100:	6039      	str	r1, [r7, #0]
 8003102:	4649      	mov	r1, r9
 8003104:	414b      	adcs	r3, r1
 8003106:	607b      	str	r3, [r7, #4]
 8003108:	f04f 0200 	mov.w	r2, #0
 800310c:	f04f 0300 	mov.w	r3, #0
 8003110:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003114:	4659      	mov	r1, fp
 8003116:	00cb      	lsls	r3, r1, #3
 8003118:	4651      	mov	r1, sl
 800311a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800311e:	4651      	mov	r1, sl
 8003120:	00ca      	lsls	r2, r1, #3
 8003122:	4610      	mov	r0, r2
 8003124:	4619      	mov	r1, r3
 8003126:	4603      	mov	r3, r0
 8003128:	4642      	mov	r2, r8
 800312a:	189b      	adds	r3, r3, r2
 800312c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800312e:	464b      	mov	r3, r9
 8003130:	460a      	mov	r2, r1
 8003132:	eb42 0303 	adc.w	r3, r2, r3
 8003136:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	663b      	str	r3, [r7, #96]	@ 0x60
 8003142:	667a      	str	r2, [r7, #100]	@ 0x64
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003150:	4649      	mov	r1, r9
 8003152:	008b      	lsls	r3, r1, #2
 8003154:	4641      	mov	r1, r8
 8003156:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800315a:	4641      	mov	r1, r8
 800315c:	008a      	lsls	r2, r1, #2
 800315e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003162:	f7fd f88d 	bl	8000280 <__aeabi_uldivmod>
 8003166:	4602      	mov	r2, r0
 8003168:	460b      	mov	r3, r1
 800316a:	4b0d      	ldr	r3, [pc, #52]	@ (80031a0 <UART_SetConfig+0x4e4>)
 800316c:	fba3 1302 	umull	r1, r3, r3, r2
 8003170:	095b      	lsrs	r3, r3, #5
 8003172:	2164      	movs	r1, #100	@ 0x64
 8003174:	fb01 f303 	mul.w	r3, r1, r3
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	011b      	lsls	r3, r3, #4
 800317c:	3332      	adds	r3, #50	@ 0x32
 800317e:	4a08      	ldr	r2, [pc, #32]	@ (80031a0 <UART_SetConfig+0x4e4>)
 8003180:	fba2 2303 	umull	r2, r3, r2, r3
 8003184:	095b      	lsrs	r3, r3, #5
 8003186:	f003 020f 	and.w	r2, r3, #15
 800318a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4422      	add	r2, r4
 8003192:	609a      	str	r2, [r3, #8]
}
 8003194:	bf00      	nop
 8003196:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800319a:	46bd      	mov	sp, r7
 800319c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031a0:	51eb851f 	.word	0x51eb851f

080031a4 <siprintf>:
 80031a4:	b40e      	push	{r1, r2, r3}
 80031a6:	b500      	push	{lr}
 80031a8:	b09c      	sub	sp, #112	@ 0x70
 80031aa:	ab1d      	add	r3, sp, #116	@ 0x74
 80031ac:	9002      	str	r0, [sp, #8]
 80031ae:	9006      	str	r0, [sp, #24]
 80031b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80031b4:	4809      	ldr	r0, [pc, #36]	@ (80031dc <siprintf+0x38>)
 80031b6:	9107      	str	r1, [sp, #28]
 80031b8:	9104      	str	r1, [sp, #16]
 80031ba:	4909      	ldr	r1, [pc, #36]	@ (80031e0 <siprintf+0x3c>)
 80031bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80031c0:	9105      	str	r1, [sp, #20]
 80031c2:	6800      	ldr	r0, [r0, #0]
 80031c4:	9301      	str	r3, [sp, #4]
 80031c6:	a902      	add	r1, sp, #8
 80031c8:	f000 f994 	bl	80034f4 <_svfiprintf_r>
 80031cc:	9b02      	ldr	r3, [sp, #8]
 80031ce:	2200      	movs	r2, #0
 80031d0:	701a      	strb	r2, [r3, #0]
 80031d2:	b01c      	add	sp, #112	@ 0x70
 80031d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80031d8:	b003      	add	sp, #12
 80031da:	4770      	bx	lr
 80031dc:	2000000c 	.word	0x2000000c
 80031e0:	ffff0208 	.word	0xffff0208

080031e4 <memset>:
 80031e4:	4402      	add	r2, r0
 80031e6:	4603      	mov	r3, r0
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d100      	bne.n	80031ee <memset+0xa>
 80031ec:	4770      	bx	lr
 80031ee:	f803 1b01 	strb.w	r1, [r3], #1
 80031f2:	e7f9      	b.n	80031e8 <memset+0x4>

080031f4 <__errno>:
 80031f4:	4b01      	ldr	r3, [pc, #4]	@ (80031fc <__errno+0x8>)
 80031f6:	6818      	ldr	r0, [r3, #0]
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	2000000c 	.word	0x2000000c

08003200 <__libc_init_array>:
 8003200:	b570      	push	{r4, r5, r6, lr}
 8003202:	4d0d      	ldr	r5, [pc, #52]	@ (8003238 <__libc_init_array+0x38>)
 8003204:	4c0d      	ldr	r4, [pc, #52]	@ (800323c <__libc_init_array+0x3c>)
 8003206:	1b64      	subs	r4, r4, r5
 8003208:	10a4      	asrs	r4, r4, #2
 800320a:	2600      	movs	r6, #0
 800320c:	42a6      	cmp	r6, r4
 800320e:	d109      	bne.n	8003224 <__libc_init_array+0x24>
 8003210:	4d0b      	ldr	r5, [pc, #44]	@ (8003240 <__libc_init_array+0x40>)
 8003212:	4c0c      	ldr	r4, [pc, #48]	@ (8003244 <__libc_init_array+0x44>)
 8003214:	f000 fc66 	bl	8003ae4 <_init>
 8003218:	1b64      	subs	r4, r4, r5
 800321a:	10a4      	asrs	r4, r4, #2
 800321c:	2600      	movs	r6, #0
 800321e:	42a6      	cmp	r6, r4
 8003220:	d105      	bne.n	800322e <__libc_init_array+0x2e>
 8003222:	bd70      	pop	{r4, r5, r6, pc}
 8003224:	f855 3b04 	ldr.w	r3, [r5], #4
 8003228:	4798      	blx	r3
 800322a:	3601      	adds	r6, #1
 800322c:	e7ee      	b.n	800320c <__libc_init_array+0xc>
 800322e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003232:	4798      	blx	r3
 8003234:	3601      	adds	r6, #1
 8003236:	e7f2      	b.n	800321e <__libc_init_array+0x1e>
 8003238:	08003b78 	.word	0x08003b78
 800323c:	08003b78 	.word	0x08003b78
 8003240:	08003b78 	.word	0x08003b78
 8003244:	08003b7c 	.word	0x08003b7c

08003248 <__retarget_lock_acquire_recursive>:
 8003248:	4770      	bx	lr

0800324a <__retarget_lock_release_recursive>:
 800324a:	4770      	bx	lr

0800324c <_free_r>:
 800324c:	b538      	push	{r3, r4, r5, lr}
 800324e:	4605      	mov	r5, r0
 8003250:	2900      	cmp	r1, #0
 8003252:	d041      	beq.n	80032d8 <_free_r+0x8c>
 8003254:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003258:	1f0c      	subs	r4, r1, #4
 800325a:	2b00      	cmp	r3, #0
 800325c:	bfb8      	it	lt
 800325e:	18e4      	addlt	r4, r4, r3
 8003260:	f000 f8e0 	bl	8003424 <__malloc_lock>
 8003264:	4a1d      	ldr	r2, [pc, #116]	@ (80032dc <_free_r+0x90>)
 8003266:	6813      	ldr	r3, [r2, #0]
 8003268:	b933      	cbnz	r3, 8003278 <_free_r+0x2c>
 800326a:	6063      	str	r3, [r4, #4]
 800326c:	6014      	str	r4, [r2, #0]
 800326e:	4628      	mov	r0, r5
 8003270:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003274:	f000 b8dc 	b.w	8003430 <__malloc_unlock>
 8003278:	42a3      	cmp	r3, r4
 800327a:	d908      	bls.n	800328e <_free_r+0x42>
 800327c:	6820      	ldr	r0, [r4, #0]
 800327e:	1821      	adds	r1, r4, r0
 8003280:	428b      	cmp	r3, r1
 8003282:	bf01      	itttt	eq
 8003284:	6819      	ldreq	r1, [r3, #0]
 8003286:	685b      	ldreq	r3, [r3, #4]
 8003288:	1809      	addeq	r1, r1, r0
 800328a:	6021      	streq	r1, [r4, #0]
 800328c:	e7ed      	b.n	800326a <_free_r+0x1e>
 800328e:	461a      	mov	r2, r3
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	b10b      	cbz	r3, 8003298 <_free_r+0x4c>
 8003294:	42a3      	cmp	r3, r4
 8003296:	d9fa      	bls.n	800328e <_free_r+0x42>
 8003298:	6811      	ldr	r1, [r2, #0]
 800329a:	1850      	adds	r0, r2, r1
 800329c:	42a0      	cmp	r0, r4
 800329e:	d10b      	bne.n	80032b8 <_free_r+0x6c>
 80032a0:	6820      	ldr	r0, [r4, #0]
 80032a2:	4401      	add	r1, r0
 80032a4:	1850      	adds	r0, r2, r1
 80032a6:	4283      	cmp	r3, r0
 80032a8:	6011      	str	r1, [r2, #0]
 80032aa:	d1e0      	bne.n	800326e <_free_r+0x22>
 80032ac:	6818      	ldr	r0, [r3, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	6053      	str	r3, [r2, #4]
 80032b2:	4408      	add	r0, r1
 80032b4:	6010      	str	r0, [r2, #0]
 80032b6:	e7da      	b.n	800326e <_free_r+0x22>
 80032b8:	d902      	bls.n	80032c0 <_free_r+0x74>
 80032ba:	230c      	movs	r3, #12
 80032bc:	602b      	str	r3, [r5, #0]
 80032be:	e7d6      	b.n	800326e <_free_r+0x22>
 80032c0:	6820      	ldr	r0, [r4, #0]
 80032c2:	1821      	adds	r1, r4, r0
 80032c4:	428b      	cmp	r3, r1
 80032c6:	bf04      	itt	eq
 80032c8:	6819      	ldreq	r1, [r3, #0]
 80032ca:	685b      	ldreq	r3, [r3, #4]
 80032cc:	6063      	str	r3, [r4, #4]
 80032ce:	bf04      	itt	eq
 80032d0:	1809      	addeq	r1, r1, r0
 80032d2:	6021      	streq	r1, [r4, #0]
 80032d4:	6054      	str	r4, [r2, #4]
 80032d6:	e7ca      	b.n	800326e <_free_r+0x22>
 80032d8:	bd38      	pop	{r3, r4, r5, pc}
 80032da:	bf00      	nop
 80032dc:	20000364 	.word	0x20000364

080032e0 <sbrk_aligned>:
 80032e0:	b570      	push	{r4, r5, r6, lr}
 80032e2:	4e0f      	ldr	r6, [pc, #60]	@ (8003320 <sbrk_aligned+0x40>)
 80032e4:	460c      	mov	r4, r1
 80032e6:	6831      	ldr	r1, [r6, #0]
 80032e8:	4605      	mov	r5, r0
 80032ea:	b911      	cbnz	r1, 80032f2 <sbrk_aligned+0x12>
 80032ec:	f000 fba6 	bl	8003a3c <_sbrk_r>
 80032f0:	6030      	str	r0, [r6, #0]
 80032f2:	4621      	mov	r1, r4
 80032f4:	4628      	mov	r0, r5
 80032f6:	f000 fba1 	bl	8003a3c <_sbrk_r>
 80032fa:	1c43      	adds	r3, r0, #1
 80032fc:	d103      	bne.n	8003306 <sbrk_aligned+0x26>
 80032fe:	f04f 34ff 	mov.w	r4, #4294967295
 8003302:	4620      	mov	r0, r4
 8003304:	bd70      	pop	{r4, r5, r6, pc}
 8003306:	1cc4      	adds	r4, r0, #3
 8003308:	f024 0403 	bic.w	r4, r4, #3
 800330c:	42a0      	cmp	r0, r4
 800330e:	d0f8      	beq.n	8003302 <sbrk_aligned+0x22>
 8003310:	1a21      	subs	r1, r4, r0
 8003312:	4628      	mov	r0, r5
 8003314:	f000 fb92 	bl	8003a3c <_sbrk_r>
 8003318:	3001      	adds	r0, #1
 800331a:	d1f2      	bne.n	8003302 <sbrk_aligned+0x22>
 800331c:	e7ef      	b.n	80032fe <sbrk_aligned+0x1e>
 800331e:	bf00      	nop
 8003320:	20000360 	.word	0x20000360

08003324 <_malloc_r>:
 8003324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003328:	1ccd      	adds	r5, r1, #3
 800332a:	f025 0503 	bic.w	r5, r5, #3
 800332e:	3508      	adds	r5, #8
 8003330:	2d0c      	cmp	r5, #12
 8003332:	bf38      	it	cc
 8003334:	250c      	movcc	r5, #12
 8003336:	2d00      	cmp	r5, #0
 8003338:	4606      	mov	r6, r0
 800333a:	db01      	blt.n	8003340 <_malloc_r+0x1c>
 800333c:	42a9      	cmp	r1, r5
 800333e:	d904      	bls.n	800334a <_malloc_r+0x26>
 8003340:	230c      	movs	r3, #12
 8003342:	6033      	str	r3, [r6, #0]
 8003344:	2000      	movs	r0, #0
 8003346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800334a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003420 <_malloc_r+0xfc>
 800334e:	f000 f869 	bl	8003424 <__malloc_lock>
 8003352:	f8d8 3000 	ldr.w	r3, [r8]
 8003356:	461c      	mov	r4, r3
 8003358:	bb44      	cbnz	r4, 80033ac <_malloc_r+0x88>
 800335a:	4629      	mov	r1, r5
 800335c:	4630      	mov	r0, r6
 800335e:	f7ff ffbf 	bl	80032e0 <sbrk_aligned>
 8003362:	1c43      	adds	r3, r0, #1
 8003364:	4604      	mov	r4, r0
 8003366:	d158      	bne.n	800341a <_malloc_r+0xf6>
 8003368:	f8d8 4000 	ldr.w	r4, [r8]
 800336c:	4627      	mov	r7, r4
 800336e:	2f00      	cmp	r7, #0
 8003370:	d143      	bne.n	80033fa <_malloc_r+0xd6>
 8003372:	2c00      	cmp	r4, #0
 8003374:	d04b      	beq.n	800340e <_malloc_r+0xea>
 8003376:	6823      	ldr	r3, [r4, #0]
 8003378:	4639      	mov	r1, r7
 800337a:	4630      	mov	r0, r6
 800337c:	eb04 0903 	add.w	r9, r4, r3
 8003380:	f000 fb5c 	bl	8003a3c <_sbrk_r>
 8003384:	4581      	cmp	r9, r0
 8003386:	d142      	bne.n	800340e <_malloc_r+0xea>
 8003388:	6821      	ldr	r1, [r4, #0]
 800338a:	1a6d      	subs	r5, r5, r1
 800338c:	4629      	mov	r1, r5
 800338e:	4630      	mov	r0, r6
 8003390:	f7ff ffa6 	bl	80032e0 <sbrk_aligned>
 8003394:	3001      	adds	r0, #1
 8003396:	d03a      	beq.n	800340e <_malloc_r+0xea>
 8003398:	6823      	ldr	r3, [r4, #0]
 800339a:	442b      	add	r3, r5
 800339c:	6023      	str	r3, [r4, #0]
 800339e:	f8d8 3000 	ldr.w	r3, [r8]
 80033a2:	685a      	ldr	r2, [r3, #4]
 80033a4:	bb62      	cbnz	r2, 8003400 <_malloc_r+0xdc>
 80033a6:	f8c8 7000 	str.w	r7, [r8]
 80033aa:	e00f      	b.n	80033cc <_malloc_r+0xa8>
 80033ac:	6822      	ldr	r2, [r4, #0]
 80033ae:	1b52      	subs	r2, r2, r5
 80033b0:	d420      	bmi.n	80033f4 <_malloc_r+0xd0>
 80033b2:	2a0b      	cmp	r2, #11
 80033b4:	d917      	bls.n	80033e6 <_malloc_r+0xc2>
 80033b6:	1961      	adds	r1, r4, r5
 80033b8:	42a3      	cmp	r3, r4
 80033ba:	6025      	str	r5, [r4, #0]
 80033bc:	bf18      	it	ne
 80033be:	6059      	strne	r1, [r3, #4]
 80033c0:	6863      	ldr	r3, [r4, #4]
 80033c2:	bf08      	it	eq
 80033c4:	f8c8 1000 	streq.w	r1, [r8]
 80033c8:	5162      	str	r2, [r4, r5]
 80033ca:	604b      	str	r3, [r1, #4]
 80033cc:	4630      	mov	r0, r6
 80033ce:	f000 f82f 	bl	8003430 <__malloc_unlock>
 80033d2:	f104 000b 	add.w	r0, r4, #11
 80033d6:	1d23      	adds	r3, r4, #4
 80033d8:	f020 0007 	bic.w	r0, r0, #7
 80033dc:	1ac2      	subs	r2, r0, r3
 80033de:	bf1c      	itt	ne
 80033e0:	1a1b      	subne	r3, r3, r0
 80033e2:	50a3      	strne	r3, [r4, r2]
 80033e4:	e7af      	b.n	8003346 <_malloc_r+0x22>
 80033e6:	6862      	ldr	r2, [r4, #4]
 80033e8:	42a3      	cmp	r3, r4
 80033ea:	bf0c      	ite	eq
 80033ec:	f8c8 2000 	streq.w	r2, [r8]
 80033f0:	605a      	strne	r2, [r3, #4]
 80033f2:	e7eb      	b.n	80033cc <_malloc_r+0xa8>
 80033f4:	4623      	mov	r3, r4
 80033f6:	6864      	ldr	r4, [r4, #4]
 80033f8:	e7ae      	b.n	8003358 <_malloc_r+0x34>
 80033fa:	463c      	mov	r4, r7
 80033fc:	687f      	ldr	r7, [r7, #4]
 80033fe:	e7b6      	b.n	800336e <_malloc_r+0x4a>
 8003400:	461a      	mov	r2, r3
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	42a3      	cmp	r3, r4
 8003406:	d1fb      	bne.n	8003400 <_malloc_r+0xdc>
 8003408:	2300      	movs	r3, #0
 800340a:	6053      	str	r3, [r2, #4]
 800340c:	e7de      	b.n	80033cc <_malloc_r+0xa8>
 800340e:	230c      	movs	r3, #12
 8003410:	6033      	str	r3, [r6, #0]
 8003412:	4630      	mov	r0, r6
 8003414:	f000 f80c 	bl	8003430 <__malloc_unlock>
 8003418:	e794      	b.n	8003344 <_malloc_r+0x20>
 800341a:	6005      	str	r5, [r0, #0]
 800341c:	e7d6      	b.n	80033cc <_malloc_r+0xa8>
 800341e:	bf00      	nop
 8003420:	20000364 	.word	0x20000364

08003424 <__malloc_lock>:
 8003424:	4801      	ldr	r0, [pc, #4]	@ (800342c <__malloc_lock+0x8>)
 8003426:	f7ff bf0f 	b.w	8003248 <__retarget_lock_acquire_recursive>
 800342a:	bf00      	nop
 800342c:	2000035c 	.word	0x2000035c

08003430 <__malloc_unlock>:
 8003430:	4801      	ldr	r0, [pc, #4]	@ (8003438 <__malloc_unlock+0x8>)
 8003432:	f7ff bf0a 	b.w	800324a <__retarget_lock_release_recursive>
 8003436:	bf00      	nop
 8003438:	2000035c 	.word	0x2000035c

0800343c <__ssputs_r>:
 800343c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003440:	688e      	ldr	r6, [r1, #8]
 8003442:	461f      	mov	r7, r3
 8003444:	42be      	cmp	r6, r7
 8003446:	680b      	ldr	r3, [r1, #0]
 8003448:	4682      	mov	sl, r0
 800344a:	460c      	mov	r4, r1
 800344c:	4690      	mov	r8, r2
 800344e:	d82d      	bhi.n	80034ac <__ssputs_r+0x70>
 8003450:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003454:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003458:	d026      	beq.n	80034a8 <__ssputs_r+0x6c>
 800345a:	6965      	ldr	r5, [r4, #20]
 800345c:	6909      	ldr	r1, [r1, #16]
 800345e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003462:	eba3 0901 	sub.w	r9, r3, r1
 8003466:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800346a:	1c7b      	adds	r3, r7, #1
 800346c:	444b      	add	r3, r9
 800346e:	106d      	asrs	r5, r5, #1
 8003470:	429d      	cmp	r5, r3
 8003472:	bf38      	it	cc
 8003474:	461d      	movcc	r5, r3
 8003476:	0553      	lsls	r3, r2, #21
 8003478:	d527      	bpl.n	80034ca <__ssputs_r+0x8e>
 800347a:	4629      	mov	r1, r5
 800347c:	f7ff ff52 	bl	8003324 <_malloc_r>
 8003480:	4606      	mov	r6, r0
 8003482:	b360      	cbz	r0, 80034de <__ssputs_r+0xa2>
 8003484:	6921      	ldr	r1, [r4, #16]
 8003486:	464a      	mov	r2, r9
 8003488:	f000 fae8 	bl	8003a5c <memcpy>
 800348c:	89a3      	ldrh	r3, [r4, #12]
 800348e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003492:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003496:	81a3      	strh	r3, [r4, #12]
 8003498:	6126      	str	r6, [r4, #16]
 800349a:	6165      	str	r5, [r4, #20]
 800349c:	444e      	add	r6, r9
 800349e:	eba5 0509 	sub.w	r5, r5, r9
 80034a2:	6026      	str	r6, [r4, #0]
 80034a4:	60a5      	str	r5, [r4, #8]
 80034a6:	463e      	mov	r6, r7
 80034a8:	42be      	cmp	r6, r7
 80034aa:	d900      	bls.n	80034ae <__ssputs_r+0x72>
 80034ac:	463e      	mov	r6, r7
 80034ae:	6820      	ldr	r0, [r4, #0]
 80034b0:	4632      	mov	r2, r6
 80034b2:	4641      	mov	r1, r8
 80034b4:	f000 faa8 	bl	8003a08 <memmove>
 80034b8:	68a3      	ldr	r3, [r4, #8]
 80034ba:	1b9b      	subs	r3, r3, r6
 80034bc:	60a3      	str	r3, [r4, #8]
 80034be:	6823      	ldr	r3, [r4, #0]
 80034c0:	4433      	add	r3, r6
 80034c2:	6023      	str	r3, [r4, #0]
 80034c4:	2000      	movs	r0, #0
 80034c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034ca:	462a      	mov	r2, r5
 80034cc:	f000 fad4 	bl	8003a78 <_realloc_r>
 80034d0:	4606      	mov	r6, r0
 80034d2:	2800      	cmp	r0, #0
 80034d4:	d1e0      	bne.n	8003498 <__ssputs_r+0x5c>
 80034d6:	6921      	ldr	r1, [r4, #16]
 80034d8:	4650      	mov	r0, sl
 80034da:	f7ff feb7 	bl	800324c <_free_r>
 80034de:	230c      	movs	r3, #12
 80034e0:	f8ca 3000 	str.w	r3, [sl]
 80034e4:	89a3      	ldrh	r3, [r4, #12]
 80034e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034ea:	81a3      	strh	r3, [r4, #12]
 80034ec:	f04f 30ff 	mov.w	r0, #4294967295
 80034f0:	e7e9      	b.n	80034c6 <__ssputs_r+0x8a>
	...

080034f4 <_svfiprintf_r>:
 80034f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034f8:	4698      	mov	r8, r3
 80034fa:	898b      	ldrh	r3, [r1, #12]
 80034fc:	061b      	lsls	r3, r3, #24
 80034fe:	b09d      	sub	sp, #116	@ 0x74
 8003500:	4607      	mov	r7, r0
 8003502:	460d      	mov	r5, r1
 8003504:	4614      	mov	r4, r2
 8003506:	d510      	bpl.n	800352a <_svfiprintf_r+0x36>
 8003508:	690b      	ldr	r3, [r1, #16]
 800350a:	b973      	cbnz	r3, 800352a <_svfiprintf_r+0x36>
 800350c:	2140      	movs	r1, #64	@ 0x40
 800350e:	f7ff ff09 	bl	8003324 <_malloc_r>
 8003512:	6028      	str	r0, [r5, #0]
 8003514:	6128      	str	r0, [r5, #16]
 8003516:	b930      	cbnz	r0, 8003526 <_svfiprintf_r+0x32>
 8003518:	230c      	movs	r3, #12
 800351a:	603b      	str	r3, [r7, #0]
 800351c:	f04f 30ff 	mov.w	r0, #4294967295
 8003520:	b01d      	add	sp, #116	@ 0x74
 8003522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003526:	2340      	movs	r3, #64	@ 0x40
 8003528:	616b      	str	r3, [r5, #20]
 800352a:	2300      	movs	r3, #0
 800352c:	9309      	str	r3, [sp, #36]	@ 0x24
 800352e:	2320      	movs	r3, #32
 8003530:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003534:	f8cd 800c 	str.w	r8, [sp, #12]
 8003538:	2330      	movs	r3, #48	@ 0x30
 800353a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80036d8 <_svfiprintf_r+0x1e4>
 800353e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003542:	f04f 0901 	mov.w	r9, #1
 8003546:	4623      	mov	r3, r4
 8003548:	469a      	mov	sl, r3
 800354a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800354e:	b10a      	cbz	r2, 8003554 <_svfiprintf_r+0x60>
 8003550:	2a25      	cmp	r2, #37	@ 0x25
 8003552:	d1f9      	bne.n	8003548 <_svfiprintf_r+0x54>
 8003554:	ebba 0b04 	subs.w	fp, sl, r4
 8003558:	d00b      	beq.n	8003572 <_svfiprintf_r+0x7e>
 800355a:	465b      	mov	r3, fp
 800355c:	4622      	mov	r2, r4
 800355e:	4629      	mov	r1, r5
 8003560:	4638      	mov	r0, r7
 8003562:	f7ff ff6b 	bl	800343c <__ssputs_r>
 8003566:	3001      	adds	r0, #1
 8003568:	f000 80a7 	beq.w	80036ba <_svfiprintf_r+0x1c6>
 800356c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800356e:	445a      	add	r2, fp
 8003570:	9209      	str	r2, [sp, #36]	@ 0x24
 8003572:	f89a 3000 	ldrb.w	r3, [sl]
 8003576:	2b00      	cmp	r3, #0
 8003578:	f000 809f 	beq.w	80036ba <_svfiprintf_r+0x1c6>
 800357c:	2300      	movs	r3, #0
 800357e:	f04f 32ff 	mov.w	r2, #4294967295
 8003582:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003586:	f10a 0a01 	add.w	sl, sl, #1
 800358a:	9304      	str	r3, [sp, #16]
 800358c:	9307      	str	r3, [sp, #28]
 800358e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003592:	931a      	str	r3, [sp, #104]	@ 0x68
 8003594:	4654      	mov	r4, sl
 8003596:	2205      	movs	r2, #5
 8003598:	f814 1b01 	ldrb.w	r1, [r4], #1
 800359c:	484e      	ldr	r0, [pc, #312]	@ (80036d8 <_svfiprintf_r+0x1e4>)
 800359e:	f7fc fe1f 	bl	80001e0 <memchr>
 80035a2:	9a04      	ldr	r2, [sp, #16]
 80035a4:	b9d8      	cbnz	r0, 80035de <_svfiprintf_r+0xea>
 80035a6:	06d0      	lsls	r0, r2, #27
 80035a8:	bf44      	itt	mi
 80035aa:	2320      	movmi	r3, #32
 80035ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80035b0:	0711      	lsls	r1, r2, #28
 80035b2:	bf44      	itt	mi
 80035b4:	232b      	movmi	r3, #43	@ 0x2b
 80035b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80035ba:	f89a 3000 	ldrb.w	r3, [sl]
 80035be:	2b2a      	cmp	r3, #42	@ 0x2a
 80035c0:	d015      	beq.n	80035ee <_svfiprintf_r+0xfa>
 80035c2:	9a07      	ldr	r2, [sp, #28]
 80035c4:	4654      	mov	r4, sl
 80035c6:	2000      	movs	r0, #0
 80035c8:	f04f 0c0a 	mov.w	ip, #10
 80035cc:	4621      	mov	r1, r4
 80035ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80035d2:	3b30      	subs	r3, #48	@ 0x30
 80035d4:	2b09      	cmp	r3, #9
 80035d6:	d94b      	bls.n	8003670 <_svfiprintf_r+0x17c>
 80035d8:	b1b0      	cbz	r0, 8003608 <_svfiprintf_r+0x114>
 80035da:	9207      	str	r2, [sp, #28]
 80035dc:	e014      	b.n	8003608 <_svfiprintf_r+0x114>
 80035de:	eba0 0308 	sub.w	r3, r0, r8
 80035e2:	fa09 f303 	lsl.w	r3, r9, r3
 80035e6:	4313      	orrs	r3, r2
 80035e8:	9304      	str	r3, [sp, #16]
 80035ea:	46a2      	mov	sl, r4
 80035ec:	e7d2      	b.n	8003594 <_svfiprintf_r+0xa0>
 80035ee:	9b03      	ldr	r3, [sp, #12]
 80035f0:	1d19      	adds	r1, r3, #4
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	9103      	str	r1, [sp, #12]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	bfbb      	ittet	lt
 80035fa:	425b      	neglt	r3, r3
 80035fc:	f042 0202 	orrlt.w	r2, r2, #2
 8003600:	9307      	strge	r3, [sp, #28]
 8003602:	9307      	strlt	r3, [sp, #28]
 8003604:	bfb8      	it	lt
 8003606:	9204      	strlt	r2, [sp, #16]
 8003608:	7823      	ldrb	r3, [r4, #0]
 800360a:	2b2e      	cmp	r3, #46	@ 0x2e
 800360c:	d10a      	bne.n	8003624 <_svfiprintf_r+0x130>
 800360e:	7863      	ldrb	r3, [r4, #1]
 8003610:	2b2a      	cmp	r3, #42	@ 0x2a
 8003612:	d132      	bne.n	800367a <_svfiprintf_r+0x186>
 8003614:	9b03      	ldr	r3, [sp, #12]
 8003616:	1d1a      	adds	r2, r3, #4
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	9203      	str	r2, [sp, #12]
 800361c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003620:	3402      	adds	r4, #2
 8003622:	9305      	str	r3, [sp, #20]
 8003624:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80036e8 <_svfiprintf_r+0x1f4>
 8003628:	7821      	ldrb	r1, [r4, #0]
 800362a:	2203      	movs	r2, #3
 800362c:	4650      	mov	r0, sl
 800362e:	f7fc fdd7 	bl	80001e0 <memchr>
 8003632:	b138      	cbz	r0, 8003644 <_svfiprintf_r+0x150>
 8003634:	9b04      	ldr	r3, [sp, #16]
 8003636:	eba0 000a 	sub.w	r0, r0, sl
 800363a:	2240      	movs	r2, #64	@ 0x40
 800363c:	4082      	lsls	r2, r0
 800363e:	4313      	orrs	r3, r2
 8003640:	3401      	adds	r4, #1
 8003642:	9304      	str	r3, [sp, #16]
 8003644:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003648:	4824      	ldr	r0, [pc, #144]	@ (80036dc <_svfiprintf_r+0x1e8>)
 800364a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800364e:	2206      	movs	r2, #6
 8003650:	f7fc fdc6 	bl	80001e0 <memchr>
 8003654:	2800      	cmp	r0, #0
 8003656:	d036      	beq.n	80036c6 <_svfiprintf_r+0x1d2>
 8003658:	4b21      	ldr	r3, [pc, #132]	@ (80036e0 <_svfiprintf_r+0x1ec>)
 800365a:	bb1b      	cbnz	r3, 80036a4 <_svfiprintf_r+0x1b0>
 800365c:	9b03      	ldr	r3, [sp, #12]
 800365e:	3307      	adds	r3, #7
 8003660:	f023 0307 	bic.w	r3, r3, #7
 8003664:	3308      	adds	r3, #8
 8003666:	9303      	str	r3, [sp, #12]
 8003668:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800366a:	4433      	add	r3, r6
 800366c:	9309      	str	r3, [sp, #36]	@ 0x24
 800366e:	e76a      	b.n	8003546 <_svfiprintf_r+0x52>
 8003670:	fb0c 3202 	mla	r2, ip, r2, r3
 8003674:	460c      	mov	r4, r1
 8003676:	2001      	movs	r0, #1
 8003678:	e7a8      	b.n	80035cc <_svfiprintf_r+0xd8>
 800367a:	2300      	movs	r3, #0
 800367c:	3401      	adds	r4, #1
 800367e:	9305      	str	r3, [sp, #20]
 8003680:	4619      	mov	r1, r3
 8003682:	f04f 0c0a 	mov.w	ip, #10
 8003686:	4620      	mov	r0, r4
 8003688:	f810 2b01 	ldrb.w	r2, [r0], #1
 800368c:	3a30      	subs	r2, #48	@ 0x30
 800368e:	2a09      	cmp	r2, #9
 8003690:	d903      	bls.n	800369a <_svfiprintf_r+0x1a6>
 8003692:	2b00      	cmp	r3, #0
 8003694:	d0c6      	beq.n	8003624 <_svfiprintf_r+0x130>
 8003696:	9105      	str	r1, [sp, #20]
 8003698:	e7c4      	b.n	8003624 <_svfiprintf_r+0x130>
 800369a:	fb0c 2101 	mla	r1, ip, r1, r2
 800369e:	4604      	mov	r4, r0
 80036a0:	2301      	movs	r3, #1
 80036a2:	e7f0      	b.n	8003686 <_svfiprintf_r+0x192>
 80036a4:	ab03      	add	r3, sp, #12
 80036a6:	9300      	str	r3, [sp, #0]
 80036a8:	462a      	mov	r2, r5
 80036aa:	4b0e      	ldr	r3, [pc, #56]	@ (80036e4 <_svfiprintf_r+0x1f0>)
 80036ac:	a904      	add	r1, sp, #16
 80036ae:	4638      	mov	r0, r7
 80036b0:	f3af 8000 	nop.w
 80036b4:	1c42      	adds	r2, r0, #1
 80036b6:	4606      	mov	r6, r0
 80036b8:	d1d6      	bne.n	8003668 <_svfiprintf_r+0x174>
 80036ba:	89ab      	ldrh	r3, [r5, #12]
 80036bc:	065b      	lsls	r3, r3, #25
 80036be:	f53f af2d 	bmi.w	800351c <_svfiprintf_r+0x28>
 80036c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80036c4:	e72c      	b.n	8003520 <_svfiprintf_r+0x2c>
 80036c6:	ab03      	add	r3, sp, #12
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	462a      	mov	r2, r5
 80036cc:	4b05      	ldr	r3, [pc, #20]	@ (80036e4 <_svfiprintf_r+0x1f0>)
 80036ce:	a904      	add	r1, sp, #16
 80036d0:	4638      	mov	r0, r7
 80036d2:	f000 f879 	bl	80037c8 <_printf_i>
 80036d6:	e7ed      	b.n	80036b4 <_svfiprintf_r+0x1c0>
 80036d8:	08003b3c 	.word	0x08003b3c
 80036dc:	08003b46 	.word	0x08003b46
 80036e0:	00000000 	.word	0x00000000
 80036e4:	0800343d 	.word	0x0800343d
 80036e8:	08003b42 	.word	0x08003b42

080036ec <_printf_common>:
 80036ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036f0:	4616      	mov	r6, r2
 80036f2:	4698      	mov	r8, r3
 80036f4:	688a      	ldr	r2, [r1, #8]
 80036f6:	690b      	ldr	r3, [r1, #16]
 80036f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80036fc:	4293      	cmp	r3, r2
 80036fe:	bfb8      	it	lt
 8003700:	4613      	movlt	r3, r2
 8003702:	6033      	str	r3, [r6, #0]
 8003704:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003708:	4607      	mov	r7, r0
 800370a:	460c      	mov	r4, r1
 800370c:	b10a      	cbz	r2, 8003712 <_printf_common+0x26>
 800370e:	3301      	adds	r3, #1
 8003710:	6033      	str	r3, [r6, #0]
 8003712:	6823      	ldr	r3, [r4, #0]
 8003714:	0699      	lsls	r1, r3, #26
 8003716:	bf42      	ittt	mi
 8003718:	6833      	ldrmi	r3, [r6, #0]
 800371a:	3302      	addmi	r3, #2
 800371c:	6033      	strmi	r3, [r6, #0]
 800371e:	6825      	ldr	r5, [r4, #0]
 8003720:	f015 0506 	ands.w	r5, r5, #6
 8003724:	d106      	bne.n	8003734 <_printf_common+0x48>
 8003726:	f104 0a19 	add.w	sl, r4, #25
 800372a:	68e3      	ldr	r3, [r4, #12]
 800372c:	6832      	ldr	r2, [r6, #0]
 800372e:	1a9b      	subs	r3, r3, r2
 8003730:	42ab      	cmp	r3, r5
 8003732:	dc26      	bgt.n	8003782 <_printf_common+0x96>
 8003734:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003738:	6822      	ldr	r2, [r4, #0]
 800373a:	3b00      	subs	r3, #0
 800373c:	bf18      	it	ne
 800373e:	2301      	movne	r3, #1
 8003740:	0692      	lsls	r2, r2, #26
 8003742:	d42b      	bmi.n	800379c <_printf_common+0xb0>
 8003744:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003748:	4641      	mov	r1, r8
 800374a:	4638      	mov	r0, r7
 800374c:	47c8      	blx	r9
 800374e:	3001      	adds	r0, #1
 8003750:	d01e      	beq.n	8003790 <_printf_common+0xa4>
 8003752:	6823      	ldr	r3, [r4, #0]
 8003754:	6922      	ldr	r2, [r4, #16]
 8003756:	f003 0306 	and.w	r3, r3, #6
 800375a:	2b04      	cmp	r3, #4
 800375c:	bf02      	ittt	eq
 800375e:	68e5      	ldreq	r5, [r4, #12]
 8003760:	6833      	ldreq	r3, [r6, #0]
 8003762:	1aed      	subeq	r5, r5, r3
 8003764:	68a3      	ldr	r3, [r4, #8]
 8003766:	bf0c      	ite	eq
 8003768:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800376c:	2500      	movne	r5, #0
 800376e:	4293      	cmp	r3, r2
 8003770:	bfc4      	itt	gt
 8003772:	1a9b      	subgt	r3, r3, r2
 8003774:	18ed      	addgt	r5, r5, r3
 8003776:	2600      	movs	r6, #0
 8003778:	341a      	adds	r4, #26
 800377a:	42b5      	cmp	r5, r6
 800377c:	d11a      	bne.n	80037b4 <_printf_common+0xc8>
 800377e:	2000      	movs	r0, #0
 8003780:	e008      	b.n	8003794 <_printf_common+0xa8>
 8003782:	2301      	movs	r3, #1
 8003784:	4652      	mov	r2, sl
 8003786:	4641      	mov	r1, r8
 8003788:	4638      	mov	r0, r7
 800378a:	47c8      	blx	r9
 800378c:	3001      	adds	r0, #1
 800378e:	d103      	bne.n	8003798 <_printf_common+0xac>
 8003790:	f04f 30ff 	mov.w	r0, #4294967295
 8003794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003798:	3501      	adds	r5, #1
 800379a:	e7c6      	b.n	800372a <_printf_common+0x3e>
 800379c:	18e1      	adds	r1, r4, r3
 800379e:	1c5a      	adds	r2, r3, #1
 80037a0:	2030      	movs	r0, #48	@ 0x30
 80037a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80037a6:	4422      	add	r2, r4
 80037a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80037ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80037b0:	3302      	adds	r3, #2
 80037b2:	e7c7      	b.n	8003744 <_printf_common+0x58>
 80037b4:	2301      	movs	r3, #1
 80037b6:	4622      	mov	r2, r4
 80037b8:	4641      	mov	r1, r8
 80037ba:	4638      	mov	r0, r7
 80037bc:	47c8      	blx	r9
 80037be:	3001      	adds	r0, #1
 80037c0:	d0e6      	beq.n	8003790 <_printf_common+0xa4>
 80037c2:	3601      	adds	r6, #1
 80037c4:	e7d9      	b.n	800377a <_printf_common+0x8e>
	...

080037c8 <_printf_i>:
 80037c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80037cc:	7e0f      	ldrb	r7, [r1, #24]
 80037ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80037d0:	2f78      	cmp	r7, #120	@ 0x78
 80037d2:	4691      	mov	r9, r2
 80037d4:	4680      	mov	r8, r0
 80037d6:	460c      	mov	r4, r1
 80037d8:	469a      	mov	sl, r3
 80037da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80037de:	d807      	bhi.n	80037f0 <_printf_i+0x28>
 80037e0:	2f62      	cmp	r7, #98	@ 0x62
 80037e2:	d80a      	bhi.n	80037fa <_printf_i+0x32>
 80037e4:	2f00      	cmp	r7, #0
 80037e6:	f000 80d2 	beq.w	800398e <_printf_i+0x1c6>
 80037ea:	2f58      	cmp	r7, #88	@ 0x58
 80037ec:	f000 80b9 	beq.w	8003962 <_printf_i+0x19a>
 80037f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80037f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80037f8:	e03a      	b.n	8003870 <_printf_i+0xa8>
 80037fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80037fe:	2b15      	cmp	r3, #21
 8003800:	d8f6      	bhi.n	80037f0 <_printf_i+0x28>
 8003802:	a101      	add	r1, pc, #4	@ (adr r1, 8003808 <_printf_i+0x40>)
 8003804:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003808:	08003861 	.word	0x08003861
 800380c:	08003875 	.word	0x08003875
 8003810:	080037f1 	.word	0x080037f1
 8003814:	080037f1 	.word	0x080037f1
 8003818:	080037f1 	.word	0x080037f1
 800381c:	080037f1 	.word	0x080037f1
 8003820:	08003875 	.word	0x08003875
 8003824:	080037f1 	.word	0x080037f1
 8003828:	080037f1 	.word	0x080037f1
 800382c:	080037f1 	.word	0x080037f1
 8003830:	080037f1 	.word	0x080037f1
 8003834:	08003975 	.word	0x08003975
 8003838:	0800389f 	.word	0x0800389f
 800383c:	0800392f 	.word	0x0800392f
 8003840:	080037f1 	.word	0x080037f1
 8003844:	080037f1 	.word	0x080037f1
 8003848:	08003997 	.word	0x08003997
 800384c:	080037f1 	.word	0x080037f1
 8003850:	0800389f 	.word	0x0800389f
 8003854:	080037f1 	.word	0x080037f1
 8003858:	080037f1 	.word	0x080037f1
 800385c:	08003937 	.word	0x08003937
 8003860:	6833      	ldr	r3, [r6, #0]
 8003862:	1d1a      	adds	r2, r3, #4
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6032      	str	r2, [r6, #0]
 8003868:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800386c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003870:	2301      	movs	r3, #1
 8003872:	e09d      	b.n	80039b0 <_printf_i+0x1e8>
 8003874:	6833      	ldr	r3, [r6, #0]
 8003876:	6820      	ldr	r0, [r4, #0]
 8003878:	1d19      	adds	r1, r3, #4
 800387a:	6031      	str	r1, [r6, #0]
 800387c:	0606      	lsls	r6, r0, #24
 800387e:	d501      	bpl.n	8003884 <_printf_i+0xbc>
 8003880:	681d      	ldr	r5, [r3, #0]
 8003882:	e003      	b.n	800388c <_printf_i+0xc4>
 8003884:	0645      	lsls	r5, r0, #25
 8003886:	d5fb      	bpl.n	8003880 <_printf_i+0xb8>
 8003888:	f9b3 5000 	ldrsh.w	r5, [r3]
 800388c:	2d00      	cmp	r5, #0
 800388e:	da03      	bge.n	8003898 <_printf_i+0xd0>
 8003890:	232d      	movs	r3, #45	@ 0x2d
 8003892:	426d      	negs	r5, r5
 8003894:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003898:	4859      	ldr	r0, [pc, #356]	@ (8003a00 <_printf_i+0x238>)
 800389a:	230a      	movs	r3, #10
 800389c:	e011      	b.n	80038c2 <_printf_i+0xfa>
 800389e:	6821      	ldr	r1, [r4, #0]
 80038a0:	6833      	ldr	r3, [r6, #0]
 80038a2:	0608      	lsls	r0, r1, #24
 80038a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80038a8:	d402      	bmi.n	80038b0 <_printf_i+0xe8>
 80038aa:	0649      	lsls	r1, r1, #25
 80038ac:	bf48      	it	mi
 80038ae:	b2ad      	uxthmi	r5, r5
 80038b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80038b2:	4853      	ldr	r0, [pc, #332]	@ (8003a00 <_printf_i+0x238>)
 80038b4:	6033      	str	r3, [r6, #0]
 80038b6:	bf14      	ite	ne
 80038b8:	230a      	movne	r3, #10
 80038ba:	2308      	moveq	r3, #8
 80038bc:	2100      	movs	r1, #0
 80038be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80038c2:	6866      	ldr	r6, [r4, #4]
 80038c4:	60a6      	str	r6, [r4, #8]
 80038c6:	2e00      	cmp	r6, #0
 80038c8:	bfa2      	ittt	ge
 80038ca:	6821      	ldrge	r1, [r4, #0]
 80038cc:	f021 0104 	bicge.w	r1, r1, #4
 80038d0:	6021      	strge	r1, [r4, #0]
 80038d2:	b90d      	cbnz	r5, 80038d8 <_printf_i+0x110>
 80038d4:	2e00      	cmp	r6, #0
 80038d6:	d04b      	beq.n	8003970 <_printf_i+0x1a8>
 80038d8:	4616      	mov	r6, r2
 80038da:	fbb5 f1f3 	udiv	r1, r5, r3
 80038de:	fb03 5711 	mls	r7, r3, r1, r5
 80038e2:	5dc7      	ldrb	r7, [r0, r7]
 80038e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80038e8:	462f      	mov	r7, r5
 80038ea:	42bb      	cmp	r3, r7
 80038ec:	460d      	mov	r5, r1
 80038ee:	d9f4      	bls.n	80038da <_printf_i+0x112>
 80038f0:	2b08      	cmp	r3, #8
 80038f2:	d10b      	bne.n	800390c <_printf_i+0x144>
 80038f4:	6823      	ldr	r3, [r4, #0]
 80038f6:	07df      	lsls	r7, r3, #31
 80038f8:	d508      	bpl.n	800390c <_printf_i+0x144>
 80038fa:	6923      	ldr	r3, [r4, #16]
 80038fc:	6861      	ldr	r1, [r4, #4]
 80038fe:	4299      	cmp	r1, r3
 8003900:	bfde      	ittt	le
 8003902:	2330      	movle	r3, #48	@ 0x30
 8003904:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003908:	f106 36ff 	addle.w	r6, r6, #4294967295
 800390c:	1b92      	subs	r2, r2, r6
 800390e:	6122      	str	r2, [r4, #16]
 8003910:	f8cd a000 	str.w	sl, [sp]
 8003914:	464b      	mov	r3, r9
 8003916:	aa03      	add	r2, sp, #12
 8003918:	4621      	mov	r1, r4
 800391a:	4640      	mov	r0, r8
 800391c:	f7ff fee6 	bl	80036ec <_printf_common>
 8003920:	3001      	adds	r0, #1
 8003922:	d14a      	bne.n	80039ba <_printf_i+0x1f2>
 8003924:	f04f 30ff 	mov.w	r0, #4294967295
 8003928:	b004      	add	sp, #16
 800392a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800392e:	6823      	ldr	r3, [r4, #0]
 8003930:	f043 0320 	orr.w	r3, r3, #32
 8003934:	6023      	str	r3, [r4, #0]
 8003936:	4833      	ldr	r0, [pc, #204]	@ (8003a04 <_printf_i+0x23c>)
 8003938:	2778      	movs	r7, #120	@ 0x78
 800393a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	6831      	ldr	r1, [r6, #0]
 8003942:	061f      	lsls	r7, r3, #24
 8003944:	f851 5b04 	ldr.w	r5, [r1], #4
 8003948:	d402      	bmi.n	8003950 <_printf_i+0x188>
 800394a:	065f      	lsls	r7, r3, #25
 800394c:	bf48      	it	mi
 800394e:	b2ad      	uxthmi	r5, r5
 8003950:	6031      	str	r1, [r6, #0]
 8003952:	07d9      	lsls	r1, r3, #31
 8003954:	bf44      	itt	mi
 8003956:	f043 0320 	orrmi.w	r3, r3, #32
 800395a:	6023      	strmi	r3, [r4, #0]
 800395c:	b11d      	cbz	r5, 8003966 <_printf_i+0x19e>
 800395e:	2310      	movs	r3, #16
 8003960:	e7ac      	b.n	80038bc <_printf_i+0xf4>
 8003962:	4827      	ldr	r0, [pc, #156]	@ (8003a00 <_printf_i+0x238>)
 8003964:	e7e9      	b.n	800393a <_printf_i+0x172>
 8003966:	6823      	ldr	r3, [r4, #0]
 8003968:	f023 0320 	bic.w	r3, r3, #32
 800396c:	6023      	str	r3, [r4, #0]
 800396e:	e7f6      	b.n	800395e <_printf_i+0x196>
 8003970:	4616      	mov	r6, r2
 8003972:	e7bd      	b.n	80038f0 <_printf_i+0x128>
 8003974:	6833      	ldr	r3, [r6, #0]
 8003976:	6825      	ldr	r5, [r4, #0]
 8003978:	6961      	ldr	r1, [r4, #20]
 800397a:	1d18      	adds	r0, r3, #4
 800397c:	6030      	str	r0, [r6, #0]
 800397e:	062e      	lsls	r6, r5, #24
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	d501      	bpl.n	8003988 <_printf_i+0x1c0>
 8003984:	6019      	str	r1, [r3, #0]
 8003986:	e002      	b.n	800398e <_printf_i+0x1c6>
 8003988:	0668      	lsls	r0, r5, #25
 800398a:	d5fb      	bpl.n	8003984 <_printf_i+0x1bc>
 800398c:	8019      	strh	r1, [r3, #0]
 800398e:	2300      	movs	r3, #0
 8003990:	6123      	str	r3, [r4, #16]
 8003992:	4616      	mov	r6, r2
 8003994:	e7bc      	b.n	8003910 <_printf_i+0x148>
 8003996:	6833      	ldr	r3, [r6, #0]
 8003998:	1d1a      	adds	r2, r3, #4
 800399a:	6032      	str	r2, [r6, #0]
 800399c:	681e      	ldr	r6, [r3, #0]
 800399e:	6862      	ldr	r2, [r4, #4]
 80039a0:	2100      	movs	r1, #0
 80039a2:	4630      	mov	r0, r6
 80039a4:	f7fc fc1c 	bl	80001e0 <memchr>
 80039a8:	b108      	cbz	r0, 80039ae <_printf_i+0x1e6>
 80039aa:	1b80      	subs	r0, r0, r6
 80039ac:	6060      	str	r0, [r4, #4]
 80039ae:	6863      	ldr	r3, [r4, #4]
 80039b0:	6123      	str	r3, [r4, #16]
 80039b2:	2300      	movs	r3, #0
 80039b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039b8:	e7aa      	b.n	8003910 <_printf_i+0x148>
 80039ba:	6923      	ldr	r3, [r4, #16]
 80039bc:	4632      	mov	r2, r6
 80039be:	4649      	mov	r1, r9
 80039c0:	4640      	mov	r0, r8
 80039c2:	47d0      	blx	sl
 80039c4:	3001      	adds	r0, #1
 80039c6:	d0ad      	beq.n	8003924 <_printf_i+0x15c>
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	079b      	lsls	r3, r3, #30
 80039cc:	d413      	bmi.n	80039f6 <_printf_i+0x22e>
 80039ce:	68e0      	ldr	r0, [r4, #12]
 80039d0:	9b03      	ldr	r3, [sp, #12]
 80039d2:	4298      	cmp	r0, r3
 80039d4:	bfb8      	it	lt
 80039d6:	4618      	movlt	r0, r3
 80039d8:	e7a6      	b.n	8003928 <_printf_i+0x160>
 80039da:	2301      	movs	r3, #1
 80039dc:	4632      	mov	r2, r6
 80039de:	4649      	mov	r1, r9
 80039e0:	4640      	mov	r0, r8
 80039e2:	47d0      	blx	sl
 80039e4:	3001      	adds	r0, #1
 80039e6:	d09d      	beq.n	8003924 <_printf_i+0x15c>
 80039e8:	3501      	adds	r5, #1
 80039ea:	68e3      	ldr	r3, [r4, #12]
 80039ec:	9903      	ldr	r1, [sp, #12]
 80039ee:	1a5b      	subs	r3, r3, r1
 80039f0:	42ab      	cmp	r3, r5
 80039f2:	dcf2      	bgt.n	80039da <_printf_i+0x212>
 80039f4:	e7eb      	b.n	80039ce <_printf_i+0x206>
 80039f6:	2500      	movs	r5, #0
 80039f8:	f104 0619 	add.w	r6, r4, #25
 80039fc:	e7f5      	b.n	80039ea <_printf_i+0x222>
 80039fe:	bf00      	nop
 8003a00:	08003b4d 	.word	0x08003b4d
 8003a04:	08003b5e 	.word	0x08003b5e

08003a08 <memmove>:
 8003a08:	4288      	cmp	r0, r1
 8003a0a:	b510      	push	{r4, lr}
 8003a0c:	eb01 0402 	add.w	r4, r1, r2
 8003a10:	d902      	bls.n	8003a18 <memmove+0x10>
 8003a12:	4284      	cmp	r4, r0
 8003a14:	4623      	mov	r3, r4
 8003a16:	d807      	bhi.n	8003a28 <memmove+0x20>
 8003a18:	1e43      	subs	r3, r0, #1
 8003a1a:	42a1      	cmp	r1, r4
 8003a1c:	d008      	beq.n	8003a30 <memmove+0x28>
 8003a1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003a26:	e7f8      	b.n	8003a1a <memmove+0x12>
 8003a28:	4402      	add	r2, r0
 8003a2a:	4601      	mov	r1, r0
 8003a2c:	428a      	cmp	r2, r1
 8003a2e:	d100      	bne.n	8003a32 <memmove+0x2a>
 8003a30:	bd10      	pop	{r4, pc}
 8003a32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003a36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003a3a:	e7f7      	b.n	8003a2c <memmove+0x24>

08003a3c <_sbrk_r>:
 8003a3c:	b538      	push	{r3, r4, r5, lr}
 8003a3e:	4d06      	ldr	r5, [pc, #24]	@ (8003a58 <_sbrk_r+0x1c>)
 8003a40:	2300      	movs	r3, #0
 8003a42:	4604      	mov	r4, r0
 8003a44:	4608      	mov	r0, r1
 8003a46:	602b      	str	r3, [r5, #0]
 8003a48:	f7fd f9d8 	bl	8000dfc <_sbrk>
 8003a4c:	1c43      	adds	r3, r0, #1
 8003a4e:	d102      	bne.n	8003a56 <_sbrk_r+0x1a>
 8003a50:	682b      	ldr	r3, [r5, #0]
 8003a52:	b103      	cbz	r3, 8003a56 <_sbrk_r+0x1a>
 8003a54:	6023      	str	r3, [r4, #0]
 8003a56:	bd38      	pop	{r3, r4, r5, pc}
 8003a58:	20000358 	.word	0x20000358

08003a5c <memcpy>:
 8003a5c:	440a      	add	r2, r1
 8003a5e:	4291      	cmp	r1, r2
 8003a60:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a64:	d100      	bne.n	8003a68 <memcpy+0xc>
 8003a66:	4770      	bx	lr
 8003a68:	b510      	push	{r4, lr}
 8003a6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a72:	4291      	cmp	r1, r2
 8003a74:	d1f9      	bne.n	8003a6a <memcpy+0xe>
 8003a76:	bd10      	pop	{r4, pc}

08003a78 <_realloc_r>:
 8003a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a7c:	4680      	mov	r8, r0
 8003a7e:	4615      	mov	r5, r2
 8003a80:	460c      	mov	r4, r1
 8003a82:	b921      	cbnz	r1, 8003a8e <_realloc_r+0x16>
 8003a84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a88:	4611      	mov	r1, r2
 8003a8a:	f7ff bc4b 	b.w	8003324 <_malloc_r>
 8003a8e:	b92a      	cbnz	r2, 8003a9c <_realloc_r+0x24>
 8003a90:	f7ff fbdc 	bl	800324c <_free_r>
 8003a94:	2400      	movs	r4, #0
 8003a96:	4620      	mov	r0, r4
 8003a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a9c:	f000 f81a 	bl	8003ad4 <_malloc_usable_size_r>
 8003aa0:	4285      	cmp	r5, r0
 8003aa2:	4606      	mov	r6, r0
 8003aa4:	d802      	bhi.n	8003aac <_realloc_r+0x34>
 8003aa6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003aaa:	d8f4      	bhi.n	8003a96 <_realloc_r+0x1e>
 8003aac:	4629      	mov	r1, r5
 8003aae:	4640      	mov	r0, r8
 8003ab0:	f7ff fc38 	bl	8003324 <_malloc_r>
 8003ab4:	4607      	mov	r7, r0
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	d0ec      	beq.n	8003a94 <_realloc_r+0x1c>
 8003aba:	42b5      	cmp	r5, r6
 8003abc:	462a      	mov	r2, r5
 8003abe:	4621      	mov	r1, r4
 8003ac0:	bf28      	it	cs
 8003ac2:	4632      	movcs	r2, r6
 8003ac4:	f7ff ffca 	bl	8003a5c <memcpy>
 8003ac8:	4621      	mov	r1, r4
 8003aca:	4640      	mov	r0, r8
 8003acc:	f7ff fbbe 	bl	800324c <_free_r>
 8003ad0:	463c      	mov	r4, r7
 8003ad2:	e7e0      	b.n	8003a96 <_realloc_r+0x1e>

08003ad4 <_malloc_usable_size_r>:
 8003ad4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ad8:	1f18      	subs	r0, r3, #4
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	bfbc      	itt	lt
 8003ade:	580b      	ldrlt	r3, [r1, r0]
 8003ae0:	18c0      	addlt	r0, r0, r3
 8003ae2:	4770      	bx	lr

08003ae4 <_init>:
 8003ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ae6:	bf00      	nop
 8003ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aea:	bc08      	pop	{r3}
 8003aec:	469e      	mov	lr, r3
 8003aee:	4770      	bx	lr

08003af0 <_fini>:
 8003af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003af2:	bf00      	nop
 8003af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003af6:	bc08      	pop	{r3}
 8003af8:	469e      	mov	lr, r3
 8003afa:	4770      	bx	lr
