Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May 21 00:42:08 2022
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_controller_control_sets_placed.rpt
| Design       : vga_controller
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              93 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+
|         Clock Signal        |      Enable Signal      |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+
|  CLK_100_IBUF_BUFG          |                         |                               |                1 |              1 |         1.00 |
|  ueee/clk_modifier/clk_out1 |                         |                               |               21 |             30 |         1.43 |
|  ueee/clk_modifier/clk_out1 |                         | ueee/horizontal/vval          |               12 |             30 |         2.50 |
|  ueee/clk_modifier/clk_out1 | ueee/horizontal/vval    | ueee/vertical/vval[0]_i_1_n_0 |               13 |             31 |         2.38 |
|  clk__0_BUFG                | ueee/debm/B2/Q_reg_0[0] | uccc/bm/yPos                  |                9 |             31 |         3.44 |
|  clk__0_BUFG                | ueee/debm/B2/E[0]       | uccc/bm/xPos                  |               11 |             31 |         2.82 |
|  CLK_100_IBUF_BUFG          |                         | ueee/clk_butons/clear         |                8 |             32 |         4.00 |
+-----------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+


