<stg><name>funcC</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
entry:0 %br_ln58 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
for.inc.split:0 %i1 = phi i7 0, void %entry, i7 %i, void %for.inc.split, i7 0, void %for.end

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:2 %zext_ln58 = zext i7 %i1

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %in_addr = getelementptr i6 %in_r, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="7">
<![CDATA[
for.inc.split:6 %in_load = load i7 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:10 %or_ln58 = or i7 %i1, i7 1

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:11 %zext_ln62 = zext i7 %or_ln58

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %in_addr_1 = getelementptr i6 %in_r, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="7">
<![CDATA[
for.inc.split:13 %in_load_1 = load i7 %in_addr_1

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:17 %i = add i7 %i1, i7 2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:18 %icmp_ln58 = icmp_ult  i7 %i, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:19 %br_ln58 = br i1 %icmp_ln58, void %for.end, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.end:1 %br_ln64 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="7">
<![CDATA[
for.inc.split:6 %in_load = load i7 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc.split:7 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %in_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %out_addr = getelementptr i7 %out_r, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:9 %store_ln62 = store i7 %shl_ln, i7 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="7">
<![CDATA[
for.inc.split:13 %in_load_1 = load i7 %in_addr_1

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc.split:14 %shl_ln62_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %in_load_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln62_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %out_addr_1 = getelementptr i7 %out_r, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:16 %store_ln62 = store i7 %shl_ln62_1, i7 %out_addr_1

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.end:0 %return_ln64 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="i1" fromId="39" toId="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="41" from="br_ln58" to="i1" fromId="4" toId="5">
</dataflow>
<dataflow id="42" from="i" to="i1" fromId="13" toId="5">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="43" from="br_ln58" to="i1" fromId="15" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="44" from="StgValue_39" to="i1" fromId="39" toId="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="45" from="br_ln64" to="i1" fromId="16" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="46" from="i1" to="zext_ln58" fromId="5" toId="6">
</dataflow>
<dataflow id="47" from="in_r" to="in_addr" fromId="37" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_48" to="in_addr" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="zext_ln58" to="in_addr" fromId="6" toId="7">
</dataflow>
<dataflow id="51" from="in_addr" to="in_load" fromId="7" toId="8">
</dataflow>
<dataflow id="52" from="i1" to="or_ln58" fromId="5" toId="9">
</dataflow>
<dataflow id="54" from="StgValue_53" to="or_ln58" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="or_ln58" to="zext_ln62" fromId="9" toId="10">
</dataflow>
<dataflow id="56" from="in_r" to="in_addr_1" fromId="37" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_48" to="in_addr_1" fromId="48" toId="11">
</dataflow>
<dataflow id="58" from="zext_ln62" to="in_addr_1" fromId="10" toId="11">
</dataflow>
<dataflow id="59" from="in_addr_1" to="in_load_1" fromId="11" toId="12">
</dataflow>
<dataflow id="60" from="i1" to="i" fromId="5" toId="13">
</dataflow>
<dataflow id="62" from="StgValue_61" to="i" fromId="61" toId="13">
</dataflow>
<dataflow id="63" from="i" to="icmp_ln58" fromId="13" toId="14">
</dataflow>
<dataflow id="65" from="StgValue_64" to="icmp_ln58" fromId="64" toId="14">
</dataflow>
<dataflow id="66" from="icmp_ln58" to="br_ln58" fromId="14" toId="15">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="67" toId="17">
</dataflow>
<dataflow id="70" from="StgValue_69" to="empty" fromId="69" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_69" to="empty" fromId="69" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_69" to="empty" fromId="69" toId="17">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecPipeline" to="specpipeline_ln60" fromId="73" toId="18">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specpipeline_ln60" fromId="75" toId="18">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specpipeline_ln60" fromId="77" toId="18">
</dataflow>
<dataflow id="79" from="StgValue_77" to="specpipeline_ln60" fromId="77" toId="18">
</dataflow>
<dataflow id="80" from="StgValue_77" to="specpipeline_ln60" fromId="77" toId="18">
</dataflow>
<dataflow id="82" from="empty_0" to="specpipeline_ln60" fromId="81" toId="18">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopName" to="specloopname_ln58" fromId="83" toId="19">
</dataflow>
<dataflow id="86" from="empty_2" to="specloopname_ln58" fromId="85" toId="19">
</dataflow>
<dataflow id="87" from="in_addr" to="in_load" fromId="7" toId="20">
</dataflow>
<dataflow id="89" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="shl_ln" fromId="88" toId="21">
</dataflow>
<dataflow id="90" from="in_load" to="shl_ln" fromId="20" toId="21">
</dataflow>
<dataflow id="92" from="StgValue_91" to="shl_ln" fromId="91" toId="21">
</dataflow>
<dataflow id="93" from="out_r" to="out_addr" fromId="38" toId="22">
</dataflow>
<dataflow id="94" from="StgValue_48" to="out_addr" fromId="48" toId="22">
</dataflow>
<dataflow id="95" from="zext_ln58" to="out_addr" fromId="6" toId="22">
</dataflow>
<dataflow id="96" from="shl_ln" to="store_ln62" fromId="21" toId="23">
</dataflow>
<dataflow id="97" from="out_addr" to="store_ln62" fromId="22" toId="23">
</dataflow>
<dataflow id="98" from="in_addr_1" to="in_load_1" fromId="11" toId="24">
</dataflow>
<dataflow id="99" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="shl_ln62_1" fromId="88" toId="25">
</dataflow>
<dataflow id="100" from="in_load_1" to="shl_ln62_1" fromId="24" toId="25">
</dataflow>
<dataflow id="101" from="StgValue_91" to="shl_ln62_1" fromId="91" toId="25">
</dataflow>
<dataflow id="102" from="out_r" to="out_addr_1" fromId="38" toId="26">
</dataflow>
<dataflow id="103" from="StgValue_48" to="out_addr_1" fromId="48" toId="26">
</dataflow>
<dataflow id="104" from="zext_ln62" to="out_addr_1" fromId="10" toId="26">
</dataflow>
<dataflow id="105" from="shl_ln62_1" to="store_ln62" fromId="25" toId="27">
</dataflow>
<dataflow id="106" from="out_addr_1" to="store_ln62" fromId="26" toId="27">
</dataflow>
<dataflow id="107" from="icmp_ln58" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="108" from="icmp_ln58" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
