# Computer Architecture Laboratory Assessment
It's CSC208 (Computer Architecture) laboratory assessment for graduate students. We will be using [Verilog](https://en.wikipedia.org/wiki/Verilog) as a hardware programming language and [EDAPlayground](https://www.edaplayground.com/) as IDE & Simulator.

# Verilog introduction
1. Circuit Design Code - https://www.youtube.com/watch?v=q1QwC3YlHG0
1. Testbench code - https://www.youtube.com/watch?v=TtqZ-DwUYk4

# Sample code
1. AND Gate - https://www.edaplayground.com/x/cgHR
2. Half Adder - https://www.edaplayground.com/x/jEZd
3. Full Adder - https://www.edaplayground.com/x/V8P2
