library verilog;
use verilog.vl_types.all;
entity key_wrapper_1 is
    port(
        key_in          : in     vl_logic_vector(63 downto 0);
        round_number    : in     vl_logic_vector(4 downto 0);
        kout            : out    vl_logic_vector(47 downto 0)
    );
end key_wrapper_1;
