/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module _4bitShiftRegister(clk, areset, load, ena, data, q);
  input clk;
  wire clk;
  input areset;
  wire areset;
  input load;
  wire load;
  input ena;
  wire ena;
  input [3:0] data;
  wire [3:0] data;
  output [3:0] q;
  reg [3:0] q;
  wire [3:0] _00_;
  wire _01_;
  wire [3:0] _02_;
  always @(posedge clk, posedge areset)
    if (areset) q[0] <= 1'h0;
    else if (_01_) q[0] <= _00_[0];
  always @(posedge clk, posedge areset)
    if (areset) q[1] <= 1'h0;
    else if (_01_) q[1] <= _00_[1];
  always @(posedge clk, posedge areset)
    if (areset) q[2] <= 1'h0;
    else if (_01_) q[2] <= _00_[2];
  always @(posedge clk, posedge areset)
    if (areset) q[3] <= 1'h0;
    else if (_01_) q[3] <= _00_[3];
  assign _01_ = load | ena;
  assign _00_[2] = load ? data[2] : _02_[2];
  assign _00_[3] = load ? data[3] : _02_[3];
  assign _02_[0] = ena ? q[1] : 1'hx;
  assign _02_[1] = ena ? q[2] : 1'hx;
  assign _02_[2] = ena ? q[3] : 1'hx;
  assign _02_[3] = ena ? 1'h0 : 1'hx;
  assign _00_[0] = load ? data[0] : _02_[0];
  assign _00_[1] = load ? data[1] : _02_[1];
endmodule
