Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 14 19:52:52 2024
| Host         : DESKTOP-8K57F3Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Vedic_8x8_timing_summary_routed.rpt -pb Vedic_8x8_timing_summary_routed.pb -rpx Vedic_8x8_timing_summary_routed.rpx -warn_on_violation
| Design       : Vedic_8x8
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.585ns  (logic 3.910ns (33.755%)  route 7.674ns (66.245%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=35, routed)          2.325     3.127    a_IBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.053     3.180 r  result_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.603     3.782    V1/temp5[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     3.835 r  result_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.707     4.543    V1/A3/c2
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.063     4.606 r  result_OBUF[9]_inst_i_5/O
                         net (fo=3, routed)           0.558     5.164    temp1[6]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.170     5.334 r  result_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.801     6.135    result_OBUF[9]_inst_i_2_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.188 r  result_OBUF[12]_inst_i_2/O
                         net (fo=4, routed)           0.575     6.762    result_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.065     6.827 r  result_OBUF[15]_inst_i_4/O
                         net (fo=3, routed)           0.519     7.347    result_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.168     7.515 r  result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.586     9.101    result_OBUF[15]
    P20                  OBUF (Prop_obuf_I_O)         2.484    11.585 r  result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.585    result[15]
    P20                                                               r  result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.388ns  (logic 3.903ns (34.272%)  route 7.485ns (65.728%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=35, routed)          2.325     3.127    a_IBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.053     3.180 r  result_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.603     3.782    V1/temp5[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     3.835 r  result_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.707     4.543    V1/A3/c2
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.063     4.606 r  result_OBUF[9]_inst_i_5/O
                         net (fo=3, routed)           0.558     5.164    temp1[6]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.170     5.334 r  result_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.801     6.135    result_OBUF[9]_inst_i_2_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.188 r  result_OBUF[12]_inst_i_2/O
                         net (fo=4, routed)           0.575     6.762    result_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.065     6.827 r  result_OBUF[15]_inst_i_4/O
                         net (fo=3, routed)           0.344     7.172    result_OBUF[15]_inst_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.168     7.340 r  result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.572     8.912    result_OBUF[14]
    M21                  OBUF (Prop_obuf_I_O)         2.476    11.388 r  result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.388    result[14]
    M21                                                               r  result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.334ns  (logic 3.783ns (33.380%)  route 7.550ns (66.620%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=35, routed)          2.325     3.127    a_IBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.053     3.180 r  result_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.603     3.782    V1/temp5[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     3.835 r  result_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.707     4.543    V1/A3/c2
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.063     4.606 r  result_OBUF[9]_inst_i_5/O
                         net (fo=3, routed)           0.702     5.308    temp1[6]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.170     5.478 r  result_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.579     6.056    result_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.053     6.109 r  result_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.580     6.689    result_OBUF[10]_inst_i_2_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.053     6.742 r  result_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.591     7.333    result_OBUF[15]_inst_i_3_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I2_O)        0.053     7.386 r  result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.464     8.850    result_OBUF[13]
    M22                  OBUF (Prop_obuf_I_O)         2.484    11.334 r  result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.334    result[13]
    M22                                                               r  result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.289ns  (logic 3.777ns (33.455%)  route 7.512ns (66.545%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=35, routed)          2.325     3.127    a_IBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.053     3.180 r  result_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.603     3.782    V1/temp5[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     3.835 r  result_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.707     4.543    V1/A3/c2
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.063     4.606 r  result_OBUF[9]_inst_i_5/O
                         net (fo=3, routed)           0.702     5.308    temp1[6]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.170     5.478 r  result_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.579     6.056    result_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.053     6.109 r  result_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.580     6.689    result_OBUF[10]_inst_i_2_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.053     6.742 r  result_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.558     7.300    result_OBUF[15]_inst_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.053     7.353 r  result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.459     8.812    result_OBUF[12]
    P23                  OBUF (Prop_obuf_I_O)         2.477    11.289 r  result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.289    result[12]
    P23                                                               r  result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.068ns  (logic 3.777ns (34.123%)  route 7.292ns (65.877%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=35, routed)          2.325     3.127    a_IBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.053     3.180 r  result_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.603     3.782    V1/temp5[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     3.835 r  result_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.707     4.543    V1/A3/c2
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.063     4.606 r  result_OBUF[9]_inst_i_5/O
                         net (fo=3, routed)           0.702     5.308    temp1[6]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.170     5.478 r  result_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.579     6.056    result_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.053     6.109 r  result_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.580     6.689    result_OBUF[10]_inst_i_2_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.053     6.742 r  result_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.383     7.125    result_OBUF[15]_inst_i_3_n_0
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.053     7.178 r  result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.413     8.591    result_OBUF[11]
    N23                  OBUF (Prop_obuf_I_O)         2.477    11.068 r  result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.068    result[11]
    N23                                                               r  result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.974ns  (logic 3.730ns (33.987%)  route 7.244ns (66.013%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=35, routed)          2.325     3.127    a_IBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.053     3.180 r  result_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.603     3.782    V1/temp5[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     3.835 r  result_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.707     4.543    V1/A3/c2
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.063     4.606 r  result_OBUF[9]_inst_i_5/O
                         net (fo=3, routed)           0.558     5.164    temp1[6]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.170     5.334 r  result_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.801     6.135    result_OBUF[9]_inst_i_2_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.053     6.188 r  result_OBUF[12]_inst_i_2/O
                         net (fo=4, routed)           0.820     7.008    result_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.053     7.061 r  result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.430     8.491    result_OBUF[10]
    N21                  OBUF (Prop_obuf_I_O)         2.483    10.974 r  result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.974    result[10]
    N21                                                               r  result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 3.728ns (34.808%)  route 6.981ns (65.192%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=35, routed)          2.325     3.127    a_IBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.053     3.180 r  result_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.603     3.782    V1/temp5[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     3.835 r  result_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.595     4.430    V1/A3/c2
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.063     4.493 r  result_OBUF[8]_inst_i_9/O
                         net (fo=2, routed)           0.574     5.067    V1/A3/c3
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.170     5.237 r  result_OBUF[12]_inst_i_8/O
                         net (fo=7, routed)           0.716     5.954    A1/c3
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.053     6.007 r  result_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.759     6.766    A3/F5/s0__0
    SLICE_X2Y19          LUT4 (Prop_lut4_I2_O)        0.053     6.819 r  result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.409     8.228    result_OBUF[9]
    N22                  OBUF (Prop_obuf_I_O)         2.481    10.709 r  result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.709    result[9]
    N22                                                               r  result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.610ns  (logic 3.704ns (34.913%)  route 6.906ns (65.087%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=35, routed)          2.325     3.127    a_IBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.053     3.180 r  result_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.603     3.782    V1/temp5[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     3.835 r  result_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.595     4.430    V1/A3/c2
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.063     4.493 r  result_OBUF[8]_inst_i_9/O
                         net (fo=2, routed)           0.574     5.067    V1/A3/c3
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.170     5.237 r  result_OBUF[12]_inst_i_8/O
                         net (fo=7, routed)           0.716     5.954    A1/c3
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.053     6.007 r  result_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.696     6.703    A3/F5/s0__0
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.053     6.756 r  result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.397     8.153    result_OBUF[8]
    R21                  OBUF (Prop_obuf_I_O)         2.458    10.610 r  result_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.610    result[8]
    R21                                                               r  result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.713ns  (logic 3.524ns (36.277%)  route 6.190ns (63.723%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=35, routed)          2.325     3.127    a_IBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.053     3.180 r  result_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.603     3.782    V1/temp5[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     3.835 r  result_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.707     4.543    V1/A3/c2
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.053     4.596 r  result_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.687     5.283    A1/F3/s0__0
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.053     5.336 r  result_OBUF[8]_inst_i_3/O
                         net (fo=2, routed)           0.467     5.803    temp5[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.053     5.856 r  result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.400     7.256    result_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         2.457     9.713 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.713    result[7]
    P21                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 3.485ns (39.009%)  route 5.448ns (60.991%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=35, routed)          2.325     3.127    a_IBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.053     3.180 r  result_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.603     3.782    V1/temp5[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     3.835 r  result_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.707     4.543    V1/A3/c2
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.053     4.596 r  result_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.528     5.124    A1/F3/s0__0
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.053     5.177 r  result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.285     6.462    result_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         2.471     8.933 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.933    result[6]
    R22                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.370ns (64.084%)  route 0.768ns (35.916%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  b_IBUF[2]_inst/O
                         net (fo=18, routed)          0.460     0.518    b_IBUF[2]
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.028     0.546 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.308     0.854    result_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         1.283     2.138 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.138    result[2]
    T20                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.405ns (64.905%)  route 0.760ns (35.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 r  b_IBUF[4]_inst/O
                         net (fo=18, routed)          0.405     0.484    b_IBUF[4]
    SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.028     0.512 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.355     0.867    result_OBUF[4]
    T24                  OBUF (Prop_obuf_I_O)         1.298     2.165 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.165    result[4]
    T24                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.405ns (63.423%)  route 0.810ns (36.577%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 r  b_IBUF[4]_inst/O
                         net (fo=18, routed)          0.455     0.534    b_IBUF[4]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.028     0.562 r  result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.355     0.917    result_OBUF[5]
    R23                  OBUF (Prop_obuf_I_O)         1.298     2.216 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.216    result[5]
    R23                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.392ns (62.473%)  route 0.836ns (37.527%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  b_IBUF[1]_inst/O
                         net (fo=12, routed)          0.529     0.606    b_IBUF[1]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.028     0.634 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.307     0.941    result_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         1.287     2.228 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.228    result[1]
    R20                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.387ns (61.790%)  route 0.858ns (38.210%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b_IBUF[6]_inst/O
                         net (fo=24, routed)          0.468     0.541    b_IBUF[6]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.028     0.569 r  result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.390     0.959    result_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         1.286     2.245 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.245    result[7]
    P21                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.401ns (61.377%)  route 0.882ns (38.623%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b_IBUF[6]_inst/O
                         net (fo=24, routed)          0.544     0.617    b_IBUF[6]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.028     0.645 r  result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.338     0.983    result_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         1.300     2.283 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.283    result[6]
    R22                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.388ns (60.194%)  route 0.918ns (39.806%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  b_IBUF[2]_inst/O
                         net (fo=18, routed)          0.609     0.668    b_IBUF[2]
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.028     0.696 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.308     1.004    result_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         1.301     2.305 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.305    result[3]
    T25                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.436ns (57.707%)  route 1.052ns (42.293%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  b_IBUF[7]_inst/O
                         net (fo=16, routed)          0.427     0.520    b_IBUF[7]
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.028     0.548 r  result_OBUF[8]_inst_i_4/O
                         net (fo=4, routed)           0.241     0.790    temp3[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.028     0.818 r  result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.384     1.201    result_OBUF[8]
    R21                  OBUF (Prop_obuf_I_O)         1.287     2.488 r  result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.488    result[8]
    R21                                                               r  result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.442ns (57.051%)  route 1.085ns (42.949%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  b_IBUF[0]_inst/O
                         net (fo=16, routed)          0.780     0.856    b_IBUF[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.031     0.887 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.306     1.193    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.335     2.527 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.527    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.514ns (58.210%)  route 1.087ns (41.790%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 r  b_IBUF[4]_inst/O
                         net (fo=18, routed)          0.504     0.583    b_IBUF[4]
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.029     0.612 r  result_OBUF[12]_inst_i_6/O
                         net (fo=2, routed)           0.107     0.719    A2/F5/s0__0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.068     0.787 r  result_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.076     0.863    result_OBUF[10]_inst_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.028     0.891 r  result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.399     1.291    result_OBUF[9]
    N22                  OBUF (Prop_obuf_I_O)         1.310     2.601 r  result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.601    result[9]
    N22                                                               r  result[9] (OUT)
  -------------------------------------------------------------------    -------------------





