// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_POLL_START (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_samples,
        data_in_dout,
        data_in_empty_n,
        data_in_read,
        startOffset_in_dout,
        startOffset_in_empty_n,
        startOffset_in_read,
        n_out,
        n_out_ap_vld,
        n_2_out,
        n_2_out_ap_vld,
        circ_buf_re_address1,
        circ_buf_re_ce1,
        circ_buf_re_we1,
        circ_buf_re_d1,
        circ_buf_im_address1,
        circ_buf_im_ce1,
        circ_buf_im_we1,
        circ_buf_im_d1,
        ap_return
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_state4 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] num_samples;
input  [31:0] data_in_dout;
input   data_in_empty_n;
output   data_in_read;
input  [15:0] startOffset_in_dout;
input   startOffset_in_empty_n;
output   startOffset_in_read;
output  [30:0] n_out;
output   n_out_ap_vld;
output  [30:0] n_2_out;
output   n_2_out_ap_vld;
output  [12:0] circ_buf_re_address1;
output   circ_buf_re_ce1;
output   circ_buf_re_we1;
output  [15:0] circ_buf_re_d1;
output  [12:0] circ_buf_im_address1;
output   circ_buf_im_ce1;
output   circ_buf_im_we1;
output  [15:0] circ_buf_im_d1;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_in_read;
reg n_out_ap_vld;
reg n_2_out_ap_vld;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    data_in_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_grp1;
reg   [0:0] icmp_ln89_reg_219;
reg   [30:0] n_1_reg_213;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_state3_pp0_stage0_iter1_grp1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln89_fu_160_p2;
wire   [30:0] n_3_fu_165_p2;
reg   [30:0] n_3_reg_223;
wire   [0:0] tmp_2_nbreadreq_fu_74_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_predicate_tran3to4_state2;
reg    ap_condition_pp0_flush_enable;
reg   [0:0] ap_phi_mux_UnifiedRetVal_phi_fu_140_p4;
reg   [0:0] UnifiedRetVal_reg_136;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln91_fu_195_p1;
reg   [30:0] n_fu_64;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001_grp1;
reg    circ_buf_re_we1_local;
wire   [15:0] trunc_ln91_fu_179_p1;
reg    circ_buf_re_ce1_local;
reg    circ_buf_im_we1_local;
reg    circ_buf_im_ce1_local;
wire   [31:0] zext_ln89_fu_156_p1;
wire   [12:0] trunc_ln89_fu_176_p1;
reg   [0:0] ap_return_preg;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg   [1:0] ap_exit_tran_regpp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 n_fu_64 = 31'd0;
#0 ap_return_preg = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_140_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln89_reg_219 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        UnifiedRetVal_reg_136 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        UnifiedRetVal_reg_136 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        if ((icmp_ln89_fu_160_p2 == 1'd0)) begin
                        ap_exit_tran_regpp0[0] <= 1'b1;
        end else if ((ap_predicate_tran3to4_state2 == 1'b1)) begin
                        ap_exit_tran_regpp0[0] <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        n_fu_64 <= 31'd0;
    end else if (((tmp_2_nbreadreq_fu_74_p3 == 1'd0) & (icmp_ln89_fu_160_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_fu_64 <= n_3_fu_165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln89_reg_219 <= icmp_ln89_fu_160_p2;
        n_1_reg_213 <= n_fu_64;
        n_3_reg_223 <= n_3_fu_165_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((icmp_ln89_fu_160_p2 == 1'd0) | (ap_predicate_tran3to4_state2 == 1'b1)))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln89_reg_219 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_140_p4 = 1'd0;
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_140_p4 = UnifiedRetVal_reg_136;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_140_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_im_ce1_local = 1'b1;
    end else begin
        circ_buf_im_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln89_reg_219 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_im_we1_local = 1'b1;
    end else begin
        circ_buf_im_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_re_ce1_local = 1'b1;
    end else begin
        circ_buf_re_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln89_reg_219 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_re_we1_local = 1'b1;
    end else begin
        circ_buf_re_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln89_reg_219 == 1'd1) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_in_blk_n = data_in_empty_n;
    end else begin
        data_in_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln89_reg_219 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_in_read = 1'b1;
    end else begin
        data_in_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((icmp_ln89_reg_219 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        n_2_out_ap_vld = 1'b1;
    end else begin
        n_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((icmp_ln89_reg_219 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        n_out_ap_vld = 1'b1;
    end else begin
        n_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_exit_tran_regpp0 == 2'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_exit_tran_regpp0 == 2'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1_grp1 = ((icmp_ln89_reg_219 == 1'd1) & (data_in_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_tran3to4_state2 = ((tmp_2_nbreadreq_fu_74_p3 == 1'd1) & (icmp_ln89_fu_160_p2 == 1'd1));
end

assign circ_buf_im_address1 = zext_ln91_fu_195_p1;

assign circ_buf_im_ce1 = circ_buf_im_ce1_local;

assign circ_buf_im_d1 = {{data_in_dout[31:16]}};

assign circ_buf_im_we1 = circ_buf_im_we1_local;

assign circ_buf_re_address1 = zext_ln91_fu_195_p1;

assign circ_buf_re_ce1 = circ_buf_re_ce1_local;

assign circ_buf_re_d1 = trunc_ln91_fu_179_p1;

assign circ_buf_re_we1 = circ_buf_re_we1_local;

assign icmp_ln89_fu_160_p2 = (($signed(zext_ln89_fu_156_p1) < $signed(num_samples)) ? 1'b1 : 1'b0);

assign n_2_out = n_3_reg_223;

assign n_3_fu_165_p2 = (n_fu_64 + 31'd1);

assign n_out = n_1_reg_213;

assign startOffset_in_read = 1'b0;

assign tmp_2_nbreadreq_fu_74_p3 = startOffset_in_empty_n;

assign trunc_ln89_fu_176_p1 = n_1_reg_213[12:0];

assign trunc_ln91_fu_179_p1 = data_in_dout[15:0];

assign zext_ln89_fu_156_p1 = n_fu_64;

assign zext_ln91_fu_195_p1 = trunc_ln89_fu_176_p1;

always @ (posedge ap_clk) begin
    ap_exit_tran_regpp0[1] <= 1'b0;
end

endmodule //module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_POLL_START
