[
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "CMOS 3.0 V core with versatile I/OSPI with multi-I/OSPI clock polarity and phase modes 0 and 3DDR optionExtended addressing: 24- or 32-bit address optionsSerial command set and footprint compatible with S25FL-A, S25FL-K, and S25FL-P SPI familiesMulti I/O command set and footprint compatible with S25FL-P SPI familyREAD commandsNormal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad DDRAutoBoot - Power up or reset and execute a Normal or Quad read command automatically at a preselected addressCommon flash interface (CFI) data for configuration informationProgramming (1.5 MBps)256- or 512-byte page programming buffer optionsQuad-input page programming (QPP) for slow clock systemsAutomatic ECC-internal hardware error correction code generation with single bit error correctionErase (0.5 to 0.65 MBps)Hybrid sector size option - Physical set of thirty two 4-KB sectors at top or bottom of address space with all remaining sectors of 64 KB, for compatibility with prior generation S25FL devices.Uniform sector option - always erase 256-KB blocks for software compatibility with higher density and future devices.Cycling endurance100,000 program-erase cycles, minimumData retention20 year data retention, minimumSecurity featuresOTP array of 1024 bytesBlock protectionStatus Register bits to control protection against program or erase of a contiguous range of sectors.Hardware and software control optionsAdvanced sector protection (ASP)Individual sector protection controlled by boot code or password65-nm MIRRORBIT™ technology with Eclipse architectureCore supply voltage: 2.7 V to 3.6 VI/O supply voltage: 1.65 V to 3.6 VSO16 and FBGA packagesDatasheetPlease read the Important Notice and Warnings at the end of this document001-98283 Rev. *Swww.infineon.compage 12022-08-10Logic block diagramTemperature range/grade:Industrial (40°C to +85°C)Industrial Plus (40°C to +105°C)Automotive AEC-Q100 grade 3 (40°C to +85°C)Automotive AEC-Q100 grade 2 (40°C to +105°C)Automotive AEC-Q100 grade 1 (40°C to +125°C)Packages (all Pb-free)16-lead SOIC (300 mil)WSON 6  8 mm- BGA-24 6  8 mm5  5 ball (FAB024) and 4  6 ball (FAC024) footprint optionsKnown good die (KGD) and known tested die"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "CMOS 3.0 V core with versatile I/O"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "SPI with multi-I/O"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "SPI clock polarity and phase modes 0 and 3DDR optionExtended addressing: 24- or 32-bit address optionsSerial command set and footprint compatible with S25FL-A, S25FL-K, and S25FL-P SPI familiesMulti I/O command set and footprint compatible with S25FL-P SPI family"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "SPI clock polarity and phase modes 0 and 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "DDR option"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Extended addressing: 24- or 32-bit address options"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Serial command set and footprint compatible with S25FL-A, S25FL-K, and S25FL-P SPI families"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Multi I/O command set and footprint compatible with S25FL-P SPI family"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "READ commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Normal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad DDRAutoBoot - Power up or reset and execute a Normal or Quad read command automatically at a preselected addressCommon flash interface (CFI) data for configuration information"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Normal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad DDR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "AutoBoot - Power up or reset and execute a Normal or Quad read command automatically at a preselected address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Common flash interface (CFI) data for configuration information"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Programming (1.5 MBps)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "256- or 512-byte page programming buffer optionsQuad-input page programming (QPP) for slow clock systemsAutomatic ECC-internal hardware error correction code generation with single bit error correction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "256- or 512-byte page programming buffer options"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Quad-input page programming (QPP) for slow clock systems"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Automatic ECC-internal hardware error correction code generation with single bit error correction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Erase (0.5 to 0.65 MBps)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Hybrid sector size option - Physical set of thirty two 4-KB sectors at top or bottom of address space with all remaining sectors of 64 KB, for compatibility with prior generation S25FL devices.Uniform sector option - always erase 256-KB blocks for software compatibility with higher density and future devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Hybrid sector size option - Physical set of thirty two 4-KB sectors at top or bottom of address space with all remaining sectors of 64 KB, for compatibility with prior generation S25FL devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Uniform sector option - always erase 256-KB blocks for software compatibility with higher density and future devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Cycling endurance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "100,000 program-erase cycles, minimum"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "100,000 program-erase cycles, minimum"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Data retention"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "20 year data retention, minimum"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "20 year data retention, minimum"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Security features"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "OTP array of 1024 bytesBlock protectionStatus Register bits to control protection against program or erase of a contiguous range of sectors.Hardware and software control optionsAdvanced sector protection (ASP)Individual sector protection controlled by boot code or password"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "OTP array of 1024 bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Block protection"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Status Register bits to control protection against program or erase of a contiguous range of sectors.Hardware and software control options"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Status Register bits to control protection against program or erase of a contiguous range of sectors."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Hardware and software control options"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Advanced sector protection (ASP)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Individual sector protection controlled by boot code or password"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Individual sector protection controlled by boot code or password"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "65-nm MIRRORBIT™ technology with Eclipse architecture"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Core supply voltage: 2.7 V to 3.6 V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "I/O supply voltage: 1.65 V to 3.6 V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "SO16 and FBGA packagesDatasheetPlease read the Important Notice and Warnings at the end of this document001-98283 Rev. *Swww.infineon.compage 12022-08-10Logic block diagram"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "SO16 and FBGA packages"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Datasheet"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Please read the Important Notice and Warnings at the end of this document"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "001-98283 Rev. *S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "www.infineon.com"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "page 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "2022-08-10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Logic block diagram"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Temperature range/grade:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Industrial (40°C to +85°C)Industrial Plus (40°C to +105°C)Automotive AEC-Q100 grade 3 (40°C to +85°C)Automotive AEC-Q100 grade 2 (40°C to +105°C)Automotive AEC-Q100 grade 1 (40°C to +125°C)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Industrial (40°C to +85°C)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Industrial Plus (40°C to +105°C)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Automotive AEC-Q100 grade 3 (40°C to +85°C)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Automotive AEC-Q100 grade 2 (40°C to +105°C)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Automotive AEC-Q100 grade 1 (40°C to +125°C)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Packages (all Pb-free)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "16-lead SOIC (300 mil)WSON 6  8 mm- BGA-24 6  8 mm5  5 ball (FAB024) and 4  6 ball (FAC024) footprint optionsKnown good die (KGD) and known tested die"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "16-lead SOIC (300 mil)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "WSON 6  8 mm"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "- BGA-24 6  8 mm"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "5  5 ball (FAB024) and 4  6 ball (FAC024) footprint optionsKnown good die (KGD) and known tested die"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "5  5 ball (FAB024) and 4  6 ball (FAC024) footprint options"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Known good die (KGD) and known tested die"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Data Path"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "SRAM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "I/O"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "X Decoders"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "MIRRORBIT™"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "SI/IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "SO/IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Y Decoders"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "WP#/IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Data Latch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "Control Logic"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "HOLD#/IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Features",
        "Text": "RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Logic block diagram",
        "Text": "Performance summary"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Table 1    Maximum read rates with the same core and I/O voltage (VIO = VCC = 2.7 V to 3.6 V)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Clock rate (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "MBps"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "6.25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Fast Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "16.6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Dual Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Quad Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "52"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Table 2    Maximum read rates with lower I/O voltage (VIO = 1.65 V to 2.7 V, VCC = 2.7 V to 3.6 V)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Clock rate (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "MBps"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "6.25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Fast Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "8.25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Dual Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "16.5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Quad Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "33"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Table 3    Maximum read rates DDR (VIO = VCC = 3 V to 3.6 V)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Clock rate (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "MBps"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Fast Read DDR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Dual Read DDR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Quad Read DDR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Table 4    Typical program and erase rates"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Operation"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "KBps"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Page programming (256-byte page buffer - Hybrid sector option)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "1000"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Page programming (512-byte page buffer - Uniform sector option)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "1500"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "4-KB physical sector erase (Hybrid sector option)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "64-KB physical sector erase (Hybrid sector option)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "500"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "256-KB logical sector erase (Uniform sector option)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "500"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Table 5    Current consumption"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Operation"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Current (mA)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Serial read 50 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "16 (max)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Serial read 133 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "33 (max)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Quad read 104 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "61 (max)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Quad DDR read 80 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "90 (max)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Program"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "100 (max)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Erase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "100 (max)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "Standby"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Performance summary",
        "Text": "0.07 (typ)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Features                                                           1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Logic block diagram                                                   2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Performance summary                                                  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Table of contents                                                      4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Overview                                                         9General description                                                   9Migration notes                                                     9Features comparison                                                 9Known differences from prior generations                                    10Error reporting                                                   10Secure silicon region (OTP)                                           10Configuration Register Freeze bit                                        10Sector Erase commands                                             10Deep power down                                                 11New features                                                    11Serial peripheral interface with multiple input / output (SPI-MIO)                       12Pinouts and signal descriptions                                           13SOIC 16 pinout diagram                                               13WSON pinout diagram                                                 13FAB024 pinout diagram                                                13FAC024 pinout diagram                                                14Special handling instructions for FBGA packages                                 14Input/output summary                                                15Address and data configuration                                           15RESET#                                                         16Serial Clock (SCK)                                                   16Chip Select (CS#)                                                   16Serial Input (SI) / IO0                                                16Serial Output (SO) / IO1                                               17Write Protect (WP#) / IO2                                              17Hold (HOLD#) / IO3                                                  17Core Voltage Supply (VCC)                                              18Versatile I/O Power Supply (VIO)                                          18Supply and Signal Ground (VSS)                                          18Not Connected (NC)                                                 18Reserved for Future Use (RFU)                                           18Do Not Use (DNU)                                                  18Block diagrams                                                    19Signal protocols                                                     20SPI clock modes                                                    20SDR                                                          20DDR                                                          20Command protocol                                                  21Command sequence examples                                           22Interface states                                                    25Power-off                                                       26Low power hardware data protection                                       26Power-on (cold) reset                                                26Hardware (warm) reset                                               26Interface standby                                                  26Instruction cycle                                                   27Hold                                                          27Single input cycle - Host to Memory transfer                                   27Single latency (dummy) cycle                                            27Single output cycle - Memory to Host transfer                                  28Dual input cycle - Host to Memory transfer                                   28Dual latency (dummy) cycle                                            28Dual output cycle - Memory to Host transfer                                  28QPP or QOR address input cycle                                         28Quad input cycle - Host to Memory transfer                                   28Quad latency (dummy) cycle                                           29Quad output cycle - Memory to Host transfer                                  29DDR single input cycle - Host to Memory transfer                                29DDR dual input cycle - Host to Memory transfer                                 29DDR Quad input cycle - Host to Memory transfer                                29DDR latency cycle                                                 29DDR single output cycle - Memory to Host transfer                               30DDR dual output cycle - Memory to Host transfer                                30DDR Quad output cycle - Memory to Host transfer                               30Configuration Register effects on the interface                                   30Data protection                                                    30Power-up                                                       30Low power                                                      30Clock pulse count                                                  30Electrical specifications                                                31Absolute maximum ratings                                              31Thermal resistance                                                  31Operating ranges                                                   32Power supply voltages                                               32Temperature ranges                                                 32Input signal overshoot                                                32Power-up and power-down.                                             33DC characteristics                                                   34Active power and standby power modes                                     36Timing specifications                                                 37Key to switching waveforms                                             37AC test conditions                                                   37Capacitance characteristics                                             38Reset                                                          38Power-on (cold) reset                                                38Hardware (warm) reset                                               39SDR AC characteristics                                                 40Clock timing                                                     42Input / output timing                                                42DDR AC characteristics                                                44DDR input timing                                                   44DDR output timing                                                  45DDR data valid timing using DLP                                         45Address space maps                                                  47Overview                                                        47Extended address                                                  47Multiple address spaces                                               47Flash memory array                                                  47ID-CFI address space                                                 49OTP address space                                                  49Registers                                                         51Status Register 1 (SR1)                                                 51Configuration Register 1 (CR1)                                            53Status Register 2 (SR2)                                                 56AutoBoot Register                                                   57Bank Address Register                                                 57ECC Status Register (ECCSR)                                             58ASP Register (ASPR)                                                  58Password Register (PASS).                                              59PPB Lock Register (PPBL)                                               59PPB Access Register (PPBAR)                                           60DYB Access Register (DYBAR)                                            60SPI DDR Data Learning Registers                                         60Embedded algorithm performance tables                                     62Data protection                                                    63Secure silicon region (OTP)                                             63Reading OTP memory space                                            63Programming OTP memory space                                       63Infineon programmed random number                                     63Lock bytes                                                     63Write Enable command                                               63Block protection                                                   64Freeze bit                                                      64Write Protect signal.                                                65Advanced sector protection                                             65ASP Register                                                    66Persistent protection bits                                             66Dynamic protection bits                                              67PPB Lock Bit (PPBL[0])                                              67Sector protection states summary                                        67Persistent Protection mode                                            67Password Protection mode                                            68Commands                                                       69Command set summary                                               70Extended addressing                                                70Read device identification                                             74Register read or write                                               74Monitoring operation status.                                          74Configuration                                                   74Read flash array                                                  74Program flash array                                                75Erase flash array                                                  75OTP, block protection, and advanced sector protection.                            75Reset                                                        75Reserved                                                      75Identification commands                                              76Read Identification - REMS (Read_ID or REMS 90h)                               76Read Identification (RDID 9Fh)                                          77Read Electronic Signature (RES) (ABh)                                     78Register access commands                                             78Read Status Register-1 (RDSR1 05h)                                       78Read Status Register-2 (RDSR2 07h)                                       79Read Configuration Register (RDCR 35h)                                     79Bank Register Read (BRRD 16h)                                          79Bank Register Write (BRWR 17h)                                         80Bank Register Access (BRAC B9h)                                         80Write Registers (WRR 01h)                                            81Write Enable (WREN 06h)                                             83Write Disable (WRDI 04h)                                             84Clear Status Register (CLSR 30h)                                        84ECC Status Register Read (ECCRD 18h)                                     85AutoBoot                                                     85AutoBoot Register Read (ABRD 14h)                                      87AutoBoot Register Write (ABWR 15h)                                      87Program NVDLR (PNVDLR 43h)                                         88Write VDLR (WVDLR 4Ah)                                            88Data Learning Pattern Read (DLPRD 41h).                                   89Read memory array commands                                           89Read (Read 03h or 4READ 13h)                                          90Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)                                91Dual Output Read (DOR 3Bh or 4DOR 3Ch)                                    92Quad Output Read (QOR 6Bh or 4QOR 6Ch)                                   93Dual I/O Read (DIOR BBh or 4DIOR BCh)                                     95Quad I/O Read (QIOR EBh or 4QIOR ECh)                                    97DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)                                    99DDR Dual I/O Read (BDh, BEh)                                          102DDR Quad I/O Read (EDh, EEh)                                         104Program flash array commands                                         106Program granularity                                               106Automatic ECC                                                 106Page programming                                               107Single byte programming                                           107Page Program (PP 02h or 4PP 12h)                                      107Quad Page Program (QPP 32h or 38h, or 4QPP 34h)                              109Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)                          111Erase flash array commands                                           112Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)                              112Sector Erase (SE D8h or 4SE DCh)                                       113Bulk Erase (BE 60h or C7h)                                            114Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)                     115One Time Program Array commands                                       118OTP Program (OTPP 42h)                                            118OTP Read (OTPR 4Bh)                                              118Advanced Sector Protection commands                                     119ASP Read (ASPRD 2Bh)                                              119ASP Program (ASPP 2Fh)                                            119DYB Read (DYBRD E0h)                                              120DYB Write (DYBWR E1h)                                             120PPB Read (PPBRD E2h)                                             121PPB Program (PPBP E3h)                                            121PPB Erase (PPBE E4h)                                              122PPB Lock Bit Read (PLBRD A7h)                                        122PPB Lock Bit Write (PLBWR A6h)                                        122Password Read (PASSRD E7h)                                        123Password Program (PASSP E8h)                                       123Password Unlock (PASSU E9h)                                        124Reset commands                                                  125Software Reset command (RESET F0h)                                    125Mode Bit Reset (MBR FFh)                                            125Data integrity                                                    126Erase endurance                                                  126Data retention                                                    126Device identification                                                127Command summary                                                127Device ID and common flash interface (ID-CFI) address map                          129Field definitions                                                  129Device ID and common flash interface (ID-CFI) ASO map — Automotive only                 144Registers                                                       144Initial delivery state                                                 148Physical interface                                                  149Package diagrams                                                  150Ordering information                                                154Ordering part number                                               154Valid combinations — Standard                                          155Valid combinations — Automotive grade / AEC-Q100                              156Acronyms                                                       157"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Overview                                                         9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "General description                                                   9Migration notes                                                     9Features comparison                                                 9Known differences from prior generations                                    10Error reporting                                                   10Secure silicon region (OTP)                                           10Configuration Register Freeze bit                                        10Sector Erase commands                                             10Deep power down                                                 11New features                                                    11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "General description                                                   9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Migration notes                                                     9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Features comparison                                                 9Known differences from prior generations                                    10Error reporting                                                   10Secure silicon region (OTP)                                           10Configuration Register Freeze bit                                        10Sector Erase commands                                             10Deep power down                                                 11New features                                                    11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Features comparison                                                 9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Known differences from prior generations                                    10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Error reporting                                                   10Secure silicon region (OTP)                                           10Configuration Register Freeze bit                                        10Sector Erase commands                                             10Deep power down                                                 11New features                                                    11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Error reporting                                                   10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Secure silicon region (OTP)                                           10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Configuration Register Freeze bit                                        10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Sector Erase commands                                             10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Deep power down                                                 11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "New features                                                    11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Serial peripheral interface with multiple input / output (SPI-MIO)                       12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Pinouts and signal descriptions                                           13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "SOIC 16 pinout diagram                                               13WSON pinout diagram                                                 13FAB024 pinout diagram                                                13FAC024 pinout diagram                                                14Special handling instructions for FBGA packages                                 14Input/output summary                                                15Address and data configuration                                           15RESET#                                                         16Serial Clock (SCK)                                                   16Chip Select (CS#)                                                   16Serial Input (SI) / IO0                                                16Serial Output (SO) / IO1                                               17Write Protect (WP#) / IO2                                              17Hold (HOLD#) / IO3                                                  17Core Voltage Supply (VCC)                                              18Versatile I/O Power Supply (VIO)                                          18Supply and Signal Ground (VSS)                                          18Not Connected (NC)                                                 18Reserved for Future Use (RFU)                                           18Do Not Use (DNU)                                                  18Block diagrams                                                    19"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "SOIC 16 pinout diagram                                               13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "WSON pinout diagram                                                 13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "FAB024 pinout diagram                                                13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "FAC024 pinout diagram                                                14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Special handling instructions for FBGA packages                                 14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Input/output summary                                                15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Address and data configuration                                           15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "RESET#                                                         16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Serial Clock (SCK)                                                   16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Chip Select (CS#)                                                   16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Serial Input (SI) / IO0                                                16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Serial Output (SO) / IO1                                               17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Write Protect (WP#) / IO2                                              17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Hold (HOLD#) / IO3                                                  17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Core Voltage Supply (VCC)                                              18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Versatile I/O Power Supply (VIO)                                          18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Supply and Signal Ground (VSS)                                          18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Not Connected (NC)                                                 18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Reserved for Future Use (RFU)                                           18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Do Not Use (DNU)                                                  18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Block diagrams                                                    19"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Signal protocols                                                     20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "SPI clock modes                                                    20SDR                                                          20DDR                                                          20Command protocol                                                  21Command sequence examples                                           22Interface states                                                    25Power-off                                                       26Low power hardware data protection                                       26Power-on (cold) reset                                                26Hardware (warm) reset                                               26Interface standby                                                  26Instruction cycle                                                   27Hold                                                          27Single input cycle - Host to Memory transfer                                   27Single latency (dummy) cycle                                            27Single output cycle - Memory to Host transfer                                  28Dual input cycle - Host to Memory transfer                                   28Dual latency (dummy) cycle                                            28Dual output cycle - Memory to Host transfer                                  28QPP or QOR address input cycle                                         28Quad input cycle - Host to Memory transfer                                   28Quad latency (dummy) cycle                                           29Quad output cycle - Memory to Host transfer                                  29DDR single input cycle - Host to Memory transfer                                29DDR dual input cycle - Host to Memory transfer                                 29DDR Quad input cycle - Host to Memory transfer                                29DDR latency cycle                                                 29DDR single output cycle - Memory to Host transfer                               30DDR dual output cycle - Memory to Host transfer                                30DDR Quad output cycle - Memory to Host transfer                               30Configuration Register effects on the interface                                   30Data protection                                                    30Power-up                                                       30Low power                                                      30Clock pulse count                                                  30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "SPI clock modes                                                    20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "SDR                                                          20DDR                                                          20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "SDR                                                          20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR                                                          20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Command protocol                                                  21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Command sequence examples                                           22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Command sequence examples                                           22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Interface states                                                    25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Power-off                                                       26Low power hardware data protection                                       26Power-on (cold) reset                                                26Hardware (warm) reset                                               26Interface standby                                                  26Instruction cycle                                                   27Hold                                                          27Single input cycle - Host to Memory transfer                                   27Single latency (dummy) cycle                                            27Single output cycle - Memory to Host transfer                                  28Dual input cycle - Host to Memory transfer                                   28Dual latency (dummy) cycle                                            28Dual output cycle - Memory to Host transfer                                  28QPP or QOR address input cycle                                         28Quad input cycle - Host to Memory transfer                                   28Quad latency (dummy) cycle                                           29Quad output cycle - Memory to Host transfer                                  29DDR single input cycle - Host to Memory transfer                                29DDR dual input cycle - Host to Memory transfer                                 29DDR Quad input cycle - Host to Memory transfer                                29DDR latency cycle                                                 29DDR single output cycle - Memory to Host transfer                               30DDR dual output cycle - Memory to Host transfer                                30DDR Quad output cycle - Memory to Host transfer                               30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Power-off                                                       26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Low power hardware data protection                                       26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Power-on (cold) reset                                                26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Hardware (warm) reset                                               26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Interface standby                                                  26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Instruction cycle                                                   27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Hold                                                          27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Single input cycle - Host to Memory transfer                                   27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Single latency (dummy) cycle                                            27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Single output cycle - Memory to Host transfer                                  28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Dual input cycle - Host to Memory transfer                                   28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Dual latency (dummy) cycle                                            28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Dual output cycle - Memory to Host transfer                                  28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "QPP or QOR address input cycle                                         28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Quad input cycle - Host to Memory transfer                                   28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Quad latency (dummy) cycle                                           29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Quad output cycle - Memory to Host transfer                                  29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR single input cycle - Host to Memory transfer                                29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR dual input cycle - Host to Memory transfer                                 29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR Quad input cycle - Host to Memory transfer                                29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR latency cycle                                                 29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR single output cycle - Memory to Host transfer                               30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR dual output cycle - Memory to Host transfer                                30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR Quad output cycle - Memory to Host transfer                               30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Configuration Register effects on the interface                                   30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Data protection                                                    30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Power-up                                                       30Low power                                                      30Clock pulse count                                                  30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Power-up                                                       30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Low power                                                      30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Clock pulse count                                                  30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Electrical specifications                                                31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Absolute maximum ratings                                              31Thermal resistance                                                  31Operating ranges                                                   32Power supply voltages                                               32Temperature ranges                                                 32Input signal overshoot                                                32Power-up and power-down.                                             33DC characteristics                                                   34Active power and standby power modes                                     36"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Absolute maximum ratings                                              31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Thermal resistance                                                  31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Operating ranges                                                   32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Power supply voltages                                               32Temperature ranges                                                 32Input signal overshoot                                                32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Power supply voltages                                               32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Temperature ranges                                                 32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Input signal overshoot                                                32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Power-up and power-down.                                             33"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DC characteristics                                                   34"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Active power and standby power modes                                     36"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Active power and standby power modes                                     36"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Timing specifications                                                 37"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Key to switching waveforms                                             37AC test conditions                                                   37Capacitance characteristics                                             38Reset                                                          38Power-on (cold) reset                                                38Hardware (warm) reset                                               39SDR AC characteristics                                                 40Clock timing                                                     42Input / output timing                                                42DDR AC characteristics                                                44DDR input timing                                                   44DDR output timing                                                  45DDR data valid timing using DLP                                         45"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Key to switching waveforms                                             37"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "AC test conditions                                                   37"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Capacitance characteristics                                             38"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Capacitance characteristics                                             38"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Reset                                                          38"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Power-on (cold) reset                                                38Hardware (warm) reset                                               39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Power-on (cold) reset                                                38"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Hardware (warm) reset                                               39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "SDR AC characteristics                                                 40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Clock timing                                                     42Input / output timing                                                42"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Clock timing                                                     42"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Input / output timing                                                42"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR AC characteristics                                                44"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR input timing                                                   44DDR output timing                                                  45DDR data valid timing using DLP                                         45"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR input timing                                                   44"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR output timing                                                  45"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR data valid timing using DLP                                         45"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Address space maps                                                  47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Overview                                                        47Extended address                                                  47Multiple address spaces                                               47Flash memory array                                                  47ID-CFI address space                                                 49OTP address space                                                  49"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Overview                                                        47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Extended address                                                  47Multiple address spaces                                               47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Extended address                                                  47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Multiple address spaces                                               47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Flash memory array                                                  47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "ID-CFI address space                                                 49"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "OTP address space                                                  49"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Registers                                                         51"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Status Register 1 (SR1)                                                 51Configuration Register 1 (CR1)                                            53Status Register 2 (SR2)                                                 56AutoBoot Register                                                   57Bank Address Register                                                 57ECC Status Register (ECCSR)                                             58ASP Register (ASPR)                                                  58Password Register (PASS).                                              59PPB Lock Register (PPBL)                                               59PPB Access Register (PPBAR)                                           60DYB Access Register (DYBAR)                                            60SPI DDR Data Learning Registers                                         60"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Status Register 1 (SR1)                                                 51"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Configuration Register 1 (CR1)                                            53"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Status Register 2 (SR2)                                                 56"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "AutoBoot Register                                                   57"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Bank Address Register                                                 57"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "ECC Status Register (ECCSR)                                             58"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "ASP Register (ASPR)                                                  58"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Password Register (PASS).                                              59"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "PPB Lock Register (PPBL)                                               59"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "PPB Access Register (PPBAR)                                           60"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DYB Access Register (DYBAR)                                            60"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "SPI DDR Data Learning Registers                                         60"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Embedded algorithm performance tables                                     62"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Data protection                                                    63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Secure silicon region (OTP)                                             63Reading OTP memory space                                            63Programming OTP memory space                                       63Infineon programmed random number                                     63Lock bytes                                                     63Write Enable command                                               63Block protection                                                   64Freeze bit                                                      64Write Protect signal.                                                65Advanced sector protection                                             65ASP Register                                                    66Persistent protection bits                                             66Dynamic protection bits                                              67PPB Lock Bit (PPBL[0])                                              67Sector protection states summary                                        67Persistent Protection mode                                            67Password Protection mode                                            68"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Secure silicon region (OTP)                                             63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Reading OTP memory space                                            63Programming OTP memory space                                       63Infineon programmed random number                                     63Lock bytes                                                     63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Reading OTP memory space                                            63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Programming OTP memory space                                       63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Infineon programmed random number                                     63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Lock bytes                                                     63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Write Enable command                                               63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Block protection                                                   64"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Freeze bit                                                      64Write Protect signal.                                                65"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Freeze bit                                                      64"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Write Protect signal.                                                65"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Advanced sector protection                                             65"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "ASP Register                                                    66Persistent protection bits                                             66Dynamic protection bits                                              67PPB Lock Bit (PPBL[0])                                              67Sector protection states summary                                        67Persistent Protection mode                                            67Password Protection mode                                            68"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "ASP Register                                                    66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Persistent protection bits                                             66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Dynamic protection bits                                              67"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "PPB Lock Bit (PPBL[0])                                              67"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Sector protection states summary                                        67"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Persistent Protection mode                                            67"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Password Protection mode                                            68"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Commands                                                       69"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Command set summary                                               70Extended addressing                                                70Read device identification                                             74Register read or write                                               74Monitoring operation status.                                          74Configuration                                                   74Read flash array                                                  74Program flash array                                                75Erase flash array                                                  75OTP, block protection, and advanced sector protection.                            75Reset                                                        75Reserved                                                      75Identification commands                                              76Read Identification - REMS (Read_ID or REMS 90h)                               76Read Identification (RDID 9Fh)                                          77Read Electronic Signature (RES) (ABh)                                     78Register access commands                                             78Read Status Register-1 (RDSR1 05h)                                       78Read Status Register-2 (RDSR2 07h)                                       79Read Configuration Register (RDCR 35h)                                     79Bank Register Read (BRRD 16h)                                          79Bank Register Write (BRWR 17h)                                         80Bank Register Access (BRAC B9h)                                         80Write Registers (WRR 01h)                                            81Write Enable (WREN 06h)                                             83Write Disable (WRDI 04h)                                             84Clear Status Register (CLSR 30h)                                        84ECC Status Register Read (ECCRD 18h)                                     85AutoBoot                                                     85AutoBoot Register Read (ABRD 14h)                                      87AutoBoot Register Write (ABWR 15h)                                      87Program NVDLR (PNVDLR 43h)                                         88Write VDLR (WVDLR 4Ah)                                            88Data Learning Pattern Read (DLPRD 41h).                                   89Read memory array commands                                           89Read (Read 03h or 4READ 13h)                                          90Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)                                91Dual Output Read (DOR 3Bh or 4DOR 3Ch)                                    92Quad Output Read (QOR 6Bh or 4QOR 6Ch)                                   93Dual I/O Read (DIOR BBh or 4DIOR BCh)                                     95Quad I/O Read (QIOR EBh or 4QIOR ECh)                                    97DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)                                    99DDR Dual I/O Read (BDh, BEh)                                          102DDR Quad I/O Read (EDh, EEh)                                         104Program flash array commands                                         106Program granularity                                               106Automatic ECC                                                 106Page programming                                               107Single byte programming                                           107Page Program (PP 02h or 4PP 12h)                                      107Quad Page Program (QPP 32h or 38h, or 4QPP 34h)                              109Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)                          111Erase flash array commands                                           112Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)                              112Sector Erase (SE D8h or 4SE DCh)                                       113Bulk Erase (BE 60h or C7h)                                            114Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)                     115One Time Program Array commands                                       118OTP Program (OTPP 42h)                                            118OTP Read (OTPR 4Bh)                                              118Advanced Sector Protection commands                                     119ASP Read (ASPRD 2Bh)                                              119ASP Program (ASPP 2Fh)                                            119DYB Read (DYBRD E0h)                                              120DYB Write (DYBWR E1h)                                             120PPB Read (PPBRD E2h)                                             121PPB Program (PPBP E3h)                                            121PPB Erase (PPBE E4h)                                              122PPB Lock Bit Read (PLBRD A7h)                                        122PPB Lock Bit Write (PLBWR A6h)                                        122Password Read (PASSRD E7h)                                        123Password Program (PASSP E8h)                                       123Password Unlock (PASSU E9h)                                        124Reset commands                                                  125Software Reset command (RESET F0h)                                    125Mode Bit Reset (MBR FFh)                                            125"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Command set summary                                               70"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Extended addressing                                                70Read device identification                                             74Register read or write                                               74Monitoring operation status.                                          74Configuration                                                   74Read flash array                                                  74Program flash array                                                75Erase flash array                                                  75OTP, block protection, and advanced sector protection.                            75Reset                                                        75Reserved                                                      75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Extended addressing                                                70"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read device identification                                             74"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Register read or write                                               74"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Monitoring operation status.                                          74Configuration                                                   74"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Monitoring operation status.                                          74"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Configuration                                                   74"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read flash array                                                  74"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Program flash array                                                75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Erase flash array                                                  75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "OTP, block protection, and advanced sector protection.                            75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Reset                                                        75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Reserved                                                      75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Identification commands                                              76"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read Identification - REMS (Read_ID or REMS 90h)                               76Read Identification (RDID 9Fh)                                          77Read Electronic Signature (RES) (ABh)                                     78"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read Identification - REMS (Read_ID or REMS 90h)                               76"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read Identification (RDID 9Fh)                                          77"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read Electronic Signature (RES) (ABh)                                     78"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Register access commands                                             78"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read Status Register-1 (RDSR1 05h)                                       78Read Status Register-2 (RDSR2 07h)                                       79Read Configuration Register (RDCR 35h)                                     79Bank Register Read (BRRD 16h)                                          79Bank Register Write (BRWR 17h)                                         80Bank Register Access (BRAC B9h)                                         80Write Registers (WRR 01h)                                            81Write Enable (WREN 06h)                                             83Write Disable (WRDI 04h)                                             84Clear Status Register (CLSR 30h)                                        84ECC Status Register Read (ECCRD 18h)                                     85AutoBoot                                                     85AutoBoot Register Read (ABRD 14h)                                      87AutoBoot Register Write (ABWR 15h)                                      87Program NVDLR (PNVDLR 43h)                                         88Write VDLR (WVDLR 4Ah)                                            88Data Learning Pattern Read (DLPRD 41h).                                   89"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read Status Register-1 (RDSR1 05h)                                       78"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read Status Register-2 (RDSR2 07h)                                       79"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read Configuration Register (RDCR 35h)                                     79"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Bank Register Read (BRRD 16h)                                          79"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Bank Register Write (BRWR 17h)                                         80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Bank Register Access (BRAC B9h)                                         80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Write Registers (WRR 01h)                                            81"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Write Enable (WREN 06h)                                             83"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Write Disable (WRDI 04h)                                             84"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Clear Status Register (CLSR 30h)                                        84"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "ECC Status Register Read (ECCRD 18h)                                     85"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "AutoBoot                                                     85"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "AutoBoot Register Read (ABRD 14h)                                      87"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "AutoBoot Register Write (ABWR 15h)                                      87"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Program NVDLR (PNVDLR 43h)                                         88"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Write VDLR (WVDLR 4Ah)                                            88"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Data Learning Pattern Read (DLPRD 41h).                                   89"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read memory array commands                                           89"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read (Read 03h or 4READ 13h)                                          90Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)                                91Dual Output Read (DOR 3Bh or 4DOR 3Ch)                                    92Quad Output Read (QOR 6Bh or 4QOR 6Ch)                                   93Dual I/O Read (DIOR BBh or 4DIOR BCh)                                     95Quad I/O Read (QIOR EBh or 4QIOR ECh)                                    97DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)                                    99DDR Dual I/O Read (BDh, BEh)                                          102DDR Quad I/O Read (EDh, EEh)                                         104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Read (Read 03h or 4READ 13h)                                          90"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)                                91"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)                                    92"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)                                   93"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Dual I/O Read (DIOR BBh or 4DIOR BCh)                                     95"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Quad I/O Read (QIOR EBh or 4QIOR ECh)                                    97"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)                                    99"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR Dual I/O Read (BDh, BEh)                                          102"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DDR Quad I/O Read (EDh, EEh)                                         104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Program flash array commands                                         106"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Program granularity                                               106Automatic ECC                                                 106Page programming                                               107Single byte programming                                           107Page Program (PP 02h or 4PP 12h)                                      107Quad Page Program (QPP 32h or 38h, or 4QPP 34h)                              109Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)                          111"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Program granularity                                               106"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Automatic ECC                                                 106Page programming                                               107Single byte programming                                           107"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Automatic ECC                                                 106"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Page programming                                               107"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Single byte programming                                           107"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Page Program (PP 02h or 4PP 12h)                                      107"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)                              109"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)                          111"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Erase flash array commands                                           112"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)                              112Sector Erase (SE D8h or 4SE DCh)                                       113Bulk Erase (BE 60h or C7h)                                            114Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)                     115"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)                              112"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Sector Erase (SE D8h or 4SE DCh)                                       113"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Bulk Erase (BE 60h or C7h)                                            114"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)                     115"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "One Time Program Array commands                                       118"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "OTP Program (OTPP 42h)                                            118OTP Read (OTPR 4Bh)                                              118"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "OTP Program (OTPP 42h)                                            118"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "OTP Read (OTPR 4Bh)                                              118"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Advanced Sector Protection commands                                     119"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "ASP Read (ASPRD 2Bh)                                              119ASP Program (ASPP 2Fh)                                            119DYB Read (DYBRD E0h)                                              120DYB Write (DYBWR E1h)                                             120PPB Read (PPBRD E2h)                                             121PPB Program (PPBP E3h)                                            121PPB Erase (PPBE E4h)                                              122PPB Lock Bit Read (PLBRD A7h)                                        122PPB Lock Bit Write (PLBWR A6h)                                        122Password Read (PASSRD E7h)                                        123Password Program (PASSP E8h)                                       123Password Unlock (PASSU E9h)                                        124"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "ASP Read (ASPRD 2Bh)                                              119"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "ASP Program (ASPP 2Fh)                                            119"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DYB Read (DYBRD E0h)                                              120"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "DYB Write (DYBWR E1h)                                             120"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "PPB Read (PPBRD E2h)                                             121"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "PPB Program (PPBP E3h)                                            121"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "PPB Erase (PPBE E4h)                                              122"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "PPB Lock Bit Read (PLBRD A7h)                                        122"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "PPB Lock Bit Write (PLBWR A6h)                                        122"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Password Read (PASSRD E7h)                                        123"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Password Program (PASSP E8h)                                       123"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Password Unlock (PASSU E9h)                                        124"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Reset commands                                                  125"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Software Reset command (RESET F0h)                                    125Mode Bit Reset (MBR FFh)                                            125"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Software Reset command (RESET F0h)                                    125"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Mode Bit Reset (MBR FFh)                                            125"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Data integrity                                                    126"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Erase endurance                                                  126Data retention                                                    126"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Erase endurance                                                  126"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Data retention                                                    126"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Device identification                                                127"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Command summary                                                127Device ID and common flash interface (ID-CFI) address map                          129Field definitions                                                  129Device ID and common flash interface (ID-CFI) ASO map — Automotive only                 144Registers                                                       144"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Command summary                                                127"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Device ID and common flash interface (ID-CFI) address map                          129"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Field definitions                                                  129"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Field definitions                                                  129"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only                 144"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Registers                                                       144"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Initial delivery state                                                 148"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Physical interface                                                  149"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Package diagrams                                                  150"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Ordering information                                                154"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Ordering part number                                               154Valid combinations — Standard                                          155Valid combinations — Automotive grade / AEC-Q100                              156"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Ordering part number                                               154"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Valid combinations — Standard                                          155"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Valid combinations — Automotive grade / AEC-Q100                              156"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Acronyms                                                       157"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "Revision history                                                     159"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "",
        "Subsection": "Table of contents",
        "Text": "OverviewGeneral descriptionThe Infineon S25FL128S and S25FL256S devices are flash non-volatile memory products using:MIRRORBIT™ technology - that stores two data bits in each memory array transistorEclipse architecture - that dramatically improves program and erase performance65-nm process lithographyThis family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface is called SPI Multi-I/O or MIO. In addition, the FL-S family adds support for DDR read commands for SIO, DIO, and QIO that transfer address and read data on both edges of the clock.The Eclipse architecture features a Page Programming Buffer that allows up to 128 words (256 bytes) or256 words (512 bytes) to be programmed in one operation, resulting in faster effective programming and erase than prior generation SPI program or erase algorithms.Executing code directly from flash memory is often called eXecute-in-Place or XIP. By using FL-S devices at the higher clock rates supported, with QIO or DDR-QIO commands, the instruction read transfer rate can match or exceed traditional parallel interface, asynchronous, NOR flash memories while reducing signal count dramati- cally.The S25FL128S and S25FL256S products offer high densities coupled with the flexibility and fast performance required by a variety of embedded applications. They are ideal for code shadowing, XIP, and data storage.Migration notesFeatures comparisonThe S25FL128S and S25FL256S devices are command set and footprint compatible with prior generation FL-K and FL-P families.Table 1    FL generations comparison[1, 2, 3, 4, 5]ParameterFL-KFL-PFL-STechnology node90 nm90 nm65 nmArchitectureFloating gateMIRRORBIT™MIRRORBIT™ EclipseRelease dateIn ProductionIn Production2H2011Density4 Mb - 128 Mb32 Mb - 256 Mb128 Mb - 256 MbBus widthx1, x2, x4x1, x2, x4x1, x2, x4Supply voltage2.7V - 3.6V2.7V - 3.6V2.7V - 3.6V / 1.65V - 3.6V VIONormal read speed (SDR)6 MBps (50 MHz)5 MBps (40 MHz)6 MBps (50 MHz)Fast read speed (SDR)13 MBps (104 MHz)13 MBps (104 MHz)17 MBps (133 MHz)Dual read speed (SDR)26 MBps (104 MHz)20 MBps (80 MHz)26 MBps (104 MHz)Quad read speed (SDR)52 MBps (104 MHz)40 MBps (80 MHz)52 MBps (104 MHz)Fast read speed (DDR)––20 MBps (80 MHz)Dual read speed (DDR)––40 MBps (80 MHz)Notes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Table 1    FL generations comparison[1, 2, 3, 4, 5] (continued)ParameterFL-KFL-PFL-SQuad read speed (DDR)––80 MBps (80 MHz)Program buffer size256B256B256B / 512BErase sector size4 KB / 32 KB / 64 KB64 KB / 256 KB64 KB / 256 KBParameter sector size4 KB4 KB4 KB (option)Sector erase time (typ.)30 ms (4 KB), 150 ms (64 KB)500 ms (64 KB)130 ms (64 KB), 520 ms(256 KB)Page programming time (typ.)700 µs (256B)1500 µs (256B)250 µs (256B), 340 µs (512B)OTP768B (3 x 256B)506B1024BAdvanced sector protectionNoNoYesAuto Boot modeNoNoYesErase suspend/resumeYesNoYesProgram suspend/resumeYesNoYesOperating temperature40°C to +85°C40°C to +85°C / +105°C40°C to +85°C /+105°C / +125°CNotes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Known differences from prior generationsError reportingPrior generation FL memories either do not have error status bits or do not set them if program or erase is attempted on a protected sector. The FL-S family does have error reporting status bits for program and erase operations. These can be set when there is an internal failure to program or erase or when there is an attempt to program or erase a protected sector. In either case, the program or erase operation did not complete as requested by the command.Secure silicon region (OTP)The size and format (address map) of the OTP area is different from prior generations. The method for protecting each portion of the OTP area is different. For additional details, see “Secure silicon region (OTP)” on page 63.Configuration Register Freeze bitThe Configuration Register Freeze bit CR1[0], locks the state of the block protection bits as in prior generations. In the FL-S family, it also locks the state of the Configuration Register TBPARM bit CR1[2], TBPROT bit CR1[5], and the secure silicon region (OTP) area.Sector Erase commandsThe command for erasing an 8-KB area (two 4-KB sectors) is not supported.The command for erasing a 4-KB sector is supported only in the 128-Mb and 256-Mb density FL-S devices and only for use on the thirty two 4-KB parameter sectors at the top or bottom of the device address space.The erase command for 64-KB sectors are supported for the 128-Mb and 256-Mb density FL-S devices when the ordering option for 4-KB parameter sectors with 64-KB uniform sectors are used. The 64-KB erase command may be applied to erase a group of sixteen 4-KB sectors.The erase command for a 256-KB sector replaces the 64-KB erase command when the ordering option for 256-KB uniform sectors is used for the 128-Mb and 256-Mb density FL-S devices.Deep power downThe deep power down (DPD) function is not supported in FL-S family devices.The legacy DPD (B9h) command code is instead used to enable legacy SPI memory controllers, that can issue the former DPD command, to access a new bank address register. The bank address register allows SPI memory controllers that do not support more than 24 bits of address, the ability to provide higher order address bits for commands, as needed to access the larger address space of the 256-Mb density FL-S device. For additional infor- mation, see “Extended address” on page 47.New featuresThe FL-S family introduces several new features to SPI category memories:Extended address for access to higher memory density.AutoBoot for simpler access to boot code following power up.Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.DDR read commands for SIO, DIO, and QIO.Automatic ECC for enhanced data integrity.Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.Serial peripheral interface with multiple input / output (SPI-MIO)Serial peripheral interface with multiple input / output (SPI-MIO)Many memory devices connect to their host system with separate parallel control, address, and data signals that require a large number of signal connections and larger package size. The large number of connections increase power consumption due to so many signals switching and the larger package increases cost.The S25FL128S and S25FL256S devices reduce the number of signals for connection to the host system by serially transferring all control, address, and data information over 4 to 6 signals. This reduces the cost of the memory package, reduces signal switching power, and either reduces the host connection count or frees host connectors for use in providing other features.The S25FL128S and S25FL256S devices use the industry standard single bit Serial Peripheral Interface (SPI) and also supports optional extension commands for two bit (Dual) and four bit (Quad) wide serial transfers. This multiple width interface is called SPI Multi-I/O or SPI-MIO.Pinouts and signal descriptionsSOIC 16 pinout diagramHOLD#/IO3116SCKVCC215SI/IO0RESET#/RFU314VIO/RFUDNU413NCDNU512DNURFU611DNUCS#710VSSSO/IO189WP#/IO2Figure 1    16-lead SOIC package, top viewWSON pinout diagram1   82   7WSON3   64   5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Table of contents",
        "Text": "General descriptionThe Infineon S25FL128S and S25FL256S devices are flash non-volatile memory products using:MIRRORBIT™ technology - that stores two data bits in each memory array transistorEclipse architecture - that dramatically improves program and erase performance65-nm process lithographyThis family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface is called SPI Multi-I/O or MIO. In addition, the FL-S family adds support for DDR read commands for SIO, DIO, and QIO that transfer address and read data on both edges of the clock.The Eclipse architecture features a Page Programming Buffer that allows up to 128 words (256 bytes) or256 words (512 bytes) to be programmed in one operation, resulting in faster effective programming and erase than prior generation SPI program or erase algorithms.Executing code directly from flash memory is often called eXecute-in-Place or XIP. By using FL-S devices at the higher clock rates supported, with QIO or DDR-QIO commands, the instruction read transfer rate can match or exceed traditional parallel interface, asynchronous, NOR flash memories while reducing signal count dramati- cally.The S25FL128S and S25FL256S products offer high densities coupled with the flexibility and fast performance required by a variety of embedded applications. They are ideal for code shadowing, XIP, and data storage.Migration notesFeatures comparisonThe S25FL128S and S25FL256S devices are command set and footprint compatible with prior generation FL-K and FL-P families.Table 1    FL generations comparison[1, 2, 3, 4, 5]ParameterFL-KFL-PFL-STechnology node90 nm90 nm65 nmArchitectureFloating gateMIRRORBIT™MIRRORBIT™ EclipseRelease dateIn ProductionIn Production2H2011Density4 Mb - 128 Mb32 Mb - 256 Mb128 Mb - 256 MbBus widthx1, x2, x4x1, x2, x4x1, x2, x4Supply voltage2.7V - 3.6V2.7V - 3.6V2.7V - 3.6V / 1.65V - 3.6V VIONormal read speed (SDR)6 MBps (50 MHz)5 MBps (40 MHz)6 MBps (50 MHz)Fast read speed (SDR)13 MBps (104 MHz)13 MBps (104 MHz)17 MBps (133 MHz)Dual read speed (SDR)26 MBps (104 MHz)20 MBps (80 MHz)26 MBps (104 MHz)Quad read speed (SDR)52 MBps (104 MHz)40 MBps (80 MHz)52 MBps (104 MHz)Fast read speed (DDR)––20 MBps (80 MHz)Dual read speed (DDR)––40 MBps (80 MHz)Notes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Table 1    FL generations comparison[1, 2, 3, 4, 5] (continued)ParameterFL-KFL-PFL-SQuad read speed (DDR)––80 MBps (80 MHz)Program buffer size256B256B256B / 512BErase sector size4 KB / 32 KB / 64 KB64 KB / 256 KB64 KB / 256 KBParameter sector size4 KB4 KB4 KB (option)Sector erase time (typ.)30 ms (4 KB), 150 ms (64 KB)500 ms (64 KB)130 ms (64 KB), 520 ms(256 KB)Page programming time (typ.)700 µs (256B)1500 µs (256B)250 µs (256B), 340 µs (512B)OTP768B (3 x 256B)506B1024BAdvanced sector protectionNoNoYesAuto Boot modeNoNoYesErase suspend/resumeYesNoYesProgram suspend/resumeYesNoYesOperating temperature40°C to +85°C40°C to +85°C / +105°C40°C to +85°C /+105°C / +125°CNotes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Known differences from prior generationsError reportingPrior generation FL memories either do not have error status bits or do not set them if program or erase is attempted on a protected sector. The FL-S family does have error reporting status bits for program and erase operations. These can be set when there is an internal failure to program or erase or when there is an attempt to program or erase a protected sector. In either case, the program or erase operation did not complete as requested by the command.Secure silicon region (OTP)The size and format (address map) of the OTP area is different from prior generations. The method for protecting each portion of the OTP area is different. For additional details, see “Secure silicon region (OTP)” on page 63.Configuration Register Freeze bitThe Configuration Register Freeze bit CR1[0], locks the state of the block protection bits as in prior generations. In the FL-S family, it also locks the state of the Configuration Register TBPARM bit CR1[2], TBPROT bit CR1[5], and the secure silicon region (OTP) area.Sector Erase commandsThe command for erasing an 8-KB area (two 4-KB sectors) is not supported.The command for erasing a 4-KB sector is supported only in the 128-Mb and 256-Mb density FL-S devices and only for use on the thirty two 4-KB parameter sectors at the top or bottom of the device address space.The erase command for 64-KB sectors are supported for the 128-Mb and 256-Mb density FL-S devices when the ordering option for 4-KB parameter sectors with 64-KB uniform sectors are used. The 64-KB erase command may be applied to erase a group of sixteen 4-KB sectors.The erase command for a 256-KB sector replaces the 64-KB erase command when the ordering option for 256-KB uniform sectors is used for the 128-Mb and 256-Mb density FL-S devices.Deep power downThe deep power down (DPD) function is not supported in FL-S family devices.The legacy DPD (B9h) command code is instead used to enable legacy SPI memory controllers, that can issue the former DPD command, to access a new bank address register. The bank address register allows SPI memory controllers that do not support more than 24 bits of address, the ability to provide higher order address bits for commands, as needed to access the larger address space of the 256-Mb density FL-S device. For additional infor- mation, see “Extended address” on page 47.New featuresThe FL-S family introduces several new features to SPI category memories:Extended address for access to higher memory density.AutoBoot for simpler access to boot code following power up.Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.DDR read commands for SIO, DIO, and QIO.Automatic ECC for enhanced data integrity.Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.Serial peripheral interface with multiple input / output (SPI-MIO)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "General description",
        "Text": "The Infineon S25FL128S and S25FL256S devices are flash non-volatile memory products using:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "General description",
        "Text": "MIRRORBIT™ technology - that stores two data bits in each memory array transistorEclipse architecture - that dramatically improves program and erase performance65-nm process lithography"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "General description",
        "Text": "MIRRORBIT™ technology - that stores two data bits in each memory array transistor"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "General description",
        "Text": "Eclipse architecture - that dramatically improves program and erase performance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "General description",
        "Text": "65-nm process lithography"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "General description",
        "Text": "This family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface is called SPI Multi-I/O or MIO. In addition, the FL-S family adds support for DDR read commands for SIO, DIO, and QIO that transfer address and read data on both edges of the clock."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "General description",
        "Text": "The Eclipse architecture features a Page Programming Buffer that allows up to 128 words (256 bytes) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "General description",
        "Text": "256 words (512 bytes) to be programmed in one operation, resulting in faster effective programming and erase than prior generation SPI program or erase algorithms."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "General description",
        "Text": "Executing code directly from flash memory is often called eXecute-in-Place or XIP. By using FL-S devices at the higher clock rates supported, with QIO or DDR-QIO commands, the instruction read transfer rate can match or exceed traditional parallel interface, asynchronous, NOR flash memories while reducing signal count dramati- cally."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "General description",
        "Text": "The S25FL128S and S25FL256S products offer high densities coupled with the flexibility and fast performance required by a variety of embedded applications. They are ideal for code shadowing, XIP, and data storage."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Migration notes",
        "Text": "Features comparisonThe S25FL128S and S25FL256S devices are command set and footprint compatible with prior generation FL-K and FL-P families.Table 1    FL generations comparison[1, 2, 3, 4, 5]ParameterFL-KFL-PFL-STechnology node90 nm90 nm65 nmArchitectureFloating gateMIRRORBIT™MIRRORBIT™ EclipseRelease dateIn ProductionIn Production2H2011Density4 Mb - 128 Mb32 Mb - 256 Mb128 Mb - 256 MbBus widthx1, x2, x4x1, x2, x4x1, x2, x4Supply voltage2.7V - 3.6V2.7V - 3.6V2.7V - 3.6V / 1.65V - 3.6V VIONormal read speed (SDR)6 MBps (50 MHz)5 MBps (40 MHz)6 MBps (50 MHz)Fast read speed (SDR)13 MBps (104 MHz)13 MBps (104 MHz)17 MBps (133 MHz)Dual read speed (SDR)26 MBps (104 MHz)20 MBps (80 MHz)26 MBps (104 MHz)Quad read speed (SDR)52 MBps (104 MHz)40 MBps (80 MHz)52 MBps (104 MHz)Fast read speed (DDR)––20 MBps (80 MHz)Dual read speed (DDR)––40 MBps (80 MHz)Notes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Table 1    FL generations comparison[1, 2, 3, 4, 5] (continued)ParameterFL-KFL-PFL-SQuad read speed (DDR)––80 MBps (80 MHz)Program buffer size256B256B256B / 512BErase sector size4 KB / 32 KB / 64 KB64 KB / 256 KB64 KB / 256 KBParameter sector size4 KB4 KB4 KB (option)Sector erase time (typ.)30 ms (4 KB), 150 ms (64 KB)500 ms (64 KB)130 ms (64 KB), 520 ms(256 KB)Page programming time (typ.)700 µs (256B)1500 µs (256B)250 µs (256B), 340 µs (512B)OTP768B (3 x 256B)506B1024BAdvanced sector protectionNoNoYesAuto Boot modeNoNoYesErase suspend/resumeYesNoYesProgram suspend/resumeYesNoYesOperating temperature40°C to +85°C40°C to +85°C / +105°C40°C to +85°C /+105°C / +125°CNotes256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details.Known differences from prior generationsError reportingPrior generation FL memories either do not have error status bits or do not set them if program or erase is attempted on a protected sector. The FL-S family does have error reporting status bits for program and erase operations. These can be set when there is an internal failure to program or erase or when there is an attempt to program or erase a protected sector. In either case, the program or erase operation did not complete as requested by the command.Secure silicon region (OTP)The size and format (address map) of the OTP area is different from prior generations. The method for protecting each portion of the OTP area is different. For additional details, see “Secure silicon region (OTP)” on page 63.Configuration Register Freeze bitThe Configuration Register Freeze bit CR1[0], locks the state of the block protection bits as in prior generations. In the FL-S family, it also locks the state of the Configuration Register TBPARM bit CR1[2], TBPROT bit CR1[5], and the secure silicon region (OTP) area.Sector Erase commandsThe command for erasing an 8-KB area (two 4-KB sectors) is not supported.The command for erasing a 4-KB sector is supported only in the 128-Mb and 256-Mb density FL-S devices and only for use on the thirty two 4-KB parameter sectors at the top or bottom of the device address space.The erase command for 64-KB sectors are supported for the 128-Mb and 256-Mb density FL-S devices when the ordering option for 4-KB parameter sectors with 64-KB uniform sectors are used. The 64-KB erase command may be applied to erase a group of sixteen 4-KB sectors.The erase command for a 256-KB sector replaces the 64-KB erase command when the ordering option for 256-KB uniform sectors is used for the 128-Mb and 256-Mb density FL-S devices.Deep power downThe deep power down (DPD) function is not supported in FL-S family devices.The legacy DPD (B9h) command code is instead used to enable legacy SPI memory controllers, that can issue the former DPD command, to access a new bank address register. The bank address register allows SPI memory controllers that do not support more than 24 bits of address, the ability to provide higher order address bits for commands, as needed to access the larger address space of the 256-Mb density FL-S device. For additional infor- mation, see “Extended address” on page 47.New featuresThe FL-S family introduces several new features to SPI category memories:Extended address for access to higher memory density.AutoBoot for simpler access to boot code following power up.Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.DDR read commands for SIO, DIO, and QIO.Automatic ECC for enhanced data integrity.Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.Serial peripheral interface with multiple input / output (SPI-MIO)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "The S25FL128S and S25FL256S devices are command set and footprint compatible with prior generation FL-K and FL-P families."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Table 1    FL generations comparison[1, 2, 3, 4, 5]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "FL-K"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "FL-P"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "FL-S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Technology node"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "90 nm"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "90 nm"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "65 nm"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Architecture"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Floating gate"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "MIRRORBIT™"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "MIRRORBIT™ Eclipse"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Release date"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "In Production"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "In Production"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "2H2011"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Density"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "4 Mb - 128 Mb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "32 Mb - 256 Mb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "128 Mb - 256 Mb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Bus width"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "x1, x2, x4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "x1, x2, x4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "x1, x2, x4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Supply voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "2.7V - 3.6V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "2.7V - 3.6V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "2.7V - 3.6V / 1.65V - 3.6V VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Normal read speed (SDR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "6 MBps (50 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "5 MBps (40 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "6 MBps (50 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Fast read speed (SDR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "13 MBps (104 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "13 MBps (104 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "17 MBps (133 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Dual read speed (SDR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "26 MBps (104 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "20 MBps (80 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "26 MBps (104 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Quad read speed (SDR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "52 MBps (104 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "40 MBps (80 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "52 MBps (104 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Fast read speed (DDR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "20 MBps (80 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Dual read speed (DDR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "40 MBps (80 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "256B program page option only for 128-Mb and 256-Mb density FL-S devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "FL-P column indicates FL129P MIO SPI device (for 128-Mb density)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "See the individual datasheets for further details."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Table 1    FL generations comparison[1, 2, 3, 4, 5] (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "FL-K"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "FL-P"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "FL-S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Quad read speed (DDR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "80 MBps (80 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Program buffer size"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "256B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "256B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "256B / 512B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Erase sector size"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "4 KB / 32 KB / 64 KB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "64 KB / 256 KB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "64 KB / 256 KB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Parameter sector size"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "4 KB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "4 KB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "4 KB (option)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Sector erase time (typ.)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "30 ms (4 KB), 150 ms (64 KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "500 ms (64 KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "130 ms (64 KB), 520 ms"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "(256 KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Page programming time (typ.)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "700 µs (256B)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "1500 µs (256B)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "250 µs (256B), 340 µs (512B)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "768B (3 x 256B)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "506B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "1024B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Advanced sector protection"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "No"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "No"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Yes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Auto Boot mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "No"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "No"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Yes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Erase suspend/resume"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Yes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "No"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Yes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Program suspend/resume"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Yes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "No"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Yes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Operating temperature"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "40°C to +85°C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "40°C to +85°C / +105°C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "40°C to +85°C /"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "+105°C / +125°C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "256B program page option only for 128-Mb and 256-Mb density FL-S devices.FL-P column indicates FL129P MIO SPI device (for 128-Mb density).64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices.FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB.See the individual datasheets for further details."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "256B program page option only for 128-Mb and 256-Mb density FL-S devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "FL-P column indicates FL129P MIO SPI device (for 128-Mb density)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "64-KB sector erase option only for 128-Mb/256-Mb density FL-P and FL-S devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "FL-K family devices can erase 4-KB sectors in groups of 32 KB or 64 KB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Features comparison",
        "Text": "See the individual datasheets for further details."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Known differences from prior generations",
        "Text": "Error reportingPrior generation FL memories either do not have error status bits or do not set them if program or erase is attempted on a protected sector. The FL-S family does have error reporting status bits for program and erase operations. These can be set when there is an internal failure to program or erase or when there is an attempt to program or erase a protected sector. In either case, the program or erase operation did not complete as requested by the command.Secure silicon region (OTP)The size and format (address map) of the OTP area is different from prior generations. The method for protecting each portion of the OTP area is different. For additional details, see “Secure silicon region (OTP)” on page 63.Configuration Register Freeze bitThe Configuration Register Freeze bit CR1[0], locks the state of the block protection bits as in prior generations. In the FL-S family, it also locks the state of the Configuration Register TBPARM bit CR1[2], TBPROT bit CR1[5], and the secure silicon region (OTP) area.Sector Erase commandsThe command for erasing an 8-KB area (two 4-KB sectors) is not supported.The command for erasing a 4-KB sector is supported only in the 128-Mb and 256-Mb density FL-S devices and only for use on the thirty two 4-KB parameter sectors at the top or bottom of the device address space.The erase command for 64-KB sectors are supported for the 128-Mb and 256-Mb density FL-S devices when the ordering option for 4-KB parameter sectors with 64-KB uniform sectors are used. The 64-KB erase command may be applied to erase a group of sixteen 4-KB sectors.The erase command for a 256-KB sector replaces the 64-KB erase command when the ordering option for 256-KB uniform sectors is used for the 128-Mb and 256-Mb density FL-S devices.Deep power downThe deep power down (DPD) function is not supported in FL-S family devices.The legacy DPD (B9h) command code is instead used to enable legacy SPI memory controllers, that can issue the former DPD command, to access a new bank address register. The bank address register allows SPI memory controllers that do not support more than 24 bits of address, the ability to provide higher order address bits for commands, as needed to access the larger address space of the 256-Mb density FL-S device. For additional infor- mation, see “Extended address” on page 47.New featuresThe FL-S family introduces several new features to SPI category memories:Extended address for access to higher memory density.AutoBoot for simpler access to boot code following power up.Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.DDR read commands for SIO, DIO, and QIO.Automatic ECC for enhanced data integrity.Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.Serial peripheral interface with multiple input / output (SPI-MIO)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Error reporting",
        "Text": "Prior generation FL memories either do not have error status bits or do not set them if program or erase is attempted on a protected sector. The FL-S family does have error reporting status bits for program and erase operations. These can be set when there is an internal failure to program or erase or when there is an attempt to program or erase a protected sector. In either case, the program or erase operation did not complete as requested by the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Secure silicon region (OTP)",
        "Text": "The size and format (address map) of the OTP area is different from prior generations. The method for protecting each portion of the OTP area is different. For additional details, see “Secure silicon region (OTP)” on page 63."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Configuration Register Freeze bit",
        "Text": "The Configuration Register Freeze bit CR1[0], locks the state of the block protection bits as in prior generations. In the FL-S family, it also locks the state of the Configuration Register TBPARM bit CR1[2], TBPROT bit CR1[5], and the secure silicon region (OTP) area."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Sector Erase commands",
        "Text": "The command for erasing an 8-KB area (two 4-KB sectors) is not supported."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Sector Erase commands",
        "Text": "The command for erasing a 4-KB sector is supported only in the 128-Mb and 256-Mb density FL-S devices and only for use on the thirty two 4-KB parameter sectors at the top or bottom of the device address space."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Sector Erase commands",
        "Text": "The erase command for 64-KB sectors are supported for the 128-Mb and 256-Mb density FL-S devices when the ordering option for 4-KB parameter sectors with 64-KB uniform sectors are used. The 64-KB erase command may be applied to erase a group of sixteen 4-KB sectors."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Sector Erase commands",
        "Text": "The erase command for a 256-KB sector replaces the 64-KB erase command when the ordering option for 256-KB uniform sectors is used for the 128-Mb and 256-Mb density FL-S devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Deep power down",
        "Text": "The deep power down (DPD) function is not supported in FL-S family devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "Deep power down",
        "Text": "The legacy DPD (B9h) command code is instead used to enable legacy SPI memory controllers, that can issue the former DPD command, to access a new bank address register. The bank address register allows SPI memory controllers that do not support more than 24 bits of address, the ability to provide higher order address bits for commands, as needed to access the larger address space of the 256-Mb density FL-S device. For additional infor- mation, see “Extended address” on page 47."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "New features",
        "Text": "The FL-S family introduces several new features to SPI category memories:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "New features",
        "Text": "Extended address for access to higher memory density.AutoBoot for simpler access to boot code following power up.Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command.Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands.DDR read commands for SIO, DIO, and QIO.Automatic ECC for enhanced data integrity.Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families.Serial peripheral interface with multiple input / output (SPI-MIO)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "New features",
        "Text": "Extended address for access to higher memory density."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "New features",
        "Text": "AutoBoot for simpler access to boot code following power up."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "New features",
        "Text": "Enhanced High Performance read commands using mode bits to eliminate the overhead of SIO instructions when repeating the same type of read command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "New features",
        "Text": "Multiple options for initial read latency (number of dummy cycles) for faster initial access time or higher clock rate read commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "New features",
        "Text": "DDR read commands for SIO, DIO, and QIO."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "New features",
        "Text": "Automatic ECC for enhanced data integrity."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "New features",
        "Text": "Advanced sector protection for individually controlling the protection of each sector. This is very similar to the advanced sector protection feature found in several other Infineon parallel interface NOR memory families."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Overview",
        "Subsection": "New features",
        "Text": "Serial peripheral interface with multiple input / output (SPI-MIO)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Serial peripheral interface with multiple input / output (SPI-MIO)",
        "Subsection": "New features",
        "Text": "Many memory devices connect to their host system with separate parallel control, address, and data signals that require a large number of signal connections and larger package size. The large number of connections increase power consumption due to so many signals switching and the larger package increases cost."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Serial peripheral interface with multiple input / output (SPI-MIO)",
        "Subsection": "New features",
        "Text": "The S25FL128S and S25FL256S devices reduce the number of signals for connection to the host system by serially transferring all control, address, and data information over 4 to 6 signals. This reduces the cost of the memory package, reduces signal switching power, and either reduces the host connection count or frees host connectors for use in providing other features."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Serial peripheral interface with multiple input / output (SPI-MIO)",
        "Subsection": "New features",
        "Text": "The S25FL128S and S25FL256S devices use the industry standard single bit Serial Peripheral Interface (SPI) and also supports optional extension commands for two bit (Dual) and four bit (Quad) wide serial transfers. This multiple width interface is called SPI Multi-I/O or SPI-MIO."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "New features",
        "Text": "SOIC 16 pinout diagramHOLD#/IO3116SCKVCC215SI/IO0RESET#/RFU314VIO/RFUDNU413NCDNU512DNURFU611DNUCS#710VSSSO/IO189WP#/IO2Figure 1    16-lead SOIC package, top viewWSON pinout diagram1   82   7WSON3   64   5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "HOLD#/IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "SI/IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "RESET#/RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "VIO/RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "DNU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "DNU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "DNU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "DNU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "VSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "SO/IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "WP#/IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "SOIC 16 pinout diagram",
        "Text": "Figure 1    16-lead SOIC package, top view"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "1   8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "2   7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "WSON"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "3   6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "4   5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "SO/IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "HOLD#/IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "WP#/IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "VSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "SI/IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "Figure 2    Leadless package (WSON), top view[6]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "FAB024 pinout diagramNC  NCRESET#/ RFUNCDNU  SCK  VSS  VCC   NCDNU  CS#  RFU WP#/IO2  NCDNU  SO/IO1 SI/IO0 HOLD#/IO3 NCNC   NC   NC  VIO/RFU  NC12345ABCDEFigure 3    24-ball BGA, 5  5 ball footprint (FAB024), top view[7]NotesRESET# and VIO are pulled to VCC internal to the memory device.Signal connections are in the same relative positions as FAC024 BGA, allowing a single PCB footprint to useFAC024 pinout diagramNCFEDCBA4321NCNCNC RESET#/ RFUDNU   SCK   VSS   VCCDNU   CS#   RFU  WP#/IO2DNU  SO/IO1 SI/IO0 HOLD#/IO3NCNCNC  VIO/RFUNCNCNCFigure 4    24-ball BGA, 4  6 ball footprint (FAC024), top view[9]Special handling instructions for FBGA packagesFlash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.NoteSignal connections are in the same relative positions as FAB024 BGA, allowing a single PCB footprint to useInput/output summaryTable 2    Signal descriptionsSignal nameTypeDescriptionRESET#InputHardware Reset: LOW = Device resets and returns to Standby state, ready to receive a command. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used.SCKInputSerial ClockCS#InputChip SelectSI / IO0I/OSerial Input for single bit data commands or IO0 for Dual or Quad commands.SO / IO1I/OSerial Output for single bit data commands. IO1 for Dual or Quad commands.WP# / IO2I/OWrite Protect when not in Quad mode. IO2 in Quad mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.HOLD# / IO3I/OHold (pause) serial transfer in single bit or Dual data commands. IO3 in Quad-I/O mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.VCCSupplyCore Power Supply.VIOSupplyVersatile I/O Power Supply.VSSSupplyGround.NCUnusedNot Connected. No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connectedto an NC must not have voltage levels higher than VIO.RFUReservedReserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use of the connector for a signal. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.DNUReservedDo Not Use. A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistorand may be left unconnected in the host system or may be tied to VSS. Do not usethese connections for PCB signal routing channels. Do not connect any host systemsignal to this connection.Address and data configurationTraditional SPI single bit wide commands (Single or SIO) send information from the host to the memory only on the SI signal. Data may be sent back to the host serially on the Serial Output (SO) signal.Dual or Quad Output commands send information from the host to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.Dual or Quad Input/Output (I/O) commands send information from the host to the memory as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.RESET#The RESET# input provides a hardware method of resetting the device to Standby state, ready for receiving a command. When RESET# is driven to logic LOW (VIL) for at least a period of tRP, the device:terminates any operation in progress,tristates all outputs,resets the volatile bits in the Configuration Register,resets the volatile bits in the Status Registers,resets the Bank Address Register to ‘0’,loads the Program Buffer with all ones,reloads all internal configuration information necessary to bring the device to standby mode,and resets the internal Control Unit to Standby state.RESET# causes the same initialization process as is performed when power comes up and requires tPU time. RESET# may be asserted LOW at any time. To ensure data integrity, any operation that was interrupted by a hardware reset should be reinitiated once the device is ready to accept a command sequence.When RESET# is first asserted LOW, the device draws ICC1 (50 MHz value) during tPU. If RESET# continues to be held at VSS, the device draws CMOS standby current (ISB).RESET# has an internal pull-up resistor and may be left unconnected in the host system if not used.The RESET# input is not available on all packages options. When not available, the RESET# input of the device is tied to the inactive state, inside the package.Serial Clock (SCK)This input signal provides the synchronization reference for the SPI interface. Instructions, addresses, or data input are latched on the rising edge of the SCK signal. Data output changes after the falling edge of SCK, in SDR commands, and after every edge in DDR commands.Chip Select (CS#)The chip select signal indicates when a command for the device is in process and the other signals are relevant for the memory device. When the CS# signal is at the logic HIGH state, the device is not selected and all input signals are ignored and all output signals are high impedance. Unless an internal Program, Erase, or Write Registers (WRR) embedded operation is in progress, the device will be in the Standby Power mode. Driving the CS# input to logic LOW state enables the device, placing it in the Active Power mode. After Power-up, a falling edge on CS# is required prior to the start of any command.CS# toggle with no CLK and Data is considered as non-valid. The flash should not be selected (CS# LOW with no CLK and Data) when it is not being addressed. This is considered as a spec violation and can eventually cause the device to remain in busy state (SR1 = 0x03) after an embedded operation (program/erase/etc).Serial Input (SI) / IO0This input signal is used to transfer data serially into the device. It receives instructions, addresses, and data to be programmed. Values are latched on the rising edge of serial SCK clock signal.SI becomes IO0 - an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).Serial Output (SO) / IO1This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial SCK clock signal.SO becomes IO1 - an input and output during Dual and Quad commands for receiving addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).Write Protect (WP#) / IO2When WP# is driven LOW (VIL), during a WRR command and while the Status Register Write Disable (SRWD) bit of the Status Register is set to a ‘1’, it is not possible to write to the Status and Configuration Registers. This prevents any alteration of the Block Protect (BP2, BP1, BP0) and TBPROT bits of the Status Register. As a consequence, all the data bytes in the memory area that are protected by the Block Protect and TBPROT bits, are also hardwareprotected against data modification if WP# is LOW during a WRR command.The WP# function is not available when the Quad mode is enabled (CR[1]=1). The WP# function is replaced by IO2 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).WP# has an internal pull-up resistor; when unconnected, WP# is at VIH and may be left unconnected in the host system if not used for Quad mode.Hold (HOLD#) / IO3The Hold (HOLD#) signal is used to pause any serial communications with the device without deselecting the device or stopping the serial clock.To enter the Hold condition, the device must be selected by driving the CS# input to the logic LOW state. It is recommended that the user keep the CS# input LOW state during the entire duration of the Hold condition. This is to ensure that the state of the interface logic remains unchanged from the moment of entering the Hold condition. If the CS# input is driven to the logic HIGH state while the device is in the Hold condition, the interface logic of the device will be reset. To restart communication with the device, it is necessary to drive HOLD# to the logic HIGH state while driving the CS# signal into the logic LOW state. This prevents the device from going back into the Hold condition.The Hold condition starts on the falling edge of the Hold (HOLD#) signal, provided that this coincides with SCK being at the logic LOW state. If the falling edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition starts whenever the SCK signal reaches the logic LOW state. Taking the HOLD# signal to the logic LOW state does not terminate any Write, Program or Erase operation that is currently in progress.During the Hold condition, SO is in high impedance and both the SI and SCK input are Don't Care.The Hold condition ends on the rising edge of the Hold (HOLD#) signal, provided that this coincides with the SCK signal being at the logic LOW state. If the rising edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition ends whenever the SCK signal reaches the logic LOW state.The HOLD# function is not available when the Quad mode is enabled (CR1[1] =1). The Hold function is replaced by IO3 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).The HOLD# signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad mode.BEEDDCCBCS#SCK          HOLD#Valid InputDon't CareValid InputDon't CareBValid InputA ASI_or_IO_(during_input) SO_or_IO_(internal)SO_or_IO_(external)Hold Condition Non-standard UseHold Condition Standard UseFigure 5    HOLD mode operationCore Voltage Supply (VCC)VCC is the voltage source for all device internal logic. It is the single voltage used for all device internal functions including read, program, and erase. The voltage may vary from 2.7 V to 3.6 V.Versatile I/O Power Supply (VIO)The Versatile I/O (VIO) supply is the voltage source for all device input receivers and output drivers and allows the host system to set the voltage levels that the device tolerates on all inputs and drives on outputs (address, control, and IO signals). The VIO range is 1.65 V to VCC. VIO cannot be greater than VCC.For example, a VIO of 1.65 V–3.6 V allows for I/O at the 1.8 V, 2.5 V, or 3 V levels, driving and receiving signals to and from other 1.8 V, 2.5 V or 3 V devices on the same data bus. VIO may be tied to VCC so that interface signals operate at the same voltage as the core of the device. VIO is not available in all package options, when not available the VIO supply is tied to VCC internal to the package.During the rise of power supplies, the VIO supply voltage must remain less than or equal to the VCC supply voltage. This supply is not available in all package options. For a backward compatible with the SO16 package, the VIO supply is tied to VCC inside the package; thus, the IO will function at VCC level.Supply and Signal Ground (VSS)VSS is the common voltage drain and ground reference for the device core, input signal receivers, and output drivers.Not Connected (NC)No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connected to an NC must not have voltage levels higher than VIO.Reserved for Future Use (RFU)No device internal signal is currently connected to the package connector but is there potential future use of the connector. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.Do Not Use (DNU)A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistor and may be left unconnected in the host system or may be tied to VSS. Do not use these connections for PCB signal routing channels. Do not connect any host system signal to these connections.Block diagramsHOLD# WP# SISOSCKHOLD# WP# SOSISCKCS2#CS1#CS2#CS1#SPIBus MasterFL-SFlashFL-SFlashFL-SFlash"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "WSON pinout diagram",
        "Text": "FAB024 pinout diagramNC  NCRESET#/ RFUNCDNU  SCK  VSS  VCC   NCDNU  CS#  RFU WP#/IO2  NCDNU  SO/IO1 SI/IO0 HOLD#/IO3 NCNC   NC   NC  VIO/RFU  NC12345ABCDEFigure 3    24-ball BGA, 5  5 ball footprint (FAB024), top view[7]NotesRESET# and VIO are pulled to VCC internal to the memory device.Signal connections are in the same relative positions as FAC024 BGA, allowing a single PCB footprint to useFAC024 pinout diagramNCFEDCBA4321NCNCNC RESET#/ RFUDNU   SCK   VSS   VCCDNU   CS#   RFU  WP#/IO2DNU  SO/IO1 SI/IO0 HOLD#/IO3NCNCNC  VIO/RFUNCNCNCFigure 4    24-ball BGA, 4  6 ball footprint (FAC024), top view[9]Special handling instructions for FBGA packagesFlash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.NoteSignal connections are in the same relative positions as FAB024 BGA, allowing a single PCB footprint to useInput/output summaryTable 2    Signal descriptionsSignal nameTypeDescriptionRESET#InputHardware Reset: LOW = Device resets and returns to Standby state, ready to receive a command. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used.SCKInputSerial ClockCS#InputChip SelectSI / IO0I/OSerial Input for single bit data commands or IO0 for Dual or Quad commands.SO / IO1I/OSerial Output for single bit data commands. IO1 for Dual or Quad commands.WP# / IO2I/OWrite Protect when not in Quad mode. IO2 in Quad mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.HOLD# / IO3I/OHold (pause) serial transfer in single bit or Dual data commands. IO3 in Quad-I/O mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.VCCSupplyCore Power Supply.VIOSupplyVersatile I/O Power Supply.VSSSupplyGround.NCUnusedNot Connected. No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connectedto an NC must not have voltage levels higher than VIO.RFUReservedReserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use of the connector for a signal. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.DNUReservedDo Not Use. A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistorand may be left unconnected in the host system or may be tied to VSS. Do not usethese connections for PCB signal routing channels. Do not connect any host systemsignal to this connection.Address and data configurationTraditional SPI single bit wide commands (Single or SIO) send information from the host to the memory only on the SI signal. Data may be sent back to the host serially on the Serial Output (SO) signal.Dual or Quad Output commands send information from the host to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.Dual or Quad Input/Output (I/O) commands send information from the host to the memory as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.RESET#The RESET# input provides a hardware method of resetting the device to Standby state, ready for receiving a command. When RESET# is driven to logic LOW (VIL) for at least a period of tRP, the device:terminates any operation in progress,tristates all outputs,resets the volatile bits in the Configuration Register,resets the volatile bits in the Status Registers,resets the Bank Address Register to ‘0’,loads the Program Buffer with all ones,reloads all internal configuration information necessary to bring the device to standby mode,and resets the internal Control Unit to Standby state.RESET# causes the same initialization process as is performed when power comes up and requires tPU time. RESET# may be asserted LOW at any time. To ensure data integrity, any operation that was interrupted by a hardware reset should be reinitiated once the device is ready to accept a command sequence.When RESET# is first asserted LOW, the device draws ICC1 (50 MHz value) during tPU. If RESET# continues to be held at VSS, the device draws CMOS standby current (ISB).RESET# has an internal pull-up resistor and may be left unconnected in the host system if not used.The RESET# input is not available on all packages options. When not available, the RESET# input of the device is tied to the inactive state, inside the package.Serial Clock (SCK)This input signal provides the synchronization reference for the SPI interface. Instructions, addresses, or data input are latched on the rising edge of the SCK signal. Data output changes after the falling edge of SCK, in SDR commands, and after every edge in DDR commands.Chip Select (CS#)The chip select signal indicates when a command for the device is in process and the other signals are relevant for the memory device. When the CS# signal is at the logic HIGH state, the device is not selected and all input signals are ignored and all output signals are high impedance. Unless an internal Program, Erase, or Write Registers (WRR) embedded operation is in progress, the device will be in the Standby Power mode. Driving the CS# input to logic LOW state enables the device, placing it in the Active Power mode. After Power-up, a falling edge on CS# is required prior to the start of any command.CS# toggle with no CLK and Data is considered as non-valid. The flash should not be selected (CS# LOW with no CLK and Data) when it is not being addressed. This is considered as a spec violation and can eventually cause the device to remain in busy state (SR1 = 0x03) after an embedded operation (program/erase/etc).Serial Input (SI) / IO0This input signal is used to transfer data serially into the device. It receives instructions, addresses, and data to be programmed. Values are latched on the rising edge of serial SCK clock signal.SI becomes IO0 - an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).Serial Output (SO) / IO1This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial SCK clock signal.SO becomes IO1 - an input and output during Dual and Quad commands for receiving addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).Write Protect (WP#) / IO2When WP# is driven LOW (VIL), during a WRR command and while the Status Register Write Disable (SRWD) bit of the Status Register is set to a ‘1’, it is not possible to write to the Status and Configuration Registers. This prevents any alteration of the Block Protect (BP2, BP1, BP0) and TBPROT bits of the Status Register. As a consequence, all the data bytes in the memory area that are protected by the Block Protect and TBPROT bits, are also hardwareprotected against data modification if WP# is LOW during a WRR command.The WP# function is not available when the Quad mode is enabled (CR[1]=1). The WP# function is replaced by IO2 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).WP# has an internal pull-up resistor; when unconnected, WP# is at VIH and may be left unconnected in the host system if not used for Quad mode.Hold (HOLD#) / IO3The Hold (HOLD#) signal is used to pause any serial communications with the device without deselecting the device or stopping the serial clock.To enter the Hold condition, the device must be selected by driving the CS# input to the logic LOW state. It is recommended that the user keep the CS# input LOW state during the entire duration of the Hold condition. This is to ensure that the state of the interface logic remains unchanged from the moment of entering the Hold condition. If the CS# input is driven to the logic HIGH state while the device is in the Hold condition, the interface logic of the device will be reset. To restart communication with the device, it is necessary to drive HOLD# to the logic HIGH state while driving the CS# signal into the logic LOW state. This prevents the device from going back into the Hold condition.The Hold condition starts on the falling edge of the Hold (HOLD#) signal, provided that this coincides with SCK being at the logic LOW state. If the falling edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition starts whenever the SCK signal reaches the logic LOW state. Taking the HOLD# signal to the logic LOW state does not terminate any Write, Program or Erase operation that is currently in progress.During the Hold condition, SO is in high impedance and both the SI and SCK input are Don't Care.The Hold condition ends on the rising edge of the Hold (HOLD#) signal, provided that this coincides with the SCK signal being at the logic LOW state. If the rising edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition ends whenever the SCK signal reaches the logic LOW state.The HOLD# function is not available when the Quad mode is enabled (CR1[1] =1). The Hold function is replaced by IO3 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands).The HOLD# signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad mode.BEEDDCCBCS#SCK          HOLD#Valid InputDon't CareValid InputDon't CareBValid InputA ASI_or_IO_(during_input) SO_or_IO_(internal)SO_or_IO_(external)Hold Condition Non-standard UseHold Condition Standard UseFigure 5    HOLD mode operationCore Voltage Supply (VCC)VCC is the voltage source for all device internal logic. It is the single voltage used for all device internal functions including read, program, and erase. The voltage may vary from 2.7 V to 3.6 V.Versatile I/O Power Supply (VIO)The Versatile I/O (VIO) supply is the voltage source for all device input receivers and output drivers and allows the host system to set the voltage levels that the device tolerates on all inputs and drives on outputs (address, control, and IO signals). The VIO range is 1.65 V to VCC. VIO cannot be greater than VCC.For example, a VIO of 1.65 V–3.6 V allows for I/O at the 1.8 V, 2.5 V, or 3 V levels, driving and receiving signals to and from other 1.8 V, 2.5 V or 3 V devices on the same data bus. VIO may be tied to VCC so that interface signals operate at the same voltage as the core of the device. VIO is not available in all package options, when not available the VIO supply is tied to VCC internal to the package.During the rise of power supplies, the VIO supply voltage must remain less than or equal to the VCC supply voltage. This supply is not available in all package options. For a backward compatible with the SO16 package, the VIO supply is tied to VCC inside the package; thus, the IO will function at VCC level.Supply and Signal Ground (VSS)VSS is the common voltage drain and ground reference for the device core, input signal receivers, and output drivers.Not Connected (NC)No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connected to an NC must not have voltage levels higher than VIO.Reserved for Future Use (RFU)No device internal signal is currently connected to the package connector but is there potential future use of the connector. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.Do Not Use (DNU)A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistor and may be left unconnected in the host system or may be tied to VSS. Do not use these connections for PCB signal routing channels. Do not connect any host system signal to these connections.Block diagramsHOLD# WP# SISOSCKHOLD# WP# SOSISCKCS2#CS1#CS2#CS1#SPIBus MasterFL-SFlashFL-SFlashFL-SFlash"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "NC  NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "RESET#/ RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "DNU  SCK  VSS  VCC   NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "DNU  CS#  RFU WP#/IO2  NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "DNU  SO/IO1 SI/IO0 HOLD#/IO3 NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "NC   NC   NC  VIO/RFU  NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "Figure 3    24-ball BGA, 5  5 ball footprint (FAB024), top view[7]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "RESET# and VIO are pulled to VCC internal to the memory device.Signal connections are in the same relative positions as FAC024 BGA, allowing a single PCB footprint to use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "RESET# and VIO are pulled to VCC internal to the memory device."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAB024 pinout diagram",
        "Text": "Signal connections are in the same relative positions as FAC024 BGA, allowing a single PCB footprint to use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "NC RESET#/ RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "DNU   SCK   VSS   VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "DNU   CS#   RFU  WP#/IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "DNU  SO/IO1 SI/IO0 HOLD#/IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "NC  VIO/RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "FAC024 pinout diagram",
        "Text": "Figure 4    24-ball BGA, 4  6 ball footprint (FAC024), top view[9]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Special handling instructions for FBGA packages",
        "Text": "Flash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Special handling instructions for FBGA packages",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Special handling instructions for FBGA packages",
        "Text": "Signal connections are in the same relative positions as FAB024 BGA, allowing a single PCB footprint to use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Special handling instructions for FBGA packages",
        "Text": "Signal connections are in the same relative positions as FAB024 BGA, allowing a single PCB footprint to use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Table 2    Signal descriptions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Signal name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Input"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Hardware Reset: LOW = Device resets and returns to Standby state, ready to receive a command. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Input"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Serial Clock"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Input"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Chip Select"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "SI / IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "I/O"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Serial Input for single bit data commands or IO0 for Dual or Quad commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "SO / IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "I/O"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Serial Output for single bit data commands. IO1 for Dual or Quad commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "WP# / IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "I/O"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Write Protect when not in Quad mode. IO2 in Quad mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "HOLD# / IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "I/O"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Hold (pause) serial transfer in single bit or Dual data commands. IO3 in Quad-I/O mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Supply"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Core Power Supply."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Supply"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Versatile I/O Power Supply."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "VSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Supply"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Ground."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "NC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Unused"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Not Connected. No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connected"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "to an NC must not have voltage levels higher than VIO."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Reserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use of the connector for a signal. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "DNU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "Do Not Use. A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistor"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "and may be left unconnected in the host system or may be tied to VSS. Do not use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "these connections for PCB signal routing channels. Do not connect any host system"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Input/output summary",
        "Text": "signal to this connection."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Address and data configuration",
        "Text": "Traditional SPI single bit wide commands (Single or SIO) send information from the host to the memory only on the SI signal. Data may be sent back to the host serially on the Serial Output (SO) signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Address and data configuration",
        "Text": "Dual or Quad Output commands send information from the host to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Address and data configuration",
        "Text": "Dual or Quad Input/Output (I/O) commands send information from the host to the memory as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "The RESET# input provides a hardware method of resetting the device to Standby state, ready for receiving a command. When RESET# is driven to logic LOW (VIL) for at least a period of tRP, the device:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "terminates any operation in progress,tristates all outputs,resets the volatile bits in the Configuration Register,resets the volatile bits in the Status Registers,resets the Bank Address Register to ‘0’,loads the Program Buffer with all ones,reloads all internal configuration information necessary to bring the device to standby mode,and resets the internal Control Unit to Standby state."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "terminates any operation in progress,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "tristates all outputs,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "resets the volatile bits in the Configuration Register,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "resets the volatile bits in the Status Registers,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "resets the Bank Address Register to ‘0’,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "loads the Program Buffer with all ones,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "reloads all internal configuration information necessary to bring the device to standby mode,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "and resets the internal Control Unit to Standby state."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "RESET# causes the same initialization process as is performed when power comes up and requires tPU time. RESET# may be asserted LOW at any time. To ensure data integrity, any operation that was interrupted by a hardware reset should be reinitiated once the device is ready to accept a command sequence."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "When RESET# is first asserted LOW, the device draws ICC1 (50 MHz value) during tPU. If RESET# continues to be held at VSS, the device draws CMOS standby current (ISB)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "RESET# has an internal pull-up resistor and may be left unconnected in the host system if not used."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "RESET#",
        "Text": "The RESET# input is not available on all packages options. When not available, the RESET# input of the device is tied to the inactive state, inside the package."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Serial Clock (SCK)",
        "Text": "This input signal provides the synchronization reference for the SPI interface. Instructions, addresses, or data input are latched on the rising edge of the SCK signal. Data output changes after the falling edge of SCK, in SDR commands, and after every edge in DDR commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Chip Select (CS#)",
        "Text": "The chip select signal indicates when a command for the device is in process and the other signals are relevant for the memory device. When the CS# signal is at the logic HIGH state, the device is not selected and all input signals are ignored and all output signals are high impedance. Unless an internal Program, Erase, or Write Registers (WRR) embedded operation is in progress, the device will be in the Standby Power mode. Driving the CS# input to logic LOW state enables the device, placing it in the Active Power mode. After Power-up, a falling edge on CS# is required prior to the start of any command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Chip Select (CS#)",
        "Text": "CS# toggle with no CLK and Data is considered as non-valid. The flash should not be selected (CS# LOW with no CLK and Data) when it is not being addressed. This is considered as a spec violation and can eventually cause the device to remain in busy state (SR1 = 0x03) after an embedded operation (program/erase/etc)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Serial Input (SI) / IO0",
        "Text": "This input signal is used to transfer data serially into the device. It receives instructions, addresses, and data to be programmed. Values are latched on the rising edge of serial SCK clock signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Serial Input (SI) / IO0",
        "Text": "SI becomes IO0 - an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Serial Output (SO) / IO1",
        "Text": "This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial SCK clock signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Serial Output (SO) / IO1",
        "Text": "SO becomes IO1 - an input and output during Dual and Quad commands for receiving addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Write Protect (WP#) / IO2",
        "Text": "When WP# is driven LOW (VIL), during a WRR command and while the Status Register Write Disable (SRWD) bit of the Status Register is set to a ‘1’, it is not possible to write to the Status and Configuration Registers. This prevents any alteration of the Block Protect (BP2, BP1, BP0) and TBPROT bits of the Status Register. As a consequence, all the data bytes in the memory area that are protected by the Block Protect and TBPROT bits, are also hardware"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Write Protect (WP#) / IO2",
        "Text": "protected against data modification if WP# is LOW during a WRR command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Write Protect (WP#) / IO2",
        "Text": "The WP# function is not available when the Quad mode is enabled (CR[1]=1). The WP# function is replaced by IO2 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Write Protect (WP#) / IO2",
        "Text": "WP# has an internal pull-up resistor; when unconnected, WP# is at VIH and may be left unconnected in the host system if not used for Quad mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "The Hold (HOLD#) signal is used to pause any serial communications with the device without deselecting the device or stopping the serial clock."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "To enter the Hold condition, the device must be selected by driving the CS# input to the logic LOW state. It is recommended that the user keep the CS# input LOW state during the entire duration of the Hold condition. This is to ensure that the state of the interface logic remains unchanged from the moment of entering the Hold condition. If the CS# input is driven to the logic HIGH state while the device is in the Hold condition, the interface logic of the device will be reset. To restart communication with the device, it is necessary to drive HOLD# to the logic HIGH state while driving the CS# signal into the logic LOW state. This prevents the device from going back into the Hold condition."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "The Hold condition starts on the falling edge of the Hold (HOLD#) signal, provided that this coincides with SCK being at the logic LOW state. If the falling edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition starts whenever the SCK signal reaches the logic LOW state. Taking the HOLD# signal to the logic LOW state does not terminate any Write, Program or Erase operation that is currently in progress."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "During the Hold condition, SO is in high impedance and both the SI and SCK input are Don't Care."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "The Hold condition ends on the rising edge of the Hold (HOLD#) signal, provided that this coincides with the SCK signal being at the logic LOW state. If the rising edge does not coincide with the SCK signal being at the logic LOW state, the Hold condition ends whenever the SCK signal reaches the logic LOW state."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "The HOLD# function is not available when the Quad mode is enabled (CR1[1] =1). The Hold function is replaced by IO3 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the SCK signal) as well as shifting out data (on the falling edge of SCK, in SDR commands, and on every edge of SCK, in DDR commands)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "The HOLD# signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "SCK          "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "HOLD#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "Valid Input"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "Don't Care"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "Valid Input"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "Don't Care"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "Valid Input"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "A A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "SI_or_IO_(during_input) SO_or_IO_(internal)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "SO_or_IO_(external)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "Hold Condition Non-standard Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "Hold Condition Standard Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Hold (HOLD#) / IO3",
        "Text": "Figure 5    HOLD mode operation"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Core Voltage Supply (VCC)",
        "Text": "VCC is the voltage source for all device internal logic. It is the single voltage used for all device internal functions including read, program, and erase. The voltage may vary from 2.7 V to 3.6 V."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Versatile I/O Power Supply (VIO)",
        "Text": "The Versatile I/O (VIO) supply is the voltage source for all device input receivers and output drivers and allows the host system to set the voltage levels that the device tolerates on all inputs and drives on outputs (address, control, and IO signals). The VIO range is 1.65 V to VCC. VIO cannot be greater than VCC."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Versatile I/O Power Supply (VIO)",
        "Text": "For example, a VIO of 1.65 V–3.6 V allows for I/O at the 1.8 V, 2.5 V, or 3 V levels, driving and receiving signals to and from other 1.8 V, 2.5 V or 3 V devices on the same data bus. VIO may be tied to VCC so that interface signals operate at the same voltage as the core of the device. VIO is not available in all package options, when not available the VIO supply is tied to VCC internal to the package."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Versatile I/O Power Supply (VIO)",
        "Text": "During the rise of power supplies, the VIO supply voltage must remain less than or equal to the VCC supply voltage. This supply is not available in all package options. For a backward compatible with the SO16 package, the VIO supply is tied to VCC inside the package; thus, the IO will function at VCC level."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Supply and Signal Ground (VSS)",
        "Text": "VSS is the common voltage drain and ground reference for the device core, input signal receivers, and output drivers."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Not Connected (NC)",
        "Text": "No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a PCB. However, any signal connected to an NC must not have voltage levels higher than VIO."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Reserved for Future Use (RFU)",
        "Text": "No device internal signal is currently connected to the package connector but is there potential future use of the connector. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Do Not Use (DNU)",
        "Text": "A device internal signal may be connected to the package connector. The connection may be used by Infineon for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistor and may be left unconnected in the host system or may be tied to VSS. Do not use these connections for PCB signal routing channels. Do not connect any host system signal to these connections."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "HOLD# WP# SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "HOLD# WP# SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS2#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS1#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS2#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS1#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "SPI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Bus Master"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "FL-S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Flash"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "FL-S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Flash"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "FL-S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Flash"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "FL-S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Flash"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Figure 6    Bus master and memory devices on the SPI Bus - Single bit data path"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "HOLD#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "WP# IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "IO0 SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "HOLD# WP#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "IO1 IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS2#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS1#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS2#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS1#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "SPI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Bus Master"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "FL-S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Flash"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "FL-S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Flash"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Figure 7    Bus master and memory devices on the SPI Bus - Dual bit data path"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "IO3 IO2 IO1 IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "IO3 IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "IO1 IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS2#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS1#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS2#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "CS1#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "SPI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Bus Master"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Figure 8    Bus master and memory devices on the SPI Bus - Quad bit data path"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Pinouts and signal descriptions",
        "Subsection": "Block diagrams",
        "Text": "Signal protocolsSPI clock modesSDRThe S25FL128S and S25FL256S devices can be driven by an embedded microcontroller (bus master) in either of the two following clocking modes.Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0Mode 3 with CPOL = 1 and, CPHA = 1For these two modes, input data into the device is always latched in on the rising edge of the SCK signal and the output data is always available from the falling edge of the SCK clock signal.The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.SCK will stay at logic LOW state with CPOL = 0, CPHA = 0SCK will stay at logic HIGH state with CPOL = 1, CPHA = 1CPOL=0_CPHA=0_SCK   CPOL=1_CPHA=1_SCKCS#SI  MSbSOMSbFigure 9    SPI SDR modes supportedTiming diagrams throughout the remainder of the document are generally shown as both mode ‘0’ and ‘3’ by showing SCK as both HIGH and LOW at the fall of CS#. In some cases, a timing diagram may show only mode ‘0’ with SCK LOW at the fall of CS#. In such a case, mode 3 timing simply means clock is HIGH at the fall of CS# so no SCK rising edge set up or hold time to the falling edge of CS# is needed for mode ‘3’.SCK cycles are measured (counted) from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.DDRMode ‘0’ and mode ‘3’ are also supported for DDR commands. In DDR commands, the instruction bits are always latched on the rising edge of clock, the same as in SDR commands. However, the address and input data that follow the instruction are latched on both the rising and falling edges of SCK. The first address bit is latched on the first rising edge of SCK following the falling edge at the end of the last instruction bit. The first bit of output data is driven on the falling edge at the end of the last access latency (dummy) cycle.InstructionAddressModeDummy / DLPRead DataInst. 7Inst. 0  A31 A30A0  M7  M6M0DLP7DLP0 D0  D1SCK cycles are measured (counted) in the same way as in SDR commands, from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.CPOL=0_CPHA=0_SCK CPOL=1_CPHA=1_SCKCS#Transfer_PhaseSI SOFigure 10   SPI DDR modes supportedCommand protocolAll communication between the host system and S25FL128S and S25FL256S memory devices is in the form of units called commands.All commands begin with an instruction that selects the type of information transfer or device operation to be performed. Commands may also have an address, instruction modifier, latency period, data transfer to the memory, or data transfer from the memory. All instruction, address, and data information is transferred serially between the host system and memory device.All instructions are transferred from host to memory as a single bit serial sequence on the SI signal.Single bit wide commands may provide an address or data sent only on the SI signal. Data may be sent back to the host serially on the SO signal.Dual or Quad Output commands provide an address sent to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.Dual or Quad Input/Output (I/O) commands provide an address sent from the host as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3.Commands are structured as follows:Each command begins with CS# going LOW and ends with CS# returning HIGH. The memory device is selected by the host driving the Chip Select (CS#) signal low throughout a command.The serial clock (SCK) marks the transfer of each bit or group of bits between the host and memory.Each command begins with an eight bit (byte) instruction. The instruction is always presented only as a single bit serial sequence on the Serial Input (SI) signal with one bit transferred to the memory device on each SCK rising edge. The instruction selects the type of information transfer or device operation to be performed.The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The instruction determines the address space used. The address may be either a 24-bit or a 32-bit byte boundary, address. The address transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The width of all transfers following the instruction are determined by the instruction sent. Following transfers may continue to be single bit serial on only the SI or Serial Output (SO) signals, they may be done in two bit groups per (dual) transfer on the IO0 and IO1 signals, or they may be done in 4 bit groups per (quad) transfer on the IO0-IO3 signals. Within the dual or quad groups the least significant bit is on IO0. More significant bits are placed in significance order on each higher numbered IO signal. Single bits or parallel bit groups are transferred in most to least significant bit order.Some instructions send an instruction modifier called mode bits, following the address, to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands. The mode bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host.Write data bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.SCK continues to toggle during any read access latency period. The latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles). At the end of the read latency cycles, the first read data bits are driven from the outputs on SCK falling edge at the end of the last read latency cycle. The first read data bits are considered transferred to the host on the following SCK rising edge. Each following transfer occurs on the next SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.If the command returns read data to the host, the device continues sending data transfers until the host takes the CS# signal HIGH. The CS# signal can be driven HIGH after any transfer in the read data sequence. This will terminate the command.At the end of a command that does not return data, the host drives the CS# input HIGH. The CS# signal must go HIGH after the eighth bit, of a stand alone instruction or, of the last write data byte that is transferred. That is, the CS# signal must be driven HIGH when the number of clock cycles after CS# signal was driven LOW is an exact multiple of eight cycles. If the CS# signal does not go HIGH exactly at the eight SCK cycle boundary of the instruction or write data, the command is rejected and not executed.All instruction, address, and mode bits are shifted into the device with the Most Significant Bits (MSb) first. The data bits are shifted in and out of the device MSb first. All data is transferred in byte units with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e. the byte address increments.All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions.Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful.CS# SCKSI SOPhaseCommand sequence examples76543210InstructionCS# SCKSI SOPhaseFigure 11   Standalone Instruction command7654321076543210InstructionInput DataCS# SCKSI SOPhaseFigure 12   Single Bit Wide Input command765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionData 1Data 2Figure 13   Single Bit Wide Output command765432103110InstructionAddressData 1Data 26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Block diagrams",
        "Text": "SPI clock modesSDRThe S25FL128S and S25FL256S devices can be driven by an embedded microcontroller (bus master) in either of the two following clocking modes.Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0Mode 3 with CPOL = 1 and, CPHA = 1For these two modes, input data into the device is always latched in on the rising edge of the SCK signal and the output data is always available from the falling edge of the SCK clock signal.The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.SCK will stay at logic LOW state with CPOL = 0, CPHA = 0SCK will stay at logic HIGH state with CPOL = 1, CPHA = 1CPOL=0_CPHA=0_SCK   CPOL=1_CPHA=1_SCKCS#SI  MSbSOMSbFigure 9    SPI SDR modes supportedTiming diagrams throughout the remainder of the document are generally shown as both mode ‘0’ and ‘3’ by showing SCK as both HIGH and LOW at the fall of CS#. In some cases, a timing diagram may show only mode ‘0’ with SCK LOW at the fall of CS#. In such a case, mode 3 timing simply means clock is HIGH at the fall of CS# so no SCK rising edge set up or hold time to the falling edge of CS# is needed for mode ‘3’.SCK cycles are measured (counted) from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.DDRMode ‘0’ and mode ‘3’ are also supported for DDR commands. In DDR commands, the instruction bits are always latched on the rising edge of clock, the same as in SDR commands. However, the address and input data that follow the instruction are latched on both the rising and falling edges of SCK. The first address bit is latched on the first rising edge of SCK following the falling edge at the end of the last instruction bit. The first bit of output data is driven on the falling edge at the end of the last access latency (dummy) cycle.InstructionAddressModeDummy / DLPRead DataInst. 7Inst. 0  A31 A30A0  M7  M6M0DLP7DLP0 D0  D1SCK cycles are measured (counted) in the same way as in SDR commands, from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.CPOL=0_CPHA=0_SCK CPOL=1_CPHA=1_SCKCS#Transfer_PhaseSI SOFigure 10   SPI DDR modes supportedCommand protocolAll communication between the host system and S25FL128S and S25FL256S memory devices is in the form of units called commands.All commands begin with an instruction that selects the type of information transfer or device operation to be performed. Commands may also have an address, instruction modifier, latency period, data transfer to the memory, or data transfer from the memory. All instruction, address, and data information is transferred serially between the host system and memory device.All instructions are transferred from host to memory as a single bit serial sequence on the SI signal.Single bit wide commands may provide an address or data sent only on the SI signal. Data may be sent back to the host serially on the SO signal.Dual or Quad Output commands provide an address sent to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.Dual or Quad Input/Output (I/O) commands provide an address sent from the host as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3.Commands are structured as follows:Each command begins with CS# going LOW and ends with CS# returning HIGH. The memory device is selected by the host driving the Chip Select (CS#) signal low throughout a command.The serial clock (SCK) marks the transfer of each bit or group of bits between the host and memory.Each command begins with an eight bit (byte) instruction. The instruction is always presented only as a single bit serial sequence on the Serial Input (SI) signal with one bit transferred to the memory device on each SCK rising edge. The instruction selects the type of information transfer or device operation to be performed.The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The instruction determines the address space used. The address may be either a 24-bit or a 32-bit byte boundary, address. The address transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The width of all transfers following the instruction are determined by the instruction sent. Following transfers may continue to be single bit serial on only the SI or Serial Output (SO) signals, they may be done in two bit groups per (dual) transfer on the IO0 and IO1 signals, or they may be done in 4 bit groups per (quad) transfer on the IO0-IO3 signals. Within the dual or quad groups the least significant bit is on IO0. More significant bits are placed in significance order on each higher numbered IO signal. Single bits or parallel bit groups are transferred in most to least significant bit order.Some instructions send an instruction modifier called mode bits, following the address, to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands. The mode bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host.Write data bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.SCK continues to toggle during any read access latency period. The latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles). At the end of the read latency cycles, the first read data bits are driven from the outputs on SCK falling edge at the end of the last read latency cycle. The first read data bits are considered transferred to the host on the following SCK rising edge. Each following transfer occurs on the next SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.If the command returns read data to the host, the device continues sending data transfers until the host takes the CS# signal HIGH. The CS# signal can be driven HIGH after any transfer in the read data sequence. This will terminate the command.At the end of a command that does not return data, the host drives the CS# input HIGH. The CS# signal must go HIGH after the eighth bit, of a stand alone instruction or, of the last write data byte that is transferred. That is, the CS# signal must be driven HIGH when the number of clock cycles after CS# signal was driven LOW is an exact multiple of eight cycles. If the CS# signal does not go HIGH exactly at the eight SCK cycle boundary of the instruction or write data, the command is rejected and not executed.All instruction, address, and mode bits are shifted into the device with the Most Significant Bits (MSb) first. The data bits are shifted in and out of the device MSb first. All data is transferred in byte units with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e. the byte address increments.All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions.Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful.CS# SCKSI SOPhaseCommand sequence examples76543210InstructionCS# SCKSI SOPhaseFigure 11   Standalone Instruction command7654321076543210InstructionInput DataCS# SCKSI SOPhaseFigure 12   Single Bit Wide Input command765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionData 1Data 2Figure 13   Single Bit Wide Output command765432103110InstructionAddressData 1Data 26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SPI clock modes",
        "Text": "SDRThe S25FL128S and S25FL256S devices can be driven by an embedded microcontroller (bus master) in either of the two following clocking modes.Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0Mode 3 with CPOL = 1 and, CPHA = 1For these two modes, input data into the device is always latched in on the rising edge of the SCK signal and the output data is always available from the falling edge of the SCK clock signal.The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.SCK will stay at logic LOW state with CPOL = 0, CPHA = 0SCK will stay at logic HIGH state with CPOL = 1, CPHA = 1CPOL=0_CPHA=0_SCK   CPOL=1_CPHA=1_SCKCS#SI  MSbSOMSbFigure 9    SPI SDR modes supportedTiming diagrams throughout the remainder of the document are generally shown as both mode ‘0’ and ‘3’ by showing SCK as both HIGH and LOW at the fall of CS#. In some cases, a timing diagram may show only mode ‘0’ with SCK LOW at the fall of CS#. In such a case, mode 3 timing simply means clock is HIGH at the fall of CS# so no SCK rising edge set up or hold time to the falling edge of CS# is needed for mode ‘3’.SCK cycles are measured (counted) from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.DDRMode ‘0’ and mode ‘3’ are also supported for DDR commands. In DDR commands, the instruction bits are always latched on the rising edge of clock, the same as in SDR commands. However, the address and input data that follow the instruction are latched on both the rising and falling edges of SCK. The first address bit is latched on the first rising edge of SCK following the falling edge at the end of the last instruction bit. The first bit of output data is driven on the falling edge at the end of the last access latency (dummy) cycle.InstructionAddressModeDummy / DLPRead DataInst. 7Inst. 0  A31 A30A0  M7  M6M0DLP7DLP0 D0  D1SCK cycles are measured (counted) in the same way as in SDR commands, from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command.CPOL=0_CPHA=0_SCK CPOL=1_CPHA=1_SCKCS#Transfer_PhaseSI SOFigure 10   SPI DDR modes supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "The S25FL128S and S25FL256S devices can be driven by an embedded microcontroller (bus master) in either of the two following clocking modes."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0Mode 3 with CPOL = 1 and, CPHA = 1For these two modes, input data into the device is always latched in on the rising edge of the SCK signal and the output data is always available from the falling edge of the SCK clock signal.The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.SCK will stay at logic LOW state with CPOL = 0, CPHA = 0SCK will stay at logic HIGH state with CPOL = 1, CPHA = 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "Mode 3 with CPOL = 1 and, CPHA = 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "For these two modes, input data into the device is always latched in on the rising edge of the SCK signal and the output data is always available from the falling edge of the SCK clock signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "SCK will stay at logic LOW state with CPOL = 0, CPHA = 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "SCK will stay at logic HIGH state with CPOL = 1, CPHA = 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "CPOL=0_CPHA=0_SCK   CPOL=1_CPHA=1_SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "SI  MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "Figure 9    SPI SDR modes supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "Timing diagrams throughout the remainder of the document are generally shown as both mode ‘0’ and ‘3’ by showing SCK as both HIGH and LOW at the fall of CS#. In some cases, a timing diagram may show only mode ‘0’ with SCK LOW at the fall of CS#. In such a case, mode 3 timing simply means clock is HIGH at the fall of CS# so no SCK rising edge set up or hold time to the falling edge of CS# is needed for mode ‘3’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "SDR",
        "Text": "SCK cycles are measured (counted) from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "Mode ‘0’ and mode ‘3’ are also supported for DDR commands. In DDR commands, the instruction bits are always latched on the rising edge of clock, the same as in SDR commands. However, the address and input data that follow the instruction are latched on both the rising and falling edges of SCK. The first address bit is latched on the first rising edge of SCK following the falling edge at the end of the last instruction bit. The first bit of output data is driven on the falling edge at the end of the last access latency (dummy) cycle."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "Dummy / DLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "Read Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "Inst. 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "Inst. 0  A31 A30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "A0  M7  M6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "M0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "DLP7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "DLP0 D0  D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "SCK cycles are measured (counted) in the same way as in SDR commands, from one falling edge of SCK to the next falling edge of SCK. In mode ‘0’ the beginning of the first SCK cycle in a command is measured from the falling edge of CS# to the first falling edge of SCK because SCK is already low at the beginning of a command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "CPOL=0_CPHA=0_SCK CPOL=1_CPHA=1_SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "Transfer_Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "SI SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR",
        "Text": "Figure 10   SPI DDR modes supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "All communication between the host system and S25FL128S and S25FL256S memory devices is in the form of units called commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "All commands begin with an instruction that selects the type of information transfer or device operation to be performed. Commands may also have an address, instruction modifier, latency period, data transfer to the memory, or data transfer from the memory. All instruction, address, and data information is transferred serially between the host system and memory device."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "All instructions are transferred from host to memory as a single bit serial sequence on the SI signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Single bit wide commands may provide an address or data sent only on the SI signal. Data may be sent back to the host serially on the SO signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Dual or Quad Output commands provide an address sent to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Dual or Quad Input/Output (I/O) commands provide an address sent from the host as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Commands are structured as follows:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Each command begins with CS# going LOW and ends with CS# returning HIGH. The memory device is selected by the host driving the Chip Select (CS#) signal low throughout a command.The serial clock (SCK) marks the transfer of each bit or group of bits between the host and memory.Each command begins with an eight bit (byte) instruction. The instruction is always presented only as a single bit serial sequence on the Serial Input (SI) signal with one bit transferred to the memory device on each SCK rising edge. The instruction selects the type of information transfer or device operation to be performed.The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The instruction determines the address space used. The address may be either a 24-bit or a 32-bit byte boundary, address. The address transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The width of all transfers following the instruction are determined by the instruction sent. Following transfers may continue to be single bit serial on only the SI or Serial Output (SO) signals, they may be done in two bit groups per (dual) transfer on the IO0 and IO1 signals, or they may be done in 4 bit groups per (quad) transfer on the IO0-IO3 signals. Within the dual or quad groups the least significant bit is on IO0. More significant bits are placed in significance order on each higher numbered IO signal. Single bits or parallel bit groups are transferred in most to least significant bit order.Some instructions send an instruction modifier called mode bits, following the address, to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands. The mode bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host.Write data bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.SCK continues to toggle during any read access latency period. The latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles). At the end of the read latency cycles, the first read data bits are driven from the outputs on SCK falling edge at the end of the last read latency cycle. The first read data bits are considered transferred to the host on the following SCK rising edge. Each following transfer occurs on the next SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands.If the command returns read data to the host, the device continues sending data transfers until the host takes the CS# signal HIGH. The CS# signal can be driven HIGH after any transfer in the read data sequence. This will terminate the command.At the end of a command that does not return data, the host drives the CS# input HIGH. The CS# signal must go HIGH after the eighth bit, of a stand alone instruction or, of the last write data byte that is transferred. That is, the CS# signal must be driven HIGH when the number of clock cycles after CS# signal was driven LOW is an exact multiple of eight cycles. If the CS# signal does not go HIGH exactly at the eight SCK cycle boundary of the instruction or write data, the command is rejected and not executed.All instruction, address, and mode bits are shifted into the device with the Most Significant Bits (MSb) first. The data bits are shifted in and out of the device MSb first. All data is transferred in byte units with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e. the byte address increments.All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions.Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Each command begins with CS# going LOW and ends with CS# returning HIGH. The memory device is selected by the host driving the Chip Select (CS#) signal low throughout a command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "The serial clock (SCK) marks the transfer of each bit or group of bits between the host and memory."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Each command begins with an eight bit (byte) instruction. The instruction is always presented only as a single bit serial sequence on the Serial Input (SI) signal with one bit transferred to the memory device on each SCK rising edge. The instruction selects the type of information transfer or device operation to be performed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The instruction determines the address space used. The address may be either a 24-bit or a 32-bit byte boundary, address. The address transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "The width of all transfers following the instruction are determined by the instruction sent. Following transfers may continue to be single bit serial on only the SI or Serial Output (SO) signals, they may be done in two bit groups per (dual) transfer on the IO0 and IO1 signals, or they may be done in 4 bit groups per (quad) transfer on the IO0-IO3 signals. Within the dual or quad groups the least significant bit is on IO0. More significant bits are placed in significance order on each higher numbered IO signal. Single bits or parallel bit groups are transferred in most to least significant bit order."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Some instructions send an instruction modifier called mode bits, following the address, to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands. The mode bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Write data bit transfers occur on SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "SCK continues to toggle during any read access latency period. The latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles). At the end of the read latency cycles, the first read data bits are driven from the outputs on SCK falling edge at the end of the last read latency cycle. The first read data bits are considered transferred to the host on the following SCK rising edge. Each following transfer occurs on the next SCK rising edge, in SDR commands, or on every SCK edge, in DDR commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "If the command returns read data to the host, the device continues sending data transfers until the host takes the CS# signal HIGH. The CS# signal can be driven HIGH after any transfer in the read data sequence. This will terminate the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "At the end of a command that does not return data, the host drives the CS# input HIGH. The CS# signal must go HIGH after the eighth bit, of a stand alone instruction or, of the last write data byte that is transferred. That is, the CS# signal must be driven HIGH when the number of clock cycles after CS# signal was driven LOW is an exact multiple of eight cycles. If the CS# signal does not go HIGH exactly at the eight SCK cycle boundary of the instruction or write data, the command is rejected and not executed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "All instruction, address, and mode bits are shifted into the device with the Most Significant Bits (MSb) first. The data bits are shifted in and out of the device MSb first. All data is transferred in byte units with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e. the byte address increments."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "CS# SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "SI SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command protocol",
        "Text": "Command sequence examples76543210InstructionCS# SCKSI SOPhaseFigure 11   Standalone Instruction command7654321076543210InstructionInput DataCS# SCKSI SOPhaseFigure 12   Single Bit Wide Input command765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionData 1Data 2Figure 13   Single Bit Wide Output command765432103110InstructionAddressData 1Data 26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS# SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "SI SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 11   Standalone Instruction command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Input Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS# SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "SI SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 12   Single Bit Wide Input command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 13   Single Bit Wide Output command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS# SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "SI SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS# SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "SI SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 14   Single Bit Wide I/O command without latency"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Dummy Cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "IO0 IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6 4 2 0 6 4 2 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7 5 3 1 7 5 3 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7 6 5 4 3 2 1 0 31 30 29 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 15   Single Bit Wide I/O command with latency"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6 Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS# SCK IO0 IO1 IO2 IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 16   Dual Output command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "..."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS# SCK IO0 IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 17   Quad Output command without latency"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 18   Dual I/O command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "D2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "D3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "D4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS# SCK IO0 IO1 IO2 IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS# SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "SI SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 19   Quad I/O command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7 6 5 4 3 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7 6 5 4 3 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS# SCK IO0 IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 20   DDR Fast Read with EHPLC = 00b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Dum"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "DLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "19"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "CS# SCK IO0 IO1 IO2 IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "24"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 21   DDR Dual I/O Read with EHPLC = 01b and DLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "DLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "D2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Figure 22   DDR Quad I/O Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Additional sequence diagrams, specific to each command, are provided in “Commands” on page 69."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Interface statesThis section describes the input and output signal levels as related to the SPI interface behavior.Table 3    Interface states summaryInterface stateVCCVIORESET#SCKCS#HOLD# / IO3WP# / IO2SO / IO1SI / IO0Power-off< VCC (low) VCCXXXXXZXLow power hardware data protection< VCC(cut-off) VCCXXXXXZXPower-on (cold) reset≥ VCC (min)≥ VIO (min) ≤ VCCXXXXXZXHardware (warm) reset≥ VCC (min)≥ VIO (min) ≤ VCCHLXXXXZXInterface Standby≥ VCC (min)≥ VIO (min) ≤ VCCHHXHHXXZXInstruction cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHHVZHVHold cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHV or HTHLHLXXXSingle input cycleHost to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXZHVSingle latency (dummy) cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXZXSingle output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXMVXDual input cycleHost to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXHVHVDual latency (dummy) cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXXXDual output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXMVMVQPP address input cycle Host to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLXXXHVQuad input cycleHost to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHVHVHVHVQuad latency (dummy) cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLXXXXQuad output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLMVMVMVMVDDR single input cycle Host to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLXXXHVDDR dual input cycle Host to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLXXHVHVDDR Quad input cycle Host to Memory transfer≥ VCC (min)≥ VIO (min)≤ VCCHHHTHLHVHVHVHVDDR latency (dummy) cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLMV or ZMV or ZMV or ZMVor ZDDR single output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLZZMVXTable 3    Interface states summary (continued)Interface stateVCCVIORESET#SCKCS#HOLD# / IO3WP# / IO2SO / IO1SI / IO0DDR dual output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLZZMVMVDDR Quad output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLMVMVMVMVLegend:Z = No driver - floating signal HL = Host driving VILHH = Host driving VIHHV = Either HL or HH X = HL or HH or ZHT = Toggling between HL and HH ML = Memory driving VILMH = Memory driving VIHMV = Either ML or MHPower-offWhen the core supply voltage is at or below the VCC (low) voltage, the device is considered to be powered-off. The device does not react to external signals, and is prevented from performing any program or erase operation.Low power hardware data protectionWhen VCC is less than VCC (cut-off) the memory device will ignore commands to ensure that program and erase operations can not start when the core supply voltage is out of the operating range.Power-on (cold) resetWhen the core voltage supply remains at or below the VCC (low) voltage for  tPD time, then rises to  VCC (Minimum) the device will begin its Power-On Reset (POR) process. POR continues until the end of tPU. During tPU, the device does not react to external input signals nor drive any outputs. Following the end of tPU, the device transitions to the Interface Standby state and can accept commands. For additional information on POR, see “Power-on (cold) reset” on page 38.Hardware (warm) resetSome of the device package options provide a RESET# input. When RESET# is driven LOW for tRP time, the device starts the hardware reset process. The process continues for tRPH time. Following the end of both tRPH and the reset hold time following the rise of RESET# (tRH) the device transitions to the Interface Standby state and can accept commands. For additional information on hardware reset, see “POR followed by hardware reset” on page 38.Interface standbyWhen CS# is HIGH, the SPI interface is in Standby state. Inputs other than RESET# are ignored. The interface waits for the beginning of a new command. The next interface state is Instruction Cycle when CS# goes LOW to begin a new command.While in interface Standby state, the memory device draws standby current (ISB) if no embedded algorithm is in progress. If an embedded algorithm is in progress, the related current is drawn until the end of the algorithm when the entire device returns to standby current draw.Instruction cycleWhen the host drives the MSb of an instruction and CS# goes LOW, on the next rising edge of SCK the device captures the MSb of the instruction that begins the new command. On each following rising edge of SCK, the device captures the next lower significance bit of the 8-bit instruction. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH, and drives Write Protect (WP#) signal as needed for the instruction. However, WP# is only relevant during instruction cycles of a WRR command and is otherwise ignored.Each instruction selects the address space that is operated on and the transfer format used during the remainder of the command. The transfer format may be Single, Dual output, Quad output, Dual I/O, Quad I/O, DDR Single I/O, DDR Dual I/O, or DDR Quad I/O. The expected next interface state depends on the instruction received.Some commands are standalone, needing no address or data transfer to or from the memory. The host returns CS# HIGH after the rising edge of SCK for the eighth bit of the instruction in such commands. The next interface state in this case is Interface Standby.HoldWhen Quad mode is not enabled (CR[1] = 0), the HOLD# / IO3 signal is used as the HOLD# input. The host keeps RESET# HIGH, HOLD# LOW, SCK may be at a valid level or continue toggling, and CS# is LOW. When HOLD# is LOW a command is paused, as though SCK were held LOW. SI / IO0 and SO / IO1 ignore the input level when acting as inputs and are high impedance when acting as outputs during Hold state. Whether these signals are input or output depends on the command and the point in the command sequence when HOLD# is asserted LOW.When HOLD# returns HIGH, the next state is the same state the interface was in just before HOLD# was asserted LOW.When Quad mode is enabled, the HOLD# / IO3 signal is used as IO3. During DDR commands, the HOLD# and WP# inputs are ignored.Single input cycle - Host to Memory transferSeveral commands transfer information after the instruction on the single serial input (SI) signal from host to the memory device. The dual output, and quad output commands send address to the memory using only SI but return read data using the I/O signals. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH, and drives SI as needed for the command. The memory does not drive the Serial Output (SO) signal.The expected next interface state depends on the instruction. Some instructions continue sending address or data to the memory using additional Single Input Cycles. Others may transition to Single Latency, or directly to Single, Dual, or Quad Output.Single latency (dummy) cycleRead commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host may drive the SI signal during these cycles or the host may leave SI floating. The memory does not use any data driven on SI / I/O0 or other I/O signals during the latency cycles. In dual or quad read commands, the host must stop driving the I/O signals on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving I/O signals during latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the Serial Output (SO) or I/O signals during the latency cycles.The next interface state depends on the command structure i.e., the number of latency cycles, and whether the read is single, dual, or quad width.Single output cycle - Memory to Host transferSeveral commands transfer information back to the host on the single Serial Output (SO) signal. The host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The memory ignores the Serial Input (SI) signal. The memory drives SO with data.The next interface state continues to be Single Output Cycle until the host returns CS# to HIGH ending the command.Dual input cycle - Host to Memory transferThe Read Dual I/O command transfers two address or mode bits to the memory in each cycle. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host drives address on SI / IO0 and SO / IO1.The next interface state following the delivery of address and mode bits is a Dual Latency Cycle if there are latency cycles needed or Dual Output Cycle if no latency is required.Dual latency (dummy) cycleRead commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the Configuration Register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host may drive the SI / IO0 and SO / IO1 signals during these cycles or the host may leave SI / IO0 and SO / IO1 floating. The memory does not use any data driven on SI / IO0 and SO / IO1 during the latency cycles. The host must stop driving SI / IO0 and SO / IO1 on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving them during all latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the SI / IO0 and SO / IO1 signals during the latency cycles.The next interface state following the last latency cycle is a Dual Output Cycle.Dual output cycle - Memory to Host transferThe Read Dual Output and Read Dual I/O return data to the host two bits in each cycle. The host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The memory drives data on theSI / IO0 and SO / IO1 signals during the dual output cycles.The next interface state continues to be Dual Output Cycle until the host returns CS# to HIGH ending the command.QPP or QOR address input cycleThe Quad Page Program and Quad Output Read commands send address to the memory only on IO0. The other IO signals are ignored because the device must be in Quad mode for these commands thus the Hold and Write Protect features are not active. The host keeps RESET# HIGH, CS# LOW, and drives IO0.For QPP the next interface state following the delivery of address is the Quad Input Cycle.For QOR the next interface state following address is a Quad Latency Cycle if there are latency cycles needed or Quad Output Cycle if no latency is required.Quad input cycle - Host to Memory transferThe Quad I/O Read command transfers four address or mode bits to the memory in each cycle. The Quad Page Program command transfers four data bits to the memory in each cycle. The host keeps RESET# HIGH, CS# LOW, and drives the IO signals.For Quad I/O Read the next interface state following the delivery of address and mode bits is a Quad Latency Cycle if there are latency cycles needed or Quad Output Cycle if no latency is required. For Quad Page Program the host returns CS# HIGH following the delivery of data to be programmed and the interface returns to standby state.Quad latency (dummy) cycleRead commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW. The host may drive the IO signals during these cycles or the host may leave the IO floating. The memory does not use any data driven on IO during the latency cycles. The host must stop driving the IO signals on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving them during all latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the IO signals during the latency cycles.The next interface state following the last latency cycle is a Quad Output Cycle.Quad output cycle - Memory to Host transferThe Quad Output Read and Quad I/O Read return data to the host four bits in each cycle. The host keeps RESET# HIGH, and CS# LOW. The memory drives data on IO0-IO3 signals during the Quad output cycles.The next interface state continues to be Quad Output Cycle until the host returns CS# to HIGH ending the command.DDR single input cycle - Host to Memory transferThe DDR Fast Read command sends address, and mode bits to the memory only on the IO0 signal. One bit is transferred on the rising edge of SCK and one bit on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The other IO signals are ignored by the memory.The next interface state following the delivery of address and mode bits is a DDR Latency Cycle.DDR dual input cycle - Host to Memory transferThe DDR Dual I/O Read command sends address, and mode bits to the memory only on the IO0 and IO1 signals. Two bits are transferred on the rising edge of SCK and two bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The IO2 and IO3 signals are ignored by the memory.The next interface state following the delivery of address and mode bits is a DDR Latency Cycle.DDR Quad input cycle - Host to Memory transferThe DDR Quad I/O Read command sends address, and mode bits to the memory on all the IO signals. Four bits are transferred on the rising edge of SCK and four bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW.The next interface state following the delivery of address and mode bits is a DDR Latency Cycle.DDR latency cycleDDR Read commands may have one to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH and CS# LOW. The host may not drive the IO signals during these cycles. So that there is sufficient time for the host drivers to turn off before the memory begins to drive. This prevents driver conflict between host and memory when the signal direction changes. The memory has an option to drive all the IO signals with a Data Learning Pattern (DLP) during the last 4 latency cycles. The DLP option should not be enabled when there are fewer than five latency cycles so that there is at least one cycle of high impedance for turn around of the IO signals before the memory begins driving the DLP. When there are more than 4 cycles of latency the memory does not drive the IO signals until the last four cycles of latency.The next interface state following the last latency cycle is a DDR Single, Dual, or Quad Output Cycle, depending on the instruction.DDR single output cycle - Memory to Host transferThe DDR Fast Read command returns bits to the host only on the SO / IO1 signal. One bit is transferred on the rising edge of SCK and one bit on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The other IO signals are not driven by the memory.The next interface state continues to be DDR Single Output Cycle until the host returns CS# to HIGH ending the command.DDR dual output cycle - Memory to Host transferThe DDR Dual I/O Read command returns bits to the host only on the IO0 and IO1 signals. Two bits are transferred on the rising edge of SCK and two bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The IO2 and IO3 signals are not driven by the memory.The next interface state continues to be DDR Dual Output Cycle until the host returns CS# to HIGH ending the command.DDR Quad output cycle - Memory to Host transferThe DDR Quad I/O Read command returns bits to the host on all the IO signals. Four bits are transferred on the rising edge of SCK and four bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW.The next interface state continues to be DDR Quad Output Cycle until the host returns CS# to HIGH ending the command.Configuration Register effects on the interfaceThe configuration register bits 7 and 6 (CR1[7:6]) select the latency code for all read commands. The latency code selects the number of mode bit and latency cycles for each type of instruction.The configuration register bit 1 (CR1[1]) selects whether Quad mode is enabled to ignore HOLD# and WP# and allow Quad Page Program, Quad Output Read, and Quad I/O Read commands. Quad mode must also be selected to allow Read DDR Quad I/O commands.Data protectionSome basic protection against unintended changes to stored data are provided and controlled purely by the hardware design. These are described below.Power-upWhen the core supply voltage is at or below the VCC (low) voltage, the device is considered to be powered off. The device does not react to external signals, and is prevented from performing any program or erase operation.Program and erase operations continue to be prevented during the Power-on Reset (POR) because no command is accepted until the exit from POR to the Interface Standby state.Low powerWhen VCC is less than VCC (cut-off) the memory device will ignore commands to ensure that program and erase operations can not start when the core supply voltage is out of the operating range.Clock pulse countThe device verifies that all program, erase, and Write Registers (WRR) commands consist of a clock pulse count that is a multiple of eight before executing them. A command not having a multiple of 8 clock pulse count is ignored and no error status is set for the command.Electrical specificationsAbsolute maximum ratingsTable 4    Absolute maximum ratingsStorage temperature plastic packages–65°C to +150°CAmbient temperature with power applied–65°C to +125°CVCC–0.5 V to +4.0 VVIO[10]–0.5 V to +4.0 VInput voltage with respect to ground (VSS)[11]–0.5 V to +(VIO + 0.5 V)Output short circuit current[12]100 mANotesVIO must always be less than or equal VCC + 200 mV.See “Input signal overshoot” on page 32 for allowed maximums during signal transition.No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.Stresses above those listed under Table 4 may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the op- erational sections of this datasheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.Thermal resistanceTable 5    Thermal resistanceParameterDescriptionTest conditionDeviceSO3016FAB024FAC024WNG008UnitTheta JAThermal resistance (Junction toTest conditions follow standard test12838363628°C/W25637383827ambient)methods and proce- dures for measuring thermal impedance in accordance withTheta JBThermal resistance (Junction to board)12819.719197.8°C/W25618.7181811.7Theta JCThermal resistance (Junction to case)EIA/JESD51. with Still Air (0 m/s).12810.911.211.212.6°C/W2569.513.713.713.1Operating rangesOperating ranges define those limits between which the functionality of the device is guaranteed.Power supply voltagesSome package options provide access to a separate input and output buffer power supply called VIO. Packages which do not provide the separate VIO connection, internally connect the device VIO to VCC. For these packages, the references to VIO are also references to VCC.VCC2.7 V to 3.6 VVIO1.65 V to VCC +200 mVTemperature rangesTable 6    Temperature rangesParameterSymbolDeviceSpecUnitMinMaxAmbient temperatureTAIndustrial (I)–40+85°CIndustrial Plus (V)–40+105Extended (N)–40+125Automotive, AEC-Q100 grade 3 (A)–40+85Automotive, AEC-Q100 grade 2 (B)–40+105Automotive AEC-Q100 grade 1 (M)–40+125NoteIndustrial Plus operating and performance parameters will be determined by device characterization and may vary from standard industrial temperature range devices as currently shown in this specification.Input signal overshootDuring DC conditions, input or I/O signals should remain equal to or between VSS and VIO. During voltage transi- tions, inputs or I/Os may overshoot VSS to –2.0V or overshoot to VIO +2.0V, for periods up to 20 ns.20 ns- 2.0 VVIL20 ns20 nsFigure 23   Maximum negative overshoot waveform20 ns20 nsVIHVIO + 2.0 V20 nsFigure 24   Maximum positive overshoot waveformPower-up and power-downThe device must not be selected at power-up or power-down (that is, CS# must follow the voltage applied on VCC) until VCC reaches the correct value as follows:VCC (min) at power-up, and then for a further delay of tPUVSS at power-downA simple pull-up resistor (generally of the order of 100 k) on Chip Select (CS#) can usually be used to insure safe and proper power-up and power-down.The device ignores all instructions until a time delay of tPU has elapsed after the moment that VCC rises above the minimum VCC threshold. See Figure 25. However, correct operation of the device is not guaranteed if VCC returns below VCC (min) during tPU. No command should be sent to the device until the end of tPU.After power-up (tPU), the device is in Standby mode (not Deep Power Down mode), draws CMOS standby current (ISB), and the WEL bit is reset.During power-down or voltage drops below VCC (cut-off), the voltage must drop below VCC (low) for a period of tPD for the part to initialize correctly on power-up. See Figure 26. If during a voltage drop the VCC stays above VCC (cut-off) the part will stay initialized and will work correctly when VCC is again above VCC (min). In the event Power-on Reset (POR) did not complete correctly after power up, the assertion of the RESET# signal or receiving a software reset command (RESET) will restart the POR process.Normal precautions must be taken for supply rail decoupling to stabilize the VCC supply at the device. Each device in a system should have the VCC rail decoupled by a suitable capacitor close to the package supply connection (this capacitor is generally of the order of 0.1 µf).Table 7    Power-up / power-down voltage and timingSymbolParameterMinMaxUnitVCC (min)VCC (Minimum operation voltage)2.7–VVCC (cut-off)VCC (Cut-off where re-initialization is needed)2.4–VVCC (low)VCC (Low voltage for initialization to occur)VCC (Low voltage for initialization to occur at embedded)1.62.3–VtPUVCC (min) to read operation–300µstPDVCC (low) time15.0–µsTimeFull Device AccesstPU(min)CCVVCCVCC(max)Figure 25   Power-upDevice Access AllowedTimetPD(low)CCVVCCVCC(max)(cut-off)CCVtPU(min)CCVNo Device Access AllowedFigure 26   Power-down and voltage dropDC characteristicsApplicable within operating ranges.Table 8    DC Characteristics — Operating temperature range –40°C to +85°CSymbolParameterTest conditionsMinTyp[15]MaxUnitVILInput low voltage–0.5–0.2 x VIOVVIHInput high voltage0.7  VIO–VIO+0.4VVOLOutput low voltageIOL = 1.6 mA, VCC = VCC min––0.15  VIOVVOHOutput high voltageIOH = –0.1 mA0.85 VIO–VILIInput leakage currentVCC = VCC Max, VIN = VIH or VIL––±2µAILOOutput leakage currentVCC = VCC Max, VIN = VIH or VIL––±2µAICC1Active power supply current (READ)Serial SDR@50 MHz Serial SDR@133 MHz Quad SDR@80 MHz Quad SDR@104 MHz Quad DDR@66 MHz Quad DDR@80 MHzOutputs unconnected during read data return[16]––163350617590mAICC2Active power supply current (Page program)CS# = VIO––100mAICC3Active power supply current (WRR)CS# = VIO––100mAICC4Active power supply current (SE)CS# = VIO––100mANotesTypical values are at TAI = 25°C and VCC = VIO = 3 V.Output switching current is not included.Table 8    DC Characteristics — Operating temperature range –40°C to +85°C (continued)SymbolParameterTest conditionsMinTyp[15]MaxUnitICC5Active power supply current (BE)CS# = VIO––100mAISB(Industrial)Standby currentRESET#, CS# = VIO; SI, SCK = VIO or VSS,Industrial temperature–70100µANotesTypical values are at TAI = 25°C and VCC = VIO = 3 V.Output switching current is not included.Table 9    DC characteristics — Operating temperature range -40°C to +105°C and -40°C to +125°CSymbolParameterTest ConditionsMinTyp[17]MaxUnitVILInput low voltage–0.5–0.2 x VIOVVIHInput high voltage0.7  VIO–VIO+0.4VVOLOutput low voltageIOL = 1.6 mA, VCC = VCC min–0.15 x VIOVVOHOutput high voltageIOH = –0.1 mA0.85 VIO–VILIInput leakage currentVCC = VCC Max, VIN = VIH or VIL––±2µAILOOutput leakage currentVCC = VCC Max, VIN = VIH or VIL––±2µAICC1Active power supply current (READ)Serial SDR@50 MHz Serial SDR@133 MHz Quad SDR@80 MHz Quad SDR@104 MHz Quad DDR@66 MHz Quad DDR@80 MHzOutputs unconnected during read data return[18]––223550617590mAICC2Active power supply current (Page program)CS# = VIO––100mAICC3Active power supply current (WRR)CS# = VIO––100mAICC4Active power supply current (SE)CS# = VIO––100mAICC5Active power supply current (BE)CS# = VIO––100mAISBStandby currentRESET#, CS# = VIO; SI, SCK = VIO orVSS–70300µANotesTypical values are at TAI = 25°C and VCC = VIO = 3 V.Output switching current is not included.Active power and standby power modesThe device is enabled and in the Active Power mode when Chip Select (CS#) is LOW. When CS# is HIGH, the device is disabled, but may still be in an Active Power mode until all program, erase, and write operations have completed. The device then goes into the Standby Power mode, and power consumption drops to ISB.Timing specificationsKey to switching waveformsInput Valid at logic high or low  High Impedance  Any change permitted  Logic high Logic low SymbolOutput  Valid at logic high or low   High Impedance  Changing, state unknown Logic high Logic low"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Command sequence examples",
        "Text": "Interface statesThis section describes the input and output signal levels as related to the SPI interface behavior.Table 3    Interface states summaryInterface stateVCCVIORESET#SCKCS#HOLD# / IO3WP# / IO2SO / IO1SI / IO0Power-off< VCC (low) VCCXXXXXZXLow power hardware data protection< VCC(cut-off) VCCXXXXXZXPower-on (cold) reset≥ VCC (min)≥ VIO (min) ≤ VCCXXXXXZXHardware (warm) reset≥ VCC (min)≥ VIO (min) ≤ VCCHLXXXXZXInterface Standby≥ VCC (min)≥ VIO (min) ≤ VCCHHXHHXXZXInstruction cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHHVZHVHold cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHV or HTHLHLXXXSingle input cycleHost to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXZHVSingle latency (dummy) cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXZXSingle output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXMVXDual input cycleHost to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXHVHVDual latency (dummy) cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXXXDual output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHHXMVMVQPP address input cycle Host to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLXXXHVQuad input cycleHost to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLHVHVHVHVQuad latency (dummy) cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLXXXXQuad output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLMVMVMVMVDDR single input cycle Host to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLXXXHVDDR dual input cycle Host to Memory transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLXXHVHVDDR Quad input cycle Host to Memory transfer≥ VCC (min)≥ VIO (min)≤ VCCHHHTHLHVHVHVHVDDR latency (dummy) cycle≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLMV or ZMV or ZMV or ZMVor ZDDR single output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLZZMVXTable 3    Interface states summary (continued)Interface stateVCCVIORESET#SCKCS#HOLD# / IO3WP# / IO2SO / IO1SI / IO0DDR dual output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLZZMVMVDDR Quad output cycle Memory to Host transfer≥ VCC (min)≥ VIO (min) ≤ VCCHHHTHLMVMVMVMVLegend:Z = No driver - floating signal HL = Host driving VILHH = Host driving VIHHV = Either HL or HH X = HL or HH or ZHT = Toggling between HL and HH ML = Memory driving VILMH = Memory driving VIHMV = Either ML or MHPower-offWhen the core supply voltage is at or below the VCC (low) voltage, the device is considered to be powered-off. The device does not react to external signals, and is prevented from performing any program or erase operation.Low power hardware data protectionWhen VCC is less than VCC (cut-off) the memory device will ignore commands to ensure that program and erase operations can not start when the core supply voltage is out of the operating range.Power-on (cold) resetWhen the core voltage supply remains at or below the VCC (low) voltage for  tPD time, then rises to  VCC (Minimum) the device will begin its Power-On Reset (POR) process. POR continues until the end of tPU. During tPU, the device does not react to external input signals nor drive any outputs. Following the end of tPU, the device transitions to the Interface Standby state and can accept commands. For additional information on POR, see “Power-on (cold) reset” on page 38.Hardware (warm) resetSome of the device package options provide a RESET# input. When RESET# is driven LOW for tRP time, the device starts the hardware reset process. The process continues for tRPH time. Following the end of both tRPH and the reset hold time following the rise of RESET# (tRH) the device transitions to the Interface Standby state and can accept commands. For additional information on hardware reset, see “POR followed by hardware reset” on page 38.Interface standbyWhen CS# is HIGH, the SPI interface is in Standby state. Inputs other than RESET# are ignored. The interface waits for the beginning of a new command. The next interface state is Instruction Cycle when CS# goes LOW to begin a new command.While in interface Standby state, the memory device draws standby current (ISB) if no embedded algorithm is in progress. If an embedded algorithm is in progress, the related current is drawn until the end of the algorithm when the entire device returns to standby current draw.Instruction cycleWhen the host drives the MSb of an instruction and CS# goes LOW, on the next rising edge of SCK the device captures the MSb of the instruction that begins the new command. On each following rising edge of SCK, the device captures the next lower significance bit of the 8-bit instruction. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH, and drives Write Protect (WP#) signal as needed for the instruction. However, WP# is only relevant during instruction cycles of a WRR command and is otherwise ignored.Each instruction selects the address space that is operated on and the transfer format used during the remainder of the command. The transfer format may be Single, Dual output, Quad output, Dual I/O, Quad I/O, DDR Single I/O, DDR Dual I/O, or DDR Quad I/O. The expected next interface state depends on the instruction received.Some commands are standalone, needing no address or data transfer to or from the memory. The host returns CS# HIGH after the rising edge of SCK for the eighth bit of the instruction in such commands. The next interface state in this case is Interface Standby.HoldWhen Quad mode is not enabled (CR[1] = 0), the HOLD# / IO3 signal is used as the HOLD# input. The host keeps RESET# HIGH, HOLD# LOW, SCK may be at a valid level or continue toggling, and CS# is LOW. When HOLD# is LOW a command is paused, as though SCK were held LOW. SI / IO0 and SO / IO1 ignore the input level when acting as inputs and are high impedance when acting as outputs during Hold state. Whether these signals are input or output depends on the command and the point in the command sequence when HOLD# is asserted LOW.When HOLD# returns HIGH, the next state is the same state the interface was in just before HOLD# was asserted LOW.When Quad mode is enabled, the HOLD# / IO3 signal is used as IO3. During DDR commands, the HOLD# and WP# inputs are ignored.Single input cycle - Host to Memory transferSeveral commands transfer information after the instruction on the single serial input (SI) signal from host to the memory device. The dual output, and quad output commands send address to the memory using only SI but return read data using the I/O signals. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH, and drives SI as needed for the command. The memory does not drive the Serial Output (SO) signal.The expected next interface state depends on the instruction. Some instructions continue sending address or data to the memory using additional Single Input Cycles. Others may transition to Single Latency, or directly to Single, Dual, or Quad Output.Single latency (dummy) cycleRead commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host may drive the SI signal during these cycles or the host may leave SI floating. The memory does not use any data driven on SI / I/O0 or other I/O signals during the latency cycles. In dual or quad read commands, the host must stop driving the I/O signals on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving I/O signals during latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the Serial Output (SO) or I/O signals during the latency cycles.The next interface state depends on the command structure i.e., the number of latency cycles, and whether the read is single, dual, or quad width.Single output cycle - Memory to Host transferSeveral commands transfer information back to the host on the single Serial Output (SO) signal. The host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The memory ignores the Serial Input (SI) signal. The memory drives SO with data.The next interface state continues to be Single Output Cycle until the host returns CS# to HIGH ending the command.Dual input cycle - Host to Memory transferThe Read Dual I/O command transfers two address or mode bits to the memory in each cycle. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host drives address on SI / IO0 and SO / IO1.The next interface state following the delivery of address and mode bits is a Dual Latency Cycle if there are latency cycles needed or Dual Output Cycle if no latency is required.Dual latency (dummy) cycleRead commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the Configuration Register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host may drive the SI / IO0 and SO / IO1 signals during these cycles or the host may leave SI / IO0 and SO / IO1 floating. The memory does not use any data driven on SI / IO0 and SO / IO1 during the latency cycles. The host must stop driving SI / IO0 and SO / IO1 on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving them during all latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the SI / IO0 and SO / IO1 signals during the latency cycles.The next interface state following the last latency cycle is a Dual Output Cycle.Dual output cycle - Memory to Host transferThe Read Dual Output and Read Dual I/O return data to the host two bits in each cycle. The host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The memory drives data on theSI / IO0 and SO / IO1 signals during the dual output cycles.The next interface state continues to be Dual Output Cycle until the host returns CS# to HIGH ending the command.QPP or QOR address input cycleThe Quad Page Program and Quad Output Read commands send address to the memory only on IO0. The other IO signals are ignored because the device must be in Quad mode for these commands thus the Hold and Write Protect features are not active. The host keeps RESET# HIGH, CS# LOW, and drives IO0.For QPP the next interface state following the delivery of address is the Quad Input Cycle.For QOR the next interface state following address is a Quad Latency Cycle if there are latency cycles needed or Quad Output Cycle if no latency is required.Quad input cycle - Host to Memory transferThe Quad I/O Read command transfers four address or mode bits to the memory in each cycle. The Quad Page Program command transfers four data bits to the memory in each cycle. The host keeps RESET# HIGH, CS# LOW, and drives the IO signals.For Quad I/O Read the next interface state following the delivery of address and mode bits is a Quad Latency Cycle if there are latency cycles needed or Quad Output Cycle if no latency is required. For Quad Page Program the host returns CS# HIGH following the delivery of data to be programmed and the interface returns to standby state.Quad latency (dummy) cycleRead commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW. The host may drive the IO signals during these cycles or the host may leave the IO floating. The memory does not use any data driven on IO during the latency cycles. The host must stop driving the IO signals on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving them during all latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the IO signals during the latency cycles.The next interface state following the last latency cycle is a Quad Output Cycle.Quad output cycle - Memory to Host transferThe Quad Output Read and Quad I/O Read return data to the host four bits in each cycle. The host keeps RESET# HIGH, and CS# LOW. The memory drives data on IO0-IO3 signals during the Quad output cycles.The next interface state continues to be Quad Output Cycle until the host returns CS# to HIGH ending the command.DDR single input cycle - Host to Memory transferThe DDR Fast Read command sends address, and mode bits to the memory only on the IO0 signal. One bit is transferred on the rising edge of SCK and one bit on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The other IO signals are ignored by the memory.The next interface state following the delivery of address and mode bits is a DDR Latency Cycle.DDR dual input cycle - Host to Memory transferThe DDR Dual I/O Read command sends address, and mode bits to the memory only on the IO0 and IO1 signals. Two bits are transferred on the rising edge of SCK and two bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The IO2 and IO3 signals are ignored by the memory.The next interface state following the delivery of address and mode bits is a DDR Latency Cycle.DDR Quad input cycle - Host to Memory transferThe DDR Quad I/O Read command sends address, and mode bits to the memory on all the IO signals. Four bits are transferred on the rising edge of SCK and four bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW.The next interface state following the delivery of address and mode bits is a DDR Latency Cycle.DDR latency cycleDDR Read commands may have one to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH and CS# LOW. The host may not drive the IO signals during these cycles. So that there is sufficient time for the host drivers to turn off before the memory begins to drive. This prevents driver conflict between host and memory when the signal direction changes. The memory has an option to drive all the IO signals with a Data Learning Pattern (DLP) during the last 4 latency cycles. The DLP option should not be enabled when there are fewer than five latency cycles so that there is at least one cycle of high impedance for turn around of the IO signals before the memory begins driving the DLP. When there are more than 4 cycles of latency the memory does not drive the IO signals until the last four cycles of latency.The next interface state following the last latency cycle is a DDR Single, Dual, or Quad Output Cycle, depending on the instruction.DDR single output cycle - Memory to Host transferThe DDR Fast Read command returns bits to the host only on the SO / IO1 signal. One bit is transferred on the rising edge of SCK and one bit on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The other IO signals are not driven by the memory.The next interface state continues to be DDR Single Output Cycle until the host returns CS# to HIGH ending the command.DDR dual output cycle - Memory to Host transferThe DDR Dual I/O Read command returns bits to the host only on the IO0 and IO1 signals. Two bits are transferred on the rising edge of SCK and two bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The IO2 and IO3 signals are not driven by the memory.The next interface state continues to be DDR Dual Output Cycle until the host returns CS# to HIGH ending the command.DDR Quad output cycle - Memory to Host transferThe DDR Quad I/O Read command returns bits to the host on all the IO signals. Four bits are transferred on the rising edge of SCK and four bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW.The next interface state continues to be DDR Quad Output Cycle until the host returns CS# to HIGH ending the command.Configuration Register effects on the interfaceThe configuration register bits 7 and 6 (CR1[7:6]) select the latency code for all read commands. The latency code selects the number of mode bit and latency cycles for each type of instruction.The configuration register bit 1 (CR1[1]) selects whether Quad mode is enabled to ignore HOLD# and WP# and allow Quad Page Program, Quad Output Read, and Quad I/O Read commands. Quad mode must also be selected to allow Read DDR Quad I/O commands.Data protectionSome basic protection against unintended changes to stored data are provided and controlled purely by the hardware design. These are described below.Power-upWhen the core supply voltage is at or below the VCC (low) voltage, the device is considered to be powered off. The device does not react to external signals, and is prevented from performing any program or erase operation.Program and erase operations continue to be prevented during the Power-on Reset (POR) because no command is accepted until the exit from POR to the Interface Standby state.Low powerWhen VCC is less than VCC (cut-off) the memory device will ignore commands to ensure that program and erase operations can not start when the core supply voltage is out of the operating range.Clock pulse countThe device verifies that all program, erase, and Write Registers (WRR) commands consist of a clock pulse count that is a multiple of eight before executing them. A command not having a multiple of 8 clock pulse count is ignored and no error status is set for the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "This section describes the input and output signal levels as related to the SPI interface behavior."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Table 3    Interface states summary"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Interface state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HOLD# / IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "WP# / IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "SO / IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "SI / IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Power-off"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "< VCC (low)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": " VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Low power hardware data protection"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "< VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "(cut-off)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": " VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Power-on (cold) reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Hardware (warm) reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Interface Standby"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Instruction cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Hold cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV or HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Single input cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Host to Memory transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Single latency (dummy) cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Single output cycle Memory to Host transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Dual input cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Host to Memory transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Dual latency (dummy) cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Dual output cycle Memory to Host transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "QPP address input cycle Host to Memory transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Quad input cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Host to Memory transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Quad latency (dummy) cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Quad output cycle Memory to Host transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "DDR single input cycle Host to Memory transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "DDR dual input cycle Host to Memory transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "DDR Quad input cycle Host to Memory transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "DDR latency (dummy) cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV or Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV or Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV or Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "or Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "DDR single output cycle Memory to Host transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Table 3    Interface states summary (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Interface state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HOLD# / IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "WP# / IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "SO / IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "SI / IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "DDR dual output cycle Memory to Host transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "DDR Quad output cycle Memory to Host transfer"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "≥ VIO (min) ≤ VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Legend:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Z = No driver - floating signal HL = Host driving VIL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HH = Host driving VIH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HV = Either HL or HH X = HL or HH or Z"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "HT = Toggling between HL and HH ML = Memory driving VIL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MH = Memory driving VIH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "MV = Either ML or MH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface states",
        "Text": "Power-offWhen the core supply voltage is at or below the VCC (low) voltage, the device is considered to be powered-off. The device does not react to external signals, and is prevented from performing any program or erase operation.Low power hardware data protectionWhen VCC is less than VCC (cut-off) the memory device will ignore commands to ensure that program and erase operations can not start when the core supply voltage is out of the operating range.Power-on (cold) resetWhen the core voltage supply remains at or below the VCC (low) voltage for  tPD time, then rises to  VCC (Minimum) the device will begin its Power-On Reset (POR) process. POR continues until the end of tPU. During tPU, the device does not react to external input signals nor drive any outputs. Following the end of tPU, the device transitions to the Interface Standby state and can accept commands. For additional information on POR, see “Power-on (cold) reset” on page 38.Hardware (warm) resetSome of the device package options provide a RESET# input. When RESET# is driven LOW for tRP time, the device starts the hardware reset process. The process continues for tRPH time. Following the end of both tRPH and the reset hold time following the rise of RESET# (tRH) the device transitions to the Interface Standby state and can accept commands. For additional information on hardware reset, see “POR followed by hardware reset” on page 38.Interface standbyWhen CS# is HIGH, the SPI interface is in Standby state. Inputs other than RESET# are ignored. The interface waits for the beginning of a new command. The next interface state is Instruction Cycle when CS# goes LOW to begin a new command.While in interface Standby state, the memory device draws standby current (ISB) if no embedded algorithm is in progress. If an embedded algorithm is in progress, the related current is drawn until the end of the algorithm when the entire device returns to standby current draw.Instruction cycleWhen the host drives the MSb of an instruction and CS# goes LOW, on the next rising edge of SCK the device captures the MSb of the instruction that begins the new command. On each following rising edge of SCK, the device captures the next lower significance bit of the 8-bit instruction. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH, and drives Write Protect (WP#) signal as needed for the instruction. However, WP# is only relevant during instruction cycles of a WRR command and is otherwise ignored.Each instruction selects the address space that is operated on and the transfer format used during the remainder of the command. The transfer format may be Single, Dual output, Quad output, Dual I/O, Quad I/O, DDR Single I/O, DDR Dual I/O, or DDR Quad I/O. The expected next interface state depends on the instruction received.Some commands are standalone, needing no address or data transfer to or from the memory. The host returns CS# HIGH after the rising edge of SCK for the eighth bit of the instruction in such commands. The next interface state in this case is Interface Standby.HoldWhen Quad mode is not enabled (CR[1] = 0), the HOLD# / IO3 signal is used as the HOLD# input. The host keeps RESET# HIGH, HOLD# LOW, SCK may be at a valid level or continue toggling, and CS# is LOW. When HOLD# is LOW a command is paused, as though SCK were held LOW. SI / IO0 and SO / IO1 ignore the input level when acting as inputs and are high impedance when acting as outputs during Hold state. Whether these signals are input or output depends on the command and the point in the command sequence when HOLD# is asserted LOW.When HOLD# returns HIGH, the next state is the same state the interface was in just before HOLD# was asserted LOW.When Quad mode is enabled, the HOLD# / IO3 signal is used as IO3. During DDR commands, the HOLD# and WP# inputs are ignored.Single input cycle - Host to Memory transferSeveral commands transfer information after the instruction on the single serial input (SI) signal from host to the memory device. The dual output, and quad output commands send address to the memory using only SI but return read data using the I/O signals. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH, and drives SI as needed for the command. The memory does not drive the Serial Output (SO) signal.The expected next interface state depends on the instruction. Some instructions continue sending address or data to the memory using additional Single Input Cycles. Others may transition to Single Latency, or directly to Single, Dual, or Quad Output.Single latency (dummy) cycleRead commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host may drive the SI signal during these cycles or the host may leave SI floating. The memory does not use any data driven on SI / I/O0 or other I/O signals during the latency cycles. In dual or quad read commands, the host must stop driving the I/O signals on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving I/O signals during latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the Serial Output (SO) or I/O signals during the latency cycles.The next interface state depends on the command structure i.e., the number of latency cycles, and whether the read is single, dual, or quad width.Single output cycle - Memory to Host transferSeveral commands transfer information back to the host on the single Serial Output (SO) signal. The host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The memory ignores the Serial Input (SI) signal. The memory drives SO with data.The next interface state continues to be Single Output Cycle until the host returns CS# to HIGH ending the command.Dual input cycle - Host to Memory transferThe Read Dual I/O command transfers two address or mode bits to the memory in each cycle. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host drives address on SI / IO0 and SO / IO1.The next interface state following the delivery of address and mode bits is a Dual Latency Cycle if there are latency cycles needed or Dual Output Cycle if no latency is required.Dual latency (dummy) cycleRead commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the Configuration Register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host may drive the SI / IO0 and SO / IO1 signals during these cycles or the host may leave SI / IO0 and SO / IO1 floating. The memory does not use any data driven on SI / IO0 and SO / IO1 during the latency cycles. The host must stop driving SI / IO0 and SO / IO1 on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving them during all latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the SI / IO0 and SO / IO1 signals during the latency cycles.The next interface state following the last latency cycle is a Dual Output Cycle.Dual output cycle - Memory to Host transferThe Read Dual Output and Read Dual I/O return data to the host two bits in each cycle. The host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The memory drives data on theSI / IO0 and SO / IO1 signals during the dual output cycles.The next interface state continues to be Dual Output Cycle until the host returns CS# to HIGH ending the command.QPP or QOR address input cycleThe Quad Page Program and Quad Output Read commands send address to the memory only on IO0. The other IO signals are ignored because the device must be in Quad mode for these commands thus the Hold and Write Protect features are not active. The host keeps RESET# HIGH, CS# LOW, and drives IO0.For QPP the next interface state following the delivery of address is the Quad Input Cycle.For QOR the next interface state following address is a Quad Latency Cycle if there are latency cycles needed or Quad Output Cycle if no latency is required.Quad input cycle - Host to Memory transferThe Quad I/O Read command transfers four address or mode bits to the memory in each cycle. The Quad Page Program command transfers four data bits to the memory in each cycle. The host keeps RESET# HIGH, CS# LOW, and drives the IO signals.For Quad I/O Read the next interface state following the delivery of address and mode bits is a Quad Latency Cycle if there are latency cycles needed or Quad Output Cycle if no latency is required. For Quad Page Program the host returns CS# HIGH following the delivery of data to be programmed and the interface returns to standby state.Quad latency (dummy) cycleRead commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW. The host may drive the IO signals during these cycles or the host may leave the IO floating. The memory does not use any data driven on IO during the latency cycles. The host must stop driving the IO signals on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving them during all latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the IO signals during the latency cycles.The next interface state following the last latency cycle is a Quad Output Cycle.Quad output cycle - Memory to Host transferThe Quad Output Read and Quad I/O Read return data to the host four bits in each cycle. The host keeps RESET# HIGH, and CS# LOW. The memory drives data on IO0-IO3 signals during the Quad output cycles.The next interface state continues to be Quad Output Cycle until the host returns CS# to HIGH ending the command.DDR single input cycle - Host to Memory transferThe DDR Fast Read command sends address, and mode bits to the memory only on the IO0 signal. One bit is transferred on the rising edge of SCK and one bit on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The other IO signals are ignored by the memory.The next interface state following the delivery of address and mode bits is a DDR Latency Cycle.DDR dual input cycle - Host to Memory transferThe DDR Dual I/O Read command sends address, and mode bits to the memory only on the IO0 and IO1 signals. Two bits are transferred on the rising edge of SCK and two bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The IO2 and IO3 signals are ignored by the memory.The next interface state following the delivery of address and mode bits is a DDR Latency Cycle.DDR Quad input cycle - Host to Memory transferThe DDR Quad I/O Read command sends address, and mode bits to the memory on all the IO signals. Four bits are transferred on the rising edge of SCK and four bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW.The next interface state following the delivery of address and mode bits is a DDR Latency Cycle.DDR latency cycleDDR Read commands may have one to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH and CS# LOW. The host may not drive the IO signals during these cycles. So that there is sufficient time for the host drivers to turn off before the memory begins to drive. This prevents driver conflict between host and memory when the signal direction changes. The memory has an option to drive all the IO signals with a Data Learning Pattern (DLP) during the last 4 latency cycles. The DLP option should not be enabled when there are fewer than five latency cycles so that there is at least one cycle of high impedance for turn around of the IO signals before the memory begins driving the DLP. When there are more than 4 cycles of latency the memory does not drive the IO signals until the last four cycles of latency.The next interface state following the last latency cycle is a DDR Single, Dual, or Quad Output Cycle, depending on the instruction.DDR single output cycle - Memory to Host transferThe DDR Fast Read command returns bits to the host only on the SO / IO1 signal. One bit is transferred on the rising edge of SCK and one bit on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The other IO signals are not driven by the memory.The next interface state continues to be DDR Single Output Cycle until the host returns CS# to HIGH ending the command.DDR dual output cycle - Memory to Host transferThe DDR Dual I/O Read command returns bits to the host only on the IO0 and IO1 signals. Two bits are transferred on the rising edge of SCK and two bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The IO2 and IO3 signals are not driven by the memory.The next interface state continues to be DDR Dual Output Cycle until the host returns CS# to HIGH ending the command.DDR Quad output cycle - Memory to Host transferThe DDR Quad I/O Read command returns bits to the host on all the IO signals. Four bits are transferred on the rising edge of SCK and four bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW.The next interface state continues to be DDR Quad Output Cycle until the host returns CS# to HIGH ending the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Power-off",
        "Text": "When the core supply voltage is at or below the VCC (low) voltage, the device is considered to be powered-off. The device does not react to external signals, and is prevented from performing any program or erase operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Low power hardware data protection",
        "Text": "When VCC is less than VCC (cut-off) the memory device will ignore commands to ensure that program and erase operations can not start when the core supply voltage is out of the operating range."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Power-on (cold) reset",
        "Text": "When the core voltage supply remains at or below the VCC (low) voltage for  tPD time, then rises to  VCC (Minimum) the device will begin its Power-On Reset (POR) process. POR continues until the end of tPU. During tPU, the device does not react to external input signals nor drive any outputs. Following the end of tPU, the device transitions to the Interface Standby state and can accept commands. For additional information on POR, see “Power-on (cold) reset” on page 38."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Hardware (warm) reset",
        "Text": "Some of the device package options provide a RESET# input. When RESET# is driven LOW for tRP time, the device starts the hardware reset process. The process continues for tRPH time. Following the end of both tRPH and the reset hold time following the rise of RESET# (tRH) the device transitions to the Interface Standby state and can accept commands. For additional information on hardware reset, see “POR followed by hardware reset” on page 38."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface standby",
        "Text": "When CS# is HIGH, the SPI interface is in Standby state. Inputs other than RESET# are ignored. The interface waits for the beginning of a new command. The next interface state is Instruction Cycle when CS# goes LOW to begin a new command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Interface standby",
        "Text": "While in interface Standby state, the memory device draws standby current (ISB) if no embedded algorithm is in progress. If an embedded algorithm is in progress, the related current is drawn until the end of the algorithm when the entire device returns to standby current draw."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Instruction cycle",
        "Text": "When the host drives the MSb of an instruction and CS# goes LOW, on the next rising edge of SCK the device captures the MSb of the instruction that begins the new command. On each following rising edge of SCK, the device captures the next lower significance bit of the 8-bit instruction. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH, and drives Write Protect (WP#) signal as needed for the instruction. However, WP# is only relevant during instruction cycles of a WRR command and is otherwise ignored."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Instruction cycle",
        "Text": "Each instruction selects the address space that is operated on and the transfer format used during the remainder of the command. The transfer format may be Single, Dual output, Quad output, Dual I/O, Quad I/O, DDR Single I/O, DDR Dual I/O, or DDR Quad I/O. The expected next interface state depends on the instruction received."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Instruction cycle",
        "Text": "Some commands are standalone, needing no address or data transfer to or from the memory. The host returns CS# HIGH after the rising edge of SCK for the eighth bit of the instruction in such commands. The next interface state in this case is Interface Standby."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Hold",
        "Text": "When Quad mode is not enabled (CR[1] = 0), the HOLD# / IO3 signal is used as the HOLD# input. The host keeps RESET# HIGH, HOLD# LOW, SCK may be at a valid level or continue toggling, and CS# is LOW. When HOLD# is LOW a command is paused, as though SCK were held LOW. SI / IO0 and SO / IO1 ignore the input level when acting as inputs and are high impedance when acting as outputs during Hold state. Whether these signals are input or output depends on the command and the point in the command sequence when HOLD# is asserted LOW."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Hold",
        "Text": "When HOLD# returns HIGH, the next state is the same state the interface was in just before HOLD# was asserted LOW."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Hold",
        "Text": "When Quad mode is enabled, the HOLD# / IO3 signal is used as IO3. During DDR commands, the HOLD# and WP# inputs are ignored."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Single input cycle - Host to Memory transfer",
        "Text": "Several commands transfer information after the instruction on the single serial input (SI) signal from host to the memory device. The dual output, and quad output commands send address to the memory using only SI but return read data using the I/O signals. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH, and drives SI as needed for the command. The memory does not drive the Serial Output (SO) signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Single input cycle - Host to Memory transfer",
        "Text": "The expected next interface state depends on the instruction. Some instructions continue sending address or data to the memory using additional Single Input Cycles. Others may transition to Single Latency, or directly to Single, Dual, or Quad Output."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Single latency (dummy) cycle",
        "Text": "Read commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host may drive the SI signal during these cycles or the host may leave SI floating. The memory does not use any data driven on SI / I/O0 or other I/O signals during the latency cycles. In dual or quad read commands, the host must stop driving the I/O signals on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving I/O signals during latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the Serial Output (SO) or I/O signals during the latency cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Single latency (dummy) cycle",
        "Text": "The next interface state depends on the command structure i.e., the number of latency cycles, and whether the read is single, dual, or quad width."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Single output cycle - Memory to Host transfer",
        "Text": "Several commands transfer information back to the host on the single Serial Output (SO) signal. The host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The memory ignores the Serial Input (SI) signal. The memory drives SO with data."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Single output cycle - Memory to Host transfer",
        "Text": "The next interface state continues to be Single Output Cycle until the host returns CS# to HIGH ending the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Dual input cycle - Host to Memory transfer",
        "Text": "The Read Dual I/O command transfers two address or mode bits to the memory in each cycle. The host keeps RESET# HIGH, CS# LOW, HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host drives address on SI / IO0 and SO / IO1."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Dual input cycle - Host to Memory transfer",
        "Text": "The next interface state following the delivery of address and mode bits is a Dual Latency Cycle if there are latency cycles needed or Dual Output Cycle if no latency is required."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Dual latency (dummy) cycle",
        "Text": "Read commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the Configuration Register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The host may drive the SI / IO0 and SO / IO1 signals during these cycles or the host may leave SI / IO0 and SO / IO1 floating. The memory does not use any data driven on SI / IO0 and SO / IO1 during the latency cycles. The host must stop driving SI / IO0 and SO / IO1 on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving them during all latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the SI / IO0 and SO / IO1 signals during the latency cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Dual latency (dummy) cycle",
        "Text": "The next interface state following the last latency cycle is a Dual Output Cycle."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Dual output cycle - Memory to Host transfer",
        "Text": "The Read Dual Output and Read Dual I/O return data to the host two bits in each cycle. The host keeps RESET# HIGH, CS# LOW, and HOLD# HIGH. The Write Protect (WP#) signal is ignored. The memory drives data on the"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Dual output cycle - Memory to Host transfer",
        "Text": "SI / IO0 and SO / IO1 signals during the dual output cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Dual output cycle - Memory to Host transfer",
        "Text": "The next interface state continues to be Dual Output Cycle until the host returns CS# to HIGH ending the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "QPP or QOR address input cycle",
        "Text": "The Quad Page Program and Quad Output Read commands send address to the memory only on IO0. The other IO signals are ignored because the device must be in Quad mode for these commands thus the Hold and Write Protect features are not active. The host keeps RESET# HIGH, CS# LOW, and drives IO0."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "QPP or QOR address input cycle",
        "Text": "For QPP the next interface state following the delivery of address is the Quad Input Cycle."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "QPP or QOR address input cycle",
        "Text": "For QOR the next interface state following address is a Quad Latency Cycle if there are latency cycles needed or Quad Output Cycle if no latency is required."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Quad input cycle - Host to Memory transfer",
        "Text": "The Quad I/O Read command transfers four address or mode bits to the memory in each cycle. The Quad Page Program command transfers four data bits to the memory in each cycle. The host keeps RESET# HIGH, CS# LOW, and drives the IO signals."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Quad input cycle - Host to Memory transfer",
        "Text": "For Quad I/O Read the next interface state following the delivery of address and mode bits is a Quad Latency Cycle if there are latency cycles needed or Quad Output Cycle if no latency is required. For Quad Page Program the host returns CS# HIGH following the delivery of data to be programmed and the interface returns to standby state."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Quad latency (dummy) cycle",
        "Text": "Read commands may have ‘0’ to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH, CS# LOW. The host may drive the IO signals during these cycles or the host may leave the IO floating. The memory does not use any data driven on IO during the latency cycles. The host must stop driving the IO signals on the falling edge at the end of the last latency cycle. It is recommended that the host stop driving them during all latency cycles so that there is sufficient time for the host drivers to turn off before the memory begins to drive at the end of the latency cycles. This prevents driver conflict between host and memory when the signal direction changes. The memory does not drive the IO signals during the latency cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Quad latency (dummy) cycle",
        "Text": "The next interface state following the last latency cycle is a Quad Output Cycle."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Quad output cycle - Memory to Host transfer",
        "Text": "The Quad Output Read and Quad I/O Read return data to the host four bits in each cycle. The host keeps RESET# HIGH, and CS# LOW. The memory drives data on IO0-IO3 signals during the Quad output cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Quad output cycle - Memory to Host transfer",
        "Text": "The next interface state continues to be Quad Output Cycle until the host returns CS# to HIGH ending the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR single input cycle - Host to Memory transfer",
        "Text": "The DDR Fast Read command sends address, and mode bits to the memory only on the IO0 signal. One bit is transferred on the rising edge of SCK and one bit on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The other IO signals are ignored by the memory."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR single input cycle - Host to Memory transfer",
        "Text": "The next interface state following the delivery of address and mode bits is a DDR Latency Cycle."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR dual input cycle - Host to Memory transfer",
        "Text": "The DDR Dual I/O Read command sends address, and mode bits to the memory only on the IO0 and IO1 signals. Two bits are transferred on the rising edge of SCK and two bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The IO2 and IO3 signals are ignored by the memory."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR dual input cycle - Host to Memory transfer",
        "Text": "The next interface state following the delivery of address and mode bits is a DDR Latency Cycle."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR Quad input cycle - Host to Memory transfer",
        "Text": "The DDR Quad I/O Read command sends address, and mode bits to the memory on all the IO signals. Four bits are transferred on the rising edge of SCK and four bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR Quad input cycle - Host to Memory transfer",
        "Text": "The next interface state following the delivery of address and mode bits is a DDR Latency Cycle."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR latency cycle",
        "Text": "DDR Read commands may have one to several latency cycles during which read data is read from the main flash memory array before transfer to the host. The number of latency cycles are determined by the Latency Code in the configuration register (CR[7:6]). During the latency cycles, the host keeps RESET# HIGH and CS# LOW. The host may not drive the IO signals during these cycles. So that there is sufficient time for the host drivers to turn off before the memory begins to drive. This prevents driver conflict between host and memory when the signal direction changes. The memory has an option to drive all the IO signals with a Data Learning Pattern (DLP) during the last 4 latency cycles. The DLP option should not be enabled when there are fewer than five latency cycles so that there is at least one cycle of high impedance for turn around of the IO signals before the memory begins driving the DLP. When there are more than 4 cycles of latency the memory does not drive the IO signals until the last four cycles of latency."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR latency cycle",
        "Text": "The next interface state following the last latency cycle is a DDR Single, Dual, or Quad Output Cycle, depending on the instruction."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR single output cycle - Memory to Host transfer",
        "Text": "The DDR Fast Read command returns bits to the host only on the SO / IO1 signal. One bit is transferred on the rising edge of SCK and one bit on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The other IO signals are not driven by the memory."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR single output cycle - Memory to Host transfer",
        "Text": "The next interface state continues to be DDR Single Output Cycle until the host returns CS# to HIGH ending the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR dual output cycle - Memory to Host transfer",
        "Text": "The DDR Dual I/O Read command returns bits to the host only on the IO0 and IO1 signals. Two bits are transferred on the rising edge of SCK and two bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW. The IO2 and IO3 signals are not driven by the memory."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR dual output cycle - Memory to Host transfer",
        "Text": "The next interface state continues to be DDR Dual Output Cycle until the host returns CS# to HIGH ending the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR Quad output cycle - Memory to Host transfer",
        "Text": "The DDR Quad I/O Read command returns bits to the host on all the IO signals. Four bits are transferred on the rising edge of SCK and four bits on the falling edge in each cycle. The host keeps RESET# HIGH, and CS# LOW."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "DDR Quad output cycle - Memory to Host transfer",
        "Text": "The next interface state continues to be DDR Quad Output Cycle until the host returns CS# to HIGH ending the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Configuration Register effects on the interface",
        "Text": "The configuration register bits 7 and 6 (CR1[7:6]) select the latency code for all read commands. The latency code selects the number of mode bit and latency cycles for each type of instruction."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Configuration Register effects on the interface",
        "Text": "The configuration register bit 1 (CR1[1]) selects whether Quad mode is enabled to ignore HOLD# and WP# and allow Quad Page Program, Quad Output Read, and Quad I/O Read commands. Quad mode must also be selected to allow Read DDR Quad I/O commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Data protection",
        "Text": "Some basic protection against unintended changes to stored data are provided and controlled purely by the hardware design. These are described below."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Data protection",
        "Text": "Power-upWhen the core supply voltage is at or below the VCC (low) voltage, the device is considered to be powered off. The device does not react to external signals, and is prevented from performing any program or erase operation.Program and erase operations continue to be prevented during the Power-on Reset (POR) because no command is accepted until the exit from POR to the Interface Standby state.Low powerWhen VCC is less than VCC (cut-off) the memory device will ignore commands to ensure that program and erase operations can not start when the core supply voltage is out of the operating range.Clock pulse countThe device verifies that all program, erase, and Write Registers (WRR) commands consist of a clock pulse count that is a multiple of eight before executing them. A command not having a multiple of 8 clock pulse count is ignored and no error status is set for the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Power-up",
        "Text": "When the core supply voltage is at or below the VCC (low) voltage, the device is considered to be powered off. The device does not react to external signals, and is prevented from performing any program or erase operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Power-up",
        "Text": "Program and erase operations continue to be prevented during the Power-on Reset (POR) because no command is accepted until the exit from POR to the Interface Standby state."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Low power",
        "Text": "When VCC is less than VCC (cut-off) the memory device will ignore commands to ensure that program and erase operations can not start when the core supply voltage is out of the operating range."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Signal protocols",
        "Subsection": "Clock pulse count",
        "Text": "The device verifies that all program, erase, and Write Registers (WRR) commands consist of a clock pulse count that is a multiple of eight before executing them. A command not having a multiple of 8 clock pulse count is ignored and no error status is set for the command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Clock pulse count",
        "Text": "Absolute maximum ratingsTable 4    Absolute maximum ratingsStorage temperature plastic packages–65°C to +150°CAmbient temperature with power applied–65°C to +125°CVCC–0.5 V to +4.0 VVIO[10]–0.5 V to +4.0 VInput voltage with respect to ground (VSS)[11]–0.5 V to +(VIO + 0.5 V)Output short circuit current[12]100 mANotesVIO must always be less than or equal VCC + 200 mV.See “Input signal overshoot” on page 32 for allowed maximums during signal transition.No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.Stresses above those listed under Table 4 may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the op- erational sections of this datasheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.Thermal resistanceTable 5    Thermal resistanceParameterDescriptionTest conditionDeviceSO3016FAB024FAC024WNG008UnitTheta JAThermal resistance (Junction toTest conditions follow standard test12838363628°C/W25637383827ambient)methods and proce- dures for measuring thermal impedance in accordance withTheta JBThermal resistance (Junction to board)12819.719197.8°C/W25618.7181811.7Theta JCThermal resistance (Junction to case)EIA/JESD51. with Still Air (0 m/s).12810.911.211.212.6°C/W2569.513.713.713.1Operating rangesOperating ranges define those limits between which the functionality of the device is guaranteed.Power supply voltagesSome package options provide access to a separate input and output buffer power supply called VIO. Packages which do not provide the separate VIO connection, internally connect the device VIO to VCC. For these packages, the references to VIO are also references to VCC.VCC2.7 V to 3.6 VVIO1.65 V to VCC +200 mVTemperature rangesTable 6    Temperature rangesParameterSymbolDeviceSpecUnitMinMaxAmbient temperatureTAIndustrial (I)–40+85°CIndustrial Plus (V)–40+105Extended (N)–40+125Automotive, AEC-Q100 grade 3 (A)–40+85Automotive, AEC-Q100 grade 2 (B)–40+105Automotive AEC-Q100 grade 1 (M)–40+125NoteIndustrial Plus operating and performance parameters will be determined by device characterization and may vary from standard industrial temperature range devices as currently shown in this specification.Input signal overshootDuring DC conditions, input or I/O signals should remain equal to or between VSS and VIO. During voltage transi- tions, inputs or I/Os may overshoot VSS to –2.0V or overshoot to VIO +2.0V, for periods up to 20 ns.20 ns- 2.0 VVIL20 ns20 nsFigure 23   Maximum negative overshoot waveform20 ns20 nsVIHVIO + 2.0 V20 nsFigure 24   Maximum positive overshoot waveformPower-up and power-downThe device must not be selected at power-up or power-down (that is, CS# must follow the voltage applied on VCC) until VCC reaches the correct value as follows:VCC (min) at power-up, and then for a further delay of tPUVSS at power-downA simple pull-up resistor (generally of the order of 100 k) on Chip Select (CS#) can usually be used to insure safe and proper power-up and power-down.The device ignores all instructions until a time delay of tPU has elapsed after the moment that VCC rises above the minimum VCC threshold. See Figure 25. However, correct operation of the device is not guaranteed if VCC returns below VCC (min) during tPU. No command should be sent to the device until the end of tPU.After power-up (tPU), the device is in Standby mode (not Deep Power Down mode), draws CMOS standby current (ISB), and the WEL bit is reset.During power-down or voltage drops below VCC (cut-off), the voltage must drop below VCC (low) for a period of tPD for the part to initialize correctly on power-up. See Figure 26. If during a voltage drop the VCC stays above VCC (cut-off) the part will stay initialized and will work correctly when VCC is again above VCC (min). In the event Power-on Reset (POR) did not complete correctly after power up, the assertion of the RESET# signal or receiving a software reset command (RESET) will restart the POR process.Normal precautions must be taken for supply rail decoupling to stabilize the VCC supply at the device. Each device in a system should have the VCC rail decoupled by a suitable capacitor close to the package supply connection (this capacitor is generally of the order of 0.1 µf).Table 7    Power-up / power-down voltage and timingSymbolParameterMinMaxUnitVCC (min)VCC (Minimum operation voltage)2.7–VVCC (cut-off)VCC (Cut-off where re-initialization is needed)2.4–VVCC (low)VCC (Low voltage for initialization to occur)VCC (Low voltage for initialization to occur at embedded)1.62.3–VtPUVCC (min) to read operation–300µstPDVCC (low) time15.0–µsTimeFull Device AccesstPU(min)CCVVCCVCC(max)Figure 25   Power-upDevice Access AllowedTimetPD(low)CCVVCCVCC(max)(cut-off)CCVtPU(min)CCVNo Device Access AllowedFigure 26   Power-down and voltage dropDC characteristicsApplicable within operating ranges.Table 8    DC Characteristics — Operating temperature range –40°C to +85°CSymbolParameterTest conditionsMinTyp[15]MaxUnitVILInput low voltage–0.5–0.2 x VIOVVIHInput high voltage0.7  VIO–VIO+0.4VVOLOutput low voltageIOL = 1.6 mA, VCC = VCC min––0.15  VIOVVOHOutput high voltageIOH = –0.1 mA0.85 VIO–VILIInput leakage currentVCC = VCC Max, VIN = VIH or VIL––±2µAILOOutput leakage currentVCC = VCC Max, VIN = VIH or VIL––±2µAICC1Active power supply current (READ)Serial SDR@50 MHz Serial SDR@133 MHz Quad SDR@80 MHz Quad SDR@104 MHz Quad DDR@66 MHz Quad DDR@80 MHzOutputs unconnected during read data return[16]––163350617590mAICC2Active power supply current (Page program)CS# = VIO––100mAICC3Active power supply current (WRR)CS# = VIO––100mAICC4Active power supply current (SE)CS# = VIO––100mANotesTypical values are at TAI = 25°C and VCC = VIO = 3 V.Output switching current is not included.Table 8    DC Characteristics — Operating temperature range –40°C to +85°C (continued)SymbolParameterTest conditionsMinTyp[15]MaxUnitICC5Active power supply current (BE)CS# = VIO––100mAISB(Industrial)Standby currentRESET#, CS# = VIO; SI, SCK = VIO or VSS,Industrial temperature–70100µANotesTypical values are at TAI = 25°C and VCC = VIO = 3 V.Output switching current is not included.Table 9    DC characteristics — Operating temperature range -40°C to +105°C and -40°C to +125°CSymbolParameterTest ConditionsMinTyp[17]MaxUnitVILInput low voltage–0.5–0.2 x VIOVVIHInput high voltage0.7  VIO–VIO+0.4VVOLOutput low voltageIOL = 1.6 mA, VCC = VCC min–0.15 x VIOVVOHOutput high voltageIOH = –0.1 mA0.85 VIO–VILIInput leakage currentVCC = VCC Max, VIN = VIH or VIL––±2µAILOOutput leakage currentVCC = VCC Max, VIN = VIH or VIL––±2µAICC1Active power supply current (READ)Serial SDR@50 MHz Serial SDR@133 MHz Quad SDR@80 MHz Quad SDR@104 MHz Quad DDR@66 MHz Quad DDR@80 MHzOutputs unconnected during read data return[18]––223550617590mAICC2Active power supply current (Page program)CS# = VIO––100mAICC3Active power supply current (WRR)CS# = VIO––100mAICC4Active power supply current (SE)CS# = VIO––100mAICC5Active power supply current (BE)CS# = VIO––100mAISBStandby currentRESET#, CS# = VIO; SI, SCK = VIO orVSS–70300µANotesTypical values are at TAI = 25°C and VCC = VIO = 3 V.Output switching current is not included.Active power and standby power modesThe device is enabled and in the Active Power mode when Chip Select (CS#) is LOW. When CS# is HIGH, the device is disabled, but may still be in an Active Power mode until all program, erase, and write operations have completed. The device then goes into the Standby Power mode, and power consumption drops to ISB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "Table 4    Absolute maximum ratings"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "Storage temperature plastic packages"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "–65°C to +150°C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "Ambient temperature with power applied"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "–65°C to +125°C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "–0.5 V to +4.0 V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "VIO[10]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "–0.5 V to +4.0 V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "Input voltage with respect to ground (VSS)[11]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "–0.5 V to +(VIO + 0.5 V)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "Output short circuit current[12]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "100 mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "VIO must always be less than or equal VCC + 200 mV.See “Input signal overshoot” on page 32 for allowed maximums during signal transition.No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.Stresses above those listed under Table 4 may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the op- erational sections of this datasheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "VIO must always be less than or equal VCC + 200 mV."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "See “Input signal overshoot” on page 32 for allowed maximums during signal transition."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Absolute maximum ratings",
        "Text": "Stresses above those listed under Table 4 may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the op- erational sections of this datasheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Table 5    Thermal resistance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Test condition"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Device"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "SO3016"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "FAB024"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "FAC024"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "WNG008"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Theta JA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Thermal resistance (Junction to"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Test conditions follow standard test"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "128"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "38"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "36"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "36"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "°C/W"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "256"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "37"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "38"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "38"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "ambient)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "methods and proce- dures for measuring thermal impedance in accordance with"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Theta JB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Thermal resistance (Junction to board)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "128"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "19.7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "19"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "19"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "7.8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "°C/W"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "256"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "18.7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "11.7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Theta JC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "Thermal resistance (Junction to case)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "EIA/JESD51. with Still Air (0 m/s)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "128"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "10.9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "11.2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "11.2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "12.6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "°C/W"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "256"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "9.5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "13.7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "13.7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Thermal resistance",
        "Text": "13.1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Operating ranges",
        "Text": "Operating ranges define those limits between which the functionality of the device is guaranteed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Operating ranges",
        "Text": "Power supply voltagesSome package options provide access to a separate input and output buffer power supply called VIO. Packages which do not provide the separate VIO connection, internally connect the device VIO to VCC. For these packages, the references to VIO are also references to VCC.VCC2.7 V to 3.6 VVIO1.65 V to VCC +200 mVTemperature rangesTable 6    Temperature rangesParameterSymbolDeviceSpecUnitMinMaxAmbient temperatureTAIndustrial (I)–40+85°CIndustrial Plus (V)–40+105Extended (N)–40+125Automotive, AEC-Q100 grade 3 (A)–40+85Automotive, AEC-Q100 grade 2 (B)–40+105Automotive AEC-Q100 grade 1 (M)–40+125NoteIndustrial Plus operating and performance parameters will be determined by device characterization and may vary from standard industrial temperature range devices as currently shown in this specification.Input signal overshootDuring DC conditions, input or I/O signals should remain equal to or between VSS and VIO. During voltage transi- tions, inputs or I/Os may overshoot VSS to –2.0V or overshoot to VIO +2.0V, for periods up to 20 ns.20 ns- 2.0 VVIL20 ns20 nsFigure 23   Maximum negative overshoot waveform20 ns20 nsVIHVIO + 2.0 V20 nsFigure 24   Maximum positive overshoot waveform"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power supply voltages",
        "Text": "Some package options provide access to a separate input and output buffer power supply called VIO. Packages which do not provide the separate VIO connection, internally connect the device VIO to VCC. For these packages, the references to VIO are also references to VCC."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power supply voltages",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power supply voltages",
        "Text": "2.7 V to 3.6 V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power supply voltages",
        "Text": "VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power supply voltages",
        "Text": "1.65 V to VCC +200 mV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Table 6    Temperature ranges"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Device"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Spec"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Ambient temperature"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "TA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Industrial (I)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "–40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "+85"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "°C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Industrial Plus (V)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "–40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "+105"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Extended (N)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "–40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "+125"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Automotive, AEC-Q100 grade 3 (A)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "–40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "+85"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Automotive, AEC-Q100 grade 2 (B)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "–40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "+105"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Automotive AEC-Q100 grade 1 (M)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "–40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "+125"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Industrial Plus operating and performance parameters will be determined by device characterization and may vary from standard industrial temperature range devices as currently shown in this specification."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Temperature ranges",
        "Text": "Industrial Plus operating and performance parameters will be determined by device characterization and may vary from standard industrial temperature range devices as currently shown in this specification."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "During DC conditions, input or I/O signals should remain equal to or between VSS and VIO. During voltage transi- tions, inputs or I/Os may overshoot VSS to –2.0V or overshoot to VIO +2.0V, for periods up to 20 ns."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "20 ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "- 2.0 V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "VIL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "20 ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "20 ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "Figure 23   Maximum negative overshoot waveform"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "20 ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "20 ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "VIH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "VIO + 2.0 V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "20 ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Input signal overshoot",
        "Text": "Figure 24   Maximum positive overshoot waveform"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "The device must not be selected at power-up or power-down (that is, CS# must follow the voltage applied on VCC) until VCC reaches the correct value as follows:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (min) at power-up, and then for a further delay of tPUVSS at power-down"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (min) at power-up, and then for a further delay of tPU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VSS at power-down"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "A simple pull-up resistor (generally of the order of 100 k) on Chip Select (CS#) can usually be used to insure safe and proper power-up and power-down."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "The device ignores all instructions until a time delay of tPU has elapsed after the moment that VCC rises above the minimum VCC threshold. See Figure 25. However, correct operation of the device is not guaranteed if VCC returns below VCC (min) during tPU. No command should be sent to the device until the end of tPU."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "After power-up (tPU), the device is in Standby mode (not Deep Power Down mode), draws CMOS standby current (ISB), and the WEL bit is reset."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "During power-down or voltage drops below VCC (cut-off), the voltage must drop below VCC (low) for a period of tPD for the part to initialize correctly on power-up. See Figure 26. If during a voltage drop the VCC stays above VCC (cut-off) the part will stay initialized and will work correctly when VCC is again above VCC (min). In the event Power-on Reset (POR) did not complete correctly after power up, the assertion of the RESET# signal or receiving a software reset command (RESET) will restart the POR process."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Normal precautions must be taken for supply rail decoupling to stabilize the VCC supply at the device. Each device in a system should have the VCC rail decoupled by a suitable capacitor close to the package supply connection (this capacitor is generally of the order of 0.1 µf)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Table 7    Power-up / power-down voltage and timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (Minimum operation voltage)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "2.7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (cut-off)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (Cut-off where re-initialization is needed)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "2.4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (low)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (Low voltage for initialization to occur)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (Low voltage for initialization to occur at embedded)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "1.6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "2.3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "tPU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (min) to read operation"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "300"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "tPD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC (low) time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "15.0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Full Device Access"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "tPU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "(min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "CC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC(max)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Figure 25   Power-up"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Device Access Allowed"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "tPD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "(low)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "CC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "VCC(max)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "(cut-off)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "CC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "tPU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "(min)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "CC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "No Device Access Allowed"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Power-up and power-down",
        "Text": "Figure 26   Power-down and voltage drop"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Applicable within operating ranges."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Table 8    DC Characteristics — Operating temperature range –40°C to +85°C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Test conditions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Typ[15]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VIL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Input low voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–0.5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "0.2 x VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VIH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Input high voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "0.7  VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VIO+0.4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VOL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Output low voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "IOL = 1.6 mA, VCC = VCC min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "0.15  VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VOH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Output high voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "IOH = –0.1 mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "0.85 "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ILI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Input leakage current"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VCC = VCC Max, VIN = VIH or VIL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "±2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "µA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ILO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Output leakage current"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VCC = VCC Max, VIN = VIH or VIL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "±2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "µA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ICC1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power supply current (READ)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Serial SDR@50 MHz Serial SDR@133 MHz Quad SDR@80 MHz Quad SDR@104 MHz Quad DDR@66 MHz Quad DDR@80 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Outputs unconnected during read data return[16]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "33"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "61"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "90"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ICC2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power supply current (Page program)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "CS# = VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ICC3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power supply current (WRR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "CS# = VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ICC4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power supply current (SE)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "CS# = VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Typical values are at TAI = 25°C and VCC = VIO = 3 V.Output switching current is not included."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Typical values are at TAI = 25°C and VCC = VIO = 3 V."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Output switching current is not included."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Table 8    DC Characteristics — Operating temperature range –40°C to +85°C (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Test conditions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Typ[15]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ICC5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power supply current (BE)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "CS# = VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ISB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "(Industrial)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Standby current"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "RESET#, CS# = VIO; SI, SCK = VIO or VSS,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Industrial temperature"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "70"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "µA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Typical values are at TAI = 25°C and VCC = VIO = 3 V.Output switching current is not included.Table 9    DC characteristics — Operating temperature range -40°C to +105°C and -40°C to +125°CSymbolParameterTest ConditionsMinTyp[17]MaxUnitVILInput low voltage–0.5–0.2 x VIOVVIHInput high voltage0.7  VIO–VIO+0.4VVOLOutput low voltageIOL = 1.6 mA, VCC = VCC min–0.15 x VIOVVOHOutput high voltageIOH = –0.1 mA0.85 VIO–VILIInput leakage currentVCC = VCC Max, VIN = VIH or VIL––±2µAILOOutput leakage currentVCC = VCC Max, VIN = VIH or VIL––±2µAICC1Active power supply current (READ)Serial SDR@50 MHz Serial SDR@133 MHz Quad SDR@80 MHz Quad SDR@104 MHz Quad DDR@66 MHz Quad DDR@80 MHzOutputs unconnected during read data return[18]––223550617590mAICC2Active power supply current (Page program)CS# = VIO––100mAICC3Active power supply current (WRR)CS# = VIO––100mAICC4Active power supply current (SE)CS# = VIO––100mAICC5Active power supply current (BE)CS# = VIO––100mAISBStandby currentRESET#, CS# = VIO; SI, SCK = VIO orVSS–70300µANotesTypical values are at TAI = 25°C and VCC = VIO = 3 V.Output switching current is not included.Active power and standby power modesThe device is enabled and in the Active Power mode when Chip Select (CS#) is LOW. When CS# is HIGH, the device is disabled, but may still be in an Active Power mode until all program, erase, and write operations have completed. The device then goes into the Standby Power mode, and power consumption drops to ISB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Typical values are at TAI = 25°C and VCC = VIO = 3 V."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Output switching current is not included."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Table 9    DC characteristics — Operating temperature range -40°C to +105°C and -40°C to +125°C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Test Conditions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Typ[17]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VIL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Input low voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–0.5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "0.2 x VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VIH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Input high voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "0.7  VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VIO+0.4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VOL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Output low voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "IOL = 1.6 mA, VCC = VCC min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "0.15 x VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VOH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Output high voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "IOH = –0.1 mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "0.85 "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ILI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Input leakage current"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VCC = VCC Max, VIN = VIH or VIL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "±2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "µA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ILO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Output leakage current"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VCC = VCC Max, VIN = VIH or VIL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "±2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "µA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ICC1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power supply current (READ)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Serial SDR@50 MHz Serial SDR@133 MHz Quad SDR@80 MHz Quad SDR@104 MHz Quad DDR@66 MHz Quad DDR@80 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Outputs unconnected during read data return[18]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "35"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "61"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "90"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ICC2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power supply current (Page program)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "CS# = VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ICC3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power supply current (WRR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "CS# = VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ICC4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power supply current (SE)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "CS# = VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ICC5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power supply current (BE)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "CS# = VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "ISB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Standby current"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "RESET#, CS# = VIO; SI, SCK = VIO or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "VSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "70"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "300"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "µA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Typical values are at TAI = 25°C and VCC = VIO = 3 V."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Output switching current is not included."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "DC characteristics",
        "Text": "Active power and standby power modesThe device is enabled and in the Active Power mode when Chip Select (CS#) is LOW. When CS# is HIGH, the device is disabled, but may still be in an Active Power mode until all program, erase, and write operations have completed. The device then goes into the Standby Power mode, and power consumption drops to ISB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Electrical specifications",
        "Subsection": "Active power and standby power modes",
        "Text": "The device is enabled and in the Active Power mode when Chip Select (CS#) is LOW. When CS# is HIGH, the device is disabled, but may still be in an Active Power mode until all program, erase, and write operations have completed. The device then goes into the Standby Power mode, and power consumption drops to ISB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Active power and standby power modes",
        "Text": "Key to switching waveformsInput Valid at logic high or low  High Impedance  Any change permitted  Logic high Logic low SymbolOutput  Valid at logic high or low   High Impedance  Changing, state unknown Logic high Logic low"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "Input Valid at logic high or low  High Impedance  Any change permitted  Logic high Logic low Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "Output  Valid at logic high or low   High Impedance  Changing, state unknown Logic high Logic low"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "Figure 27   Waveform element meanings"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "IO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "0.15 x V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "0.2 x VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "- 0.5V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "Timing Reference Level"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "0.5 x VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "IO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "0.85 x V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "VIO + 0.4V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "0.7 x VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "Output Levels"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "Input Levels"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "Figure 28   Input, output, and timing reference levels"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "AC test conditionsDeviceUnder TestCLFigure 29   Test setupTable 10   AC measurement conditionsSymbolParameterMinMaxUnitCLLoad capacitance3015[22]pFInput rise and fall times–2.4nsInput pulse voltage0.2 x VIO to 0.8 VIOVInput timing ref voltage0.5 VIOVOutput timing ref voltage0.5 VIOVNotesOutput High-Z is defined as the point where data is no longer driven.Input slew rate: 1.5 V/ns.AC characteristics tables assume clock and data signals have the same slew rate (slope).DDR operation.Capacitance characteristicsTable 11   CapacitanceParameterTest conditionsMinMaxUnitCINInput capacitance (applies to SCK, CS#, RESET#)1 MHz–8pFCOUTOutput capacitance (applies to All I/O)1 MHz–8pFNoteFor more information on capacitance, please contact the IBIS models.ResetPower-on (cold) resetThe device executes a Power-On Reset (POR) process until a time delay of tPU has elapsed after the moment that VCC rises above the minimum VCC threshold. See Figure 25, Table 7, and Table 12. The device must not be selected (CS# to go HIGH with VIO) during power-up (tPU), i.e. no commands may be sent to the device until the end of tPU. RESET# is ignored during POR. If RESET# is LOW during POR and remains low through and beyond the end of tPU, CS# must remain HIGH until tRH after RESET# returns HIGH. RESET# must return HIGH for greater than tRS before returning low to initiate a hardware reset.CS# must be high at tPU endCS#tRHIf RESET# is low at tPU endRESET#tPUVCCVIOFigure 30   Reset LOW at the end of POR            CS# may stay high or go low at tPU end      CS#tPUIf RESET# is high at tPU endRESET#tPUVCCVIOFigure 31   Reset HIGH at the end of PORCS#tPURESET#tRStPUVCCVIOFigure 32   POR followed by hardware resetHardware (warm) resetWhen the RESET# input transitions from VIH to VIL the device will reset register states in the same manner as power-on reset but, does not go through the full reset process that is performed during POR. The hardware reset process requires a period of tRPH to complete. If the POR process did not complete correctly for any reason during power-up (tPU), RESET# going LOW will initiate the full POR process instead of the hardware reset process and will require tPU to complete the POR process.The RESET# input provides a hardware method of resetting the flash memory device to standby state.RESET# must be HIGH for tRS following tPU or tRPH, before going low again to initiate a hardware reset.When RESET# is driven low for at least a minimum period of time (tRP), the device terminates any operation in progress, tri-states all outputs, and ignores all read/write commands for the duration of tRPH. The device resets the interface to standby state.If CS# is LOW at the time RESET# is asserted, CS# must return HIGH during tRPH before it can be asserted low again after tRH.Hardware Reset is only offered in 16-lead SOIC and BGA packages.CS#tRPHtRStRPHtRHtRHAny prior resetRESET#tRPFigure 33   Hardware resetTable 12   Hardware reset parameters[24, 25]ParameterDescriptionLimitTimeUnittRSReset setup - Prior reset end and RESET# HIGH before RESET# LOWMin50nstRPHReset pulse hold - RESET# LOW to CS# LOWMin35µstRPRESET# pulse widthMin200nstRHReset hold - RESET# HIGH before CS# LOWMin50nsNotesRESET# LOW is optional and ignored during power-up (tPU). If Reset# is asserted LOW during the end of tPU, the device will remain in the reset state and tRH will determine when CS# may go LOW.Sum of tRP and tRH must be equal to or greater than tRPH.SDR AC characteristicsTable 13    AC characteristics (Single die package, VIO = VCC 2.7 V to 3.6 V)SymbolParameterMinTypMaxUnitFSCK, RSCK clock frequency for READ and 4READ instructionsDC–50MHzFSCK, CSCK clock frequency for single commands as shown in Table 48[29]DC–133MHzFSCK, CSCK clock frequency for the following dual and Quad commands: DOR, 4DOR, QOR, 4QOR, DIOR, 4DIOR, QIOR, 4QIORDC–104MHzFSCK, QPPSCK clock frequency for the QPP, 4QPP commandsDC–80MHzPSCKSCK clock period1/ FSCK–tWH, tCHClock high time[30]45% PSCK––nstWL, tCLClock low time[30]45% PSCK––nstCRT, tCLCHClock rise time (slew rate)0.1––V/nstCFT, tCHCLClock fall time (slew rate)0.1––V/nstCSCS# high time (Read instructions) CS# high time (Program/erase)1050––nstCSSCS# active setup time (relative to SCK)3––nstCSHCS# active hold time (relative to SCK)3––nstSUData in setup time1.5–3000[31]nstHDData in hold time2––nstVClock low to output valid––8.0[27]7.65[28]6.5[29]nstHOOutput hold time2–nstDISOutput disable time0–8nstWPSWP# setup time20[26]––nstWPHWP# hold time100[26]––nstHLCHHOLD# active setup time (relative to SCK)3––nstCHHHHOLD# active hold time (relative to SCK)3––nstHHCHHOLD# non active setup time (relative to SCK)3––nstCHHLHOLD# non active hold time (relative to SCK)3––nstHZHOLD# enable to output Invalid––8nstLZHOLD# disable to output Valid––8nsNotesOnly applicable as a constraint for WRR instruction when SRWD is set to a ‘1’.Full VCC range (2.7–3.6 V) and CL = 30 pF.Regulated VCC range (3.0–3.6 V) and CL = 30 pF.Regulated VCC range (3.0–3.6 V) and CL = 15 pF.±10% duty cycle is supported for frequencies  50MHz.Maximum value only applies during Program/Erase Suspend/Resume commands.Table 14   AC characteristics (Single die package, VIO 1.65 V to 2.7 V, VCC 2.7 V to 3.6 V)SymbolParameterMinTypMaxUnitFSCK, RSCK clock frequency for READ, 4READ instructionsDC–50MHzFSCK, CSCK clock frequency for all others[34]DC–66MHzPSCKSCK clock period1/ FSCK–tWH, tCHClock high time[35]45% PSCK––nstWL, tCLClock low time[35]45% PSCK––nstCRT, tCLCHClock rise time (slew rate)0.1––V/nstCFT, tCHCLClock fall time (slew rate)0.1––V/nstCSCS# high time (Read instructions) CS# high time (Program/erase)1050––nstCSSCS# active setup time (relative to SCK)10––nstCSHCS# active hold time (relative to SCK)3––nstSUData in setup time5–3000[36]nstHDData in hold time4––nstVClock low to output valid––14.5[33]12.0[34]nstHOOutput hold time2–nstDISOutput disable time0–14nstWPSWP# setup time20[32]––nstWPHWP# hold time100[32]––nstHLCHHOLD# active setup time (relative to SCK)5––nstCHHHHOLD# active hold time (relative to SCK)5––nstHHCHHOLD# non active setup time (relative to SCK)5––nstCHHLHOLD# non active hold time (relative to SCK)5––nstHZHOLD# enable to output invalid––14nstLZHOLD# disable to output valid––14nsNotesOnly applicable as a constraint for WRR instruction when SRWD is set to a ‘1’.CL = 30 pF.CL = 15 pF.±10% duty cycle is supported for frequencies  50 MHz.Maximum value only applies during Program/Erase Suspend/Resume commands.Clock timingtCFTtCRTVIH minVIO / 2VIL maxtCLtCHPSCKFigure 34   Clock timingInput / output timingLSb INtHDMSb INSISOtSUSCKtCSStCSStCSHtCSHCS#tCSFigure 35   SPI single bit input timingLSb OUTMSb OUTSOtDIStVtHOtLZCS# SCKSItCSFigure 36   SPI single bit output timingtVLSB OUTMSB OUT .LSB IN .MSB INIOtDIStCStHOtLZtHDtSUSCKtCSStCSHtCSSCS#Figure 37   SPI SDR MIO timingtLZD  ECtHZtLZBBASO_or_IO_(during_output)tHZSI_or_IO_(during_input)Hold Condition Non-standard UseHold Condition Standard UseHOLD#tHHCH      tHLCH      tHHCHtCHHH    tCHHL      tCHHHtHLCHtCHHLCS#SCKCS#WP# SCKSI SOPhaseFigure 38   Hold timingtWPStWPH7654321076543210WRR InstructionInput DataFigure 39   WP# input timingDDR AC characteristicsTable 15   AC characteristics — DDR operationSymbolParameter66 MHz80 MHzUnitMinTypMaxMinTypMaxFSCK, RSCK clock frequency for DDR READ instructionDC–66DC–80MHzPSCK, RSCK clock period for DDR READ instruction15–12.5–nstWH, tCHClock high time45% PSCK––45% PSCK––nstWL, tCLClock low time45% PSCK––45% PSCK––nstCSCS# high time (Read instructions)10––10––nstCSSCS# active setup time (relative to SCK)3––3––nstCSHCS# active hold time (relative to SCK)3––3––nstSUIO in setup time2–3000[38]1.5–3000[38]nstHDIO in hold time2––1.5––nstVClock low to output valid––6.5[37]––6.5[37]nstHOOutput hold time1.5–1.5––nstDISOutput disable time––8––8nstLZClock to output low impedance0–80–8nstO_SKEWFirst output to last output data valid time––600––600psNotesRegulated VCC range (3.0–3.6 V) and CL = 15 pF.Maximum value only applies during Program/Erase Suspend/Resume commands.DDR input timingtCSCS#tCSH      tCSHtCSS                          tCSSSCKtHDtSU   tHDtSUSI_or_IO          MSb IN                LSb IN SOFigure 40   SPI DDR input timingDDR output timingLSbMSbSO_or_IOtDIStVtVtHOtLZCS# SCKSItCSFigure 41   SPI DDR output timingDDR data valid timing using DLPpSCKtCLtCHSCKtIO_SKEWtVtOTTIO SlowSlow D1.Slow D2tVIO FastFast D2V_mintHOIO_validtDVD1D2t"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Key to switching waveforms",
        "Text": "AC test conditionsDeviceUnder TestCLFigure 29   Test setupTable 10   AC measurement conditionsSymbolParameterMinMaxUnitCLLoad capacitance3015[22]pFInput rise and fall times–2.4nsInput pulse voltage0.2 x VIO to 0.8 VIOVInput timing ref voltage0.5 VIOVOutput timing ref voltage0.5 VIOVNotesOutput High-Z is defined as the point where data is no longer driven.Input slew rate: 1.5 V/ns.AC characteristics tables assume clock and data signals have the same slew rate (slope).DDR operation.Capacitance characteristicsTable 11   CapacitanceParameterTest conditionsMinMaxUnitCINInput capacitance (applies to SCK, CS#, RESET#)1 MHz–8pFCOUTOutput capacitance (applies to All I/O)1 MHz–8pFNoteFor more information on capacitance, please contact the IBIS models.ResetPower-on (cold) resetThe device executes a Power-On Reset (POR) process until a time delay of tPU has elapsed after the moment that VCC rises above the minimum VCC threshold. See Figure 25, Table 7, and Table 12. The device must not be selected (CS# to go HIGH with VIO) during power-up (tPU), i.e. no commands may be sent to the device until the end of tPU. RESET# is ignored during POR. If RESET# is LOW during POR and remains low through and beyond the end of tPU, CS# must remain HIGH until tRH after RESET# returns HIGH. RESET# must return HIGH for greater than tRS before returning low to initiate a hardware reset.CS# must be high at tPU endCS#tRHIf RESET# is low at tPU endRESET#tPUVCCVIOFigure 30   Reset LOW at the end of POR            CS# may stay high or go low at tPU end      CS#tPUIf RESET# is high at tPU endRESET#tPUVCCVIOFigure 31   Reset HIGH at the end of PORCS#tPURESET#tRStPUVCCVIOFigure 32   POR followed by hardware resetHardware (warm) resetWhen the RESET# input transitions from VIH to VIL the device will reset register states in the same manner as power-on reset but, does not go through the full reset process that is performed during POR. The hardware reset process requires a period of tRPH to complete. If the POR process did not complete correctly for any reason during power-up (tPU), RESET# going LOW will initiate the full POR process instead of the hardware reset process and will require tPU to complete the POR process.The RESET# input provides a hardware method of resetting the flash memory device to standby state.RESET# must be HIGH for tRS following tPU or tRPH, before going low again to initiate a hardware reset.When RESET# is driven low for at least a minimum period of time (tRP), the device terminates any operation in progress, tri-states all outputs, and ignores all read/write commands for the duration of tRPH. The device resets the interface to standby state.If CS# is LOW at the time RESET# is asserted, CS# must return HIGH during tRPH before it can be asserted low again after tRH.Hardware Reset is only offered in 16-lead SOIC and BGA packages.CS#tRPHtRStRPHtRHtRHAny prior resetRESET#tRPFigure 33   Hardware resetTable 12   Hardware reset parameters[24, 25]ParameterDescriptionLimitTimeUnittRSReset setup - Prior reset end and RESET# HIGH before RESET# LOWMin50nstRPHReset pulse hold - RESET# LOW to CS# LOWMin35µstRPRESET# pulse widthMin200nstRHReset hold - RESET# HIGH before CS# LOWMin50nsNotesRESET# LOW is optional and ignored during power-up (tPU). If Reset# is asserted LOW during the end of tPU, the device will remain in the reset state and tRH will determine when CS# may go LOW.Sum of tRP and tRH must be equal to or greater than tRPH.SDR AC characteristicsTable 13    AC characteristics (Single die package, VIO = VCC 2.7 V to 3.6 V)SymbolParameterMinTypMaxUnitFSCK, RSCK clock frequency for READ and 4READ instructionsDC–50MHzFSCK, CSCK clock frequency for single commands as shown in Table 48[29]DC–133MHzFSCK, CSCK clock frequency for the following dual and Quad commands: DOR, 4DOR, QOR, 4QOR, DIOR, 4DIOR, QIOR, 4QIORDC–104MHzFSCK, QPPSCK clock frequency for the QPP, 4QPP commandsDC–80MHzPSCKSCK clock period1/ FSCK–tWH, tCHClock high time[30]45% PSCK––nstWL, tCLClock low time[30]45% PSCK––nstCRT, tCLCHClock rise time (slew rate)0.1––V/nstCFT, tCHCLClock fall time (slew rate)0.1––V/nstCSCS# high time (Read instructions) CS# high time (Program/erase)1050––nstCSSCS# active setup time (relative to SCK)3––nstCSHCS# active hold time (relative to SCK)3––nstSUData in setup time1.5–3000[31]nstHDData in hold time2––nstVClock low to output valid––8.0[27]7.65[28]6.5[29]nstHOOutput hold time2–nstDISOutput disable time0–8nstWPSWP# setup time20[26]––nstWPHWP# hold time100[26]––nstHLCHHOLD# active setup time (relative to SCK)3––nstCHHHHOLD# active hold time (relative to SCK)3––nstHHCHHOLD# non active setup time (relative to SCK)3––nstCHHLHOLD# non active hold time (relative to SCK)3––nstHZHOLD# enable to output Invalid––8nstLZHOLD# disable to output Valid––8nsNotesOnly applicable as a constraint for WRR instruction when SRWD is set to a ‘1’.Full VCC range (2.7–3.6 V) and CL = 30 pF.Regulated VCC range (3.0–3.6 V) and CL = 30 pF.Regulated VCC range (3.0–3.6 V) and CL = 15 pF.±10% duty cycle is supported for frequencies  50MHz.Maximum value only applies during Program/Erase Suspend/Resume commands.Table 14   AC characteristics (Single die package, VIO 1.65 V to 2.7 V, VCC 2.7 V to 3.6 V)SymbolParameterMinTypMaxUnitFSCK, RSCK clock frequency for READ, 4READ instructionsDC–50MHzFSCK, CSCK clock frequency for all others[34]DC–66MHzPSCKSCK clock period1/ FSCK–tWH, tCHClock high time[35]45% PSCK––nstWL, tCLClock low time[35]45% PSCK––nstCRT, tCLCHClock rise time (slew rate)0.1––V/nstCFT, tCHCLClock fall time (slew rate)0.1––V/nstCSCS# high time (Read instructions) CS# high time (Program/erase)1050––nstCSSCS# active setup time (relative to SCK)10––nstCSHCS# active hold time (relative to SCK)3––nstSUData in setup time5–3000[36]nstHDData in hold time4––nstVClock low to output valid––14.5[33]12.0[34]nstHOOutput hold time2–nstDISOutput disable time0–14nstWPSWP# setup time20[32]––nstWPHWP# hold time100[32]––nstHLCHHOLD# active setup time (relative to SCK)5––nstCHHHHOLD# active hold time (relative to SCK)5––nstHHCHHOLD# non active setup time (relative to SCK)5––nstCHHLHOLD# non active hold time (relative to SCK)5––nstHZHOLD# enable to output invalid––14nstLZHOLD# disable to output valid––14nsNotesOnly applicable as a constraint for WRR instruction when SRWD is set to a ‘1’.CL = 30 pF.CL = 15 pF.±10% duty cycle is supported for frequencies  50 MHz.Maximum value only applies during Program/Erase Suspend/Resume commands.Clock timingtCFTtCRTVIH minVIO / 2VIL maxtCLtCHPSCKFigure 34   Clock timingInput / output timingLSb INtHDMSb INSISOtSUSCKtCSStCSStCSHtCSHCS#tCSFigure 35   SPI single bit input timingLSb OUTMSb OUTSOtDIStVtHOtLZCS# SCKSItCSFigure 36   SPI single bit output timingtVLSB OUTMSB OUT .LSB IN .MSB INIOtDIStCStHOtLZtHDtSUSCKtCSStCSHtCSSCS#Figure 37   SPI SDR MIO timingtLZD  ECtHZtLZBBASO_or_IO_(during_output)tHZSI_or_IO_(during_input)Hold Condition Non-standard UseHold Condition Standard UseHOLD#tHHCH      tHLCH      tHHCHtCHHH    tCHHL      tCHHHtHLCHtCHHLCS#SCKCS#WP# SCKSI SOPhaseFigure 38   Hold timingtWPStWPH7654321076543210WRR InstructionInput DataFigure 39   WP# input timingDDR AC characteristicsTable 15   AC characteristics — DDR operationSymbolParameter66 MHz80 MHzUnitMinTypMaxMinTypMaxFSCK, RSCK clock frequency for DDR READ instructionDC–66DC–80MHzPSCK, RSCK clock period for DDR READ instruction15–12.5–nstWH, tCHClock high time45% PSCK––45% PSCK––nstWL, tCLClock low time45% PSCK––45% PSCK––nstCSCS# high time (Read instructions)10––10––nstCSSCS# active setup time (relative to SCK)3––3––nstCSHCS# active hold time (relative to SCK)3––3––nstSUIO in setup time2–3000[38]1.5–3000[38]nstHDIO in hold time2––1.5––nstVClock low to output valid––6.5[37]––6.5[37]nstHOOutput hold time1.5–1.5––nstDISOutput disable time––8––8nstLZClock to output low impedance0–80–8nstO_SKEWFirst output to last output data valid time––600––600psNotesRegulated VCC range (3.0–3.6 V) and CL = 15 pF.Maximum value only applies during Program/Erase Suspend/Resume commands.DDR input timingtCSCS#tCSH      tCSHtCSS                          tCSSSCKtHDtSU   tHDtSUSI_or_IO          MSb IN                LSb IN SOFigure 40   SPI DDR input timingDDR output timingLSbMSbSO_or_IOtDIStVtVtHOtLZCS# SCKSItCSFigure 41   SPI DDR output timingDDR data valid timing using DLPpSCKtCLtCHSCKtIO_SKEWtVtOTTIO SlowSlow D1.Slow D2tVIO FastFast D2V_mintHOIO_validtDVD1D2t"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Device"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Under Test"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "CL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Figure 29   Test setup"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Table 10   AC measurement conditions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "CL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Load capacitance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "15[22]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "pF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Input rise and fall times"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "2.4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Input pulse voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "0.2 x VIO to 0.8 VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Input timing ref voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "0.5 VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Output timing ref voltage"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "0.5 VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "V"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Output High-Z is defined as the point where data is no longer driven.Input slew rate: 1.5 V/ns.AC characteristics tables assume clock and data signals have the same slew rate (slope).DDR operation.Capacitance characteristicsTable 11   CapacitanceParameterTest conditionsMinMaxUnitCINInput capacitance (applies to SCK, CS#, RESET#)1 MHz–8pFCOUTOutput capacitance (applies to All I/O)1 MHz–8pFNoteFor more information on capacitance, please contact the IBIS models."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Output High-Z is defined as the point where data is no longer driven."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Input slew rate: 1.5 V/ns."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "AC characteristics tables assume clock and data signals have the same slew rate (slope)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "DDR operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "AC test conditions",
        "Text": "Capacitance characteristicsTable 11   CapacitanceParameterTest conditionsMinMaxUnitCINInput capacitance (applies to SCK, CS#, RESET#)1 MHz–8pFCOUTOutput capacitance (applies to All I/O)1 MHz–8pFNote"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "Table 11   Capacitance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "Test conditions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "CIN"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "Input capacitance (applies to SCK, CS#, RESET#)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "1 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "pF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "COUT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "Output capacitance (applies to All I/O)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "1 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "pF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Capacitance characteristics",
        "Text": "For more information on capacitance, please contact the IBIS models."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Reset",
        "Text": "Power-on (cold) resetThe device executes a Power-On Reset (POR) process until a time delay of tPU has elapsed after the moment that VCC rises above the minimum VCC threshold. See Figure 25, Table 7, and Table 12. The device must not be selected (CS# to go HIGH with VIO) during power-up (tPU), i.e. no commands may be sent to the device until the end of tPU. RESET# is ignored during POR. If RESET# is LOW during POR and remains low through and beyond the end of tPU, CS# must remain HIGH until tRH after RESET# returns HIGH. RESET# must return HIGH for greater than tRS before returning low to initiate a hardware reset.CS# must be high at tPU endCS#tRHIf RESET# is low at tPU endRESET#tPUVCCVIOFigure 30   Reset LOW at the end of POR            CS# may stay high or go low at tPU end      CS#tPUIf RESET# is high at tPU endRESET#tPUVCCVIOFigure 31   Reset HIGH at the end of PORCS#tPURESET#tRStPUVCCVIOFigure 32   POR followed by hardware resetHardware (warm) resetWhen the RESET# input transitions from VIH to VIL the device will reset register states in the same manner as power-on reset but, does not go through the full reset process that is performed during POR. The hardware reset process requires a period of tRPH to complete. If the POR process did not complete correctly for any reason during power-up (tPU), RESET# going LOW will initiate the full POR process instead of the hardware reset process and will require tPU to complete the POR process.The RESET# input provides a hardware method of resetting the flash memory device to standby state.RESET# must be HIGH for tRS following tPU or tRPH, before going low again to initiate a hardware reset.When RESET# is driven low for at least a minimum period of time (tRP), the device terminates any operation in progress, tri-states all outputs, and ignores all read/write commands for the duration of tRPH. The device resets the interface to standby state.If CS# is LOW at the time RESET# is asserted, CS# must return HIGH during tRPH before it can be asserted low again after tRH.Hardware Reset is only offered in 16-lead SOIC and BGA packages.CS#tRPHtRStRPHtRHtRHAny prior resetRESET#tRPFigure 33   Hardware resetTable 12   Hardware reset parameters[24, 25]ParameterDescriptionLimitTimeUnittRSReset setup - Prior reset end and RESET# HIGH before RESET# LOWMin50nstRPHReset pulse hold - RESET# LOW to CS# LOWMin35µstRPRESET# pulse widthMin200nstRHReset hold - RESET# HIGH before CS# LOWMin50nsNotesRESET# LOW is optional and ignored during power-up (tPU). If Reset# is asserted LOW during the end of tPU, the device will remain in the reset state and tRH will determine when CS# may go LOW.Sum of tRP and tRH must be equal to or greater than tRPH."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "The device executes a Power-On Reset (POR) process until a time delay of tPU has elapsed after the moment that VCC rises above the minimum VCC threshold. See Figure 25, Table 7, and Table 12. The device must not be selected (CS# to go HIGH with VIO) during power-up (tPU), i.e. no commands may be sent to the device until the end of tPU. RESET# is ignored during POR. If RESET# is LOW during POR and remains low through and beyond the end of tPU, CS# must remain HIGH until tRH after RESET# returns HIGH. RESET# must return HIGH for greater than tRS before returning low to initiate a hardware reset."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "CS# must be high at tPU end"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "tRH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "If RESET# is low at tPU end"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "tPU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "Figure 30   Reset LOW at the end of POR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "            CS# may stay high or go low at tPU end      "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "tPU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "If RESET# is high at tPU end"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "tPU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "Figure 31   Reset HIGH at the end of POR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "tPU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "tRS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "tPU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "VCC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Power-on (cold) reset",
        "Text": "Figure 32   POR followed by hardware reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "When the RESET# input transitions from VIH to VIL the device will reset register states in the same manner as power-on reset but, does not go through the full reset process that is performed during POR. The hardware reset process requires a period of tRPH to complete. If the POR process did not complete correctly for any reason during power-up (tPU), RESET# going LOW will initiate the full POR process instead of the hardware reset process and will require tPU to complete the POR process."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "The RESET# input provides a hardware method of resetting the flash memory device to standby state."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "RESET# must be HIGH for tRS following tPU or tRPH, before going low again to initiate a hardware reset.When RESET# is driven low for at least a minimum period of time (tRP), the device terminates any operation in progress, tri-states all outputs, and ignores all read/write commands for the duration of tRPH. The device resets the interface to standby state.If CS# is LOW at the time RESET# is asserted, CS# must return HIGH during tRPH before it can be asserted low again after tRH.Hardware Reset is only offered in 16-lead SOIC and BGA packages."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "RESET# must be HIGH for tRS following tPU or tRPH, before going low again to initiate a hardware reset."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "When RESET# is driven low for at least a minimum period of time (tRP), the device terminates any operation in progress, tri-states all outputs, and ignores all read/write commands for the duration of tRPH. The device resets the interface to standby state."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "If CS# is LOW at the time RESET# is asserted, CS# must return HIGH during tRPH before it can be asserted low again after tRH."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Hardware Reset is only offered in 16-lead SOIC and BGA packages."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "tRPH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "tRS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "tRPH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "tRH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "tRH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Any prior reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "tRP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Figure 33   Hardware reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Table 12   Hardware reset parameters[24, 25]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Limit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "tRS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Reset setup - Prior reset end and RESET# HIGH before RESET# LOW"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "tRPH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Reset pulse hold - RESET# LOW to CS# LOW"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "35"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "tRP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "RESET# pulse width"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "200"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "tRH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Reset hold - RESET# HIGH before CS# LOW"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "RESET# LOW is optional and ignored during power-up (tPU). If Reset# is asserted LOW during the end of tPU, the device will remain in the reset state and tRH will determine when CS# may go LOW.Sum of tRP and tRH must be equal to or greater than tRPH."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "RESET# LOW is optional and ignored during power-up (tPU). If Reset# is asserted LOW during the end of tPU, the device will remain in the reset state and tRH will determine when CS# may go LOW."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Hardware (warm) reset",
        "Text": "Sum of tRP and tRH must be equal to or greater than tRPH."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Table 13    AC characteristics (Single die package, VIO = VCC 2.7 V to 3.6 V)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Typ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "FSCK, R"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "SCK clock frequency for READ and 4READ instructions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "FSCK, C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "SCK clock frequency for single commands as shown in Table 48[29]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "FSCK, C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "SCK clock frequency for the following dual and Quad commands: DOR, 4DOR, QOR, 4QOR, DIOR, 4DIOR, QIOR, 4QIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "FSCK, QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "SCK clock frequency for the QPP, 4QPP commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "SCK clock period"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "1/ FSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": ""
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tWH, tCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock high time[30]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "45% PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tWL, tCL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock low time[30]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "45% PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCRT, tCLCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock rise time (slew rate)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "0.1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "V/ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCFT, tCHCL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock fall time (slew rate)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "0.1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "V/ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "CS# high time (Read instructions) CS# high time (Program/erase)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "CS# active setup time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCSH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "CS# active hold time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tSU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Data in setup time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "1.5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "3000[31]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tHD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Data in hold time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock low to output valid"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "8.0[27]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "7.65[28]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "6.5[29]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tHO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Output hold time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tDIS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Output disable time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tWPS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "WP# setup time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "20[26]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tWPH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "WP# hold time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "100[26]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tHLCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# active setup time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCHHH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# active hold time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tHHCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# non active setup time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCHHL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# non active hold time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tHZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# enable to output Invalid"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tLZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# disable to output Valid"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Only applicable as a constraint for WRR instruction when SRWD is set to a ‘1’.Full VCC range (2.7–3.6 V) and CL = 30 pF.Regulated VCC range (3.0–3.6 V) and CL = 30 pF.Regulated VCC range (3.0–3.6 V) and CL = 15 pF.±10% duty cycle is supported for frequencies  50MHz.Maximum value only applies during Program/Erase Suspend/Resume commands.Table 14   AC characteristics (Single die package, VIO 1.65 V to 2.7 V, VCC 2.7 V to 3.6 V)SymbolParameterMinTypMaxUnitFSCK, RSCK clock frequency for READ, 4READ instructionsDC–50MHzFSCK, CSCK clock frequency for all others[34]DC–66MHzPSCKSCK clock period1/ FSCK–tWH, tCHClock high time[35]45% PSCK––nstWL, tCLClock low time[35]45% PSCK––nstCRT, tCLCHClock rise time (slew rate)0.1––V/nstCFT, tCHCLClock fall time (slew rate)0.1––V/nstCSCS# high time (Read instructions) CS# high time (Program/erase)1050––nstCSSCS# active setup time (relative to SCK)10––nstCSHCS# active hold time (relative to SCK)3––nstSUData in setup time5–3000[36]nstHDData in hold time4––nstVClock low to output valid––14.5[33]12.0[34]nstHOOutput hold time2–nstDISOutput disable time0–14nstWPSWP# setup time20[32]––nstWPHWP# hold time100[32]––nstHLCHHOLD# active setup time (relative to SCK)5––nstCHHHHOLD# active hold time (relative to SCK)5––nstHHCHHOLD# non active setup time (relative to SCK)5––nstCHHLHOLD# non active hold time (relative to SCK)5––nstHZHOLD# enable to output invalid––14nstLZHOLD# disable to output valid––14nsNotesOnly applicable as a constraint for WRR instruction when SRWD is set to a ‘1’.CL = 30 pF.CL = 15 pF.±10% duty cycle is supported for frequencies  50 MHz.Maximum value only applies during Program/Erase Suspend/Resume commands.Clock timingtCFTtCRTVIH minVIO / 2VIL maxtCLtCHPSCKFigure 34   Clock timingInput / output timingLSb INtHDMSb INSISOtSUSCKtCSStCSStCSHtCSHCS#tCSFigure 35   SPI single bit input timingLSb OUTMSb OUTSOtDIStVtHOtLZCS# SCKSItCSFigure 36   SPI single bit output timingtVLSB OUTMSB OUT .LSB IN .MSB INIOtDIStCStHOtLZtHDtSUSCKtCSStCSHtCSSCS#Figure 37   SPI SDR MIO timingtLZD  ECtHZtLZBBASO_or_IO_(during_output)tHZSI_or_IO_(during_input)Hold Condition Non-standard UseHold Condition Standard UseHOLD#tHHCH      tHLCH      tHHCHtCHHH    tCHHL      tCHHHtHLCHtCHHLCS#SCKCS#WP# SCKSI SOPhaseFigure 38   Hold timingtWPStWPH7654321076543210WRR InstructionInput DataFigure 39   WP# input timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Only applicable as a constraint for WRR instruction when SRWD is set to a ‘1’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Full VCC range (2.7–3.6 V) and CL = 30 pF."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Regulated VCC range (3.0–3.6 V) and CL = 30 pF."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Regulated VCC range (3.0–3.6 V) and CL = 15 pF."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "±10% duty cycle is supported for frequencies  50MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Maximum value only applies during Program/Erase Suspend/Resume commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Table 14   AC characteristics (Single die package, VIO 1.65 V to 2.7 V, VCC 2.7 V to 3.6 V)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Typ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "FSCK, R"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "SCK clock frequency for READ, 4READ instructions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "FSCK, C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "SCK clock frequency for all others[34]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "SCK clock period"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "1/ FSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": ""
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tWH, tCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock high time[35]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "45% PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tWL, tCL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock low time[35]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "45% PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCRT, tCLCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock rise time (slew rate)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "0.1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "V/ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCFT, tCHCL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock fall time (slew rate)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "0.1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "V/ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "CS# high time (Read instructions) CS# high time (Program/erase)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "CS# active setup time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCSH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "CS# active hold time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tSU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Data in setup time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "3000[36]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tHD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Data in hold time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock low to output valid"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "14.5[33]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "12.0[34]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tHO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Output hold time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tDIS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Output disable time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tWPS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "WP# setup time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "20[32]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tWPH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "WP# hold time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "100[32]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tHLCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# active setup time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCHHH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# active hold time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tHHCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# non active setup time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tCHHL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# non active hold time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tHZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# enable to output invalid"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "tLZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "HOLD# disable to output valid"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Only applicable as a constraint for WRR instruction when SRWD is set to a ‘1’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "CL = 30 pF."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "CL = 15 pF."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "±10% duty cycle is supported for frequencies  50 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Maximum value only applies during Program/Erase Suspend/Resume commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "SDR AC characteristics",
        "Text": "Clock timingtCFTtCRTVIH minVIO / 2VIL maxtCLtCHPSCKFigure 34   Clock timingInput / output timingLSb INtHDMSb INSISOtSUSCKtCSStCSStCSHtCSHCS#tCSFigure 35   SPI single bit input timingLSb OUTMSb OUTSOtDIStVtHOtLZCS# SCKSItCSFigure 36   SPI single bit output timingtVLSB OUTMSB OUT .LSB IN .MSB INIOtDIStCStHOtLZtHDtSUSCKtCSStCSHtCSSCS#Figure 37   SPI SDR MIO timingtLZD  ECtHZtLZBBASO_or_IO_(during_output)tHZSI_or_IO_(during_input)Hold Condition Non-standard UseHold Condition Standard UseHOLD#tHHCH      tHLCH      tHHCHtCHHH    tCHHL      tCHHHtHLCHtCHHLCS#SCKCS#WP# SCKSI SOPhaseFigure 38   Hold timingtWPStWPH7654321076543210WRR InstructionInput DataFigure 39   WP# input timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Clock timing",
        "Text": "tCFT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Clock timing",
        "Text": "tCRT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Clock timing",
        "Text": "VIH min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Clock timing",
        "Text": "VIO / 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Clock timing",
        "Text": "VIL max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Clock timing",
        "Text": "tCL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Clock timing",
        "Text": "tCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Clock timing",
        "Text": "PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Clock timing",
        "Text": "Figure 34   Clock timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "LSb IN"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tHD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "MSb IN"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tSU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCSH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCSH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "Figure 35   SPI single bit input timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "LSb OUT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "MSb OUT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tDIS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tHO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tLZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "CS# SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "Figure 36   SPI single bit output timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "LSB OUT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "MSB OUT ."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "LSB IN ."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "MSB IN"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "IO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tDIS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tHO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tLZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tHD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tSU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCSH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "Figure 37   SPI SDR MIO timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tLZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "D  E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tHZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tLZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "SO_or_IO_(during_output)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tHZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "SI_or_IO_(during_input)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "Hold Condition Non-standard Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "Hold Condition Standard Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "HOLD#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tHHCH      tHLCH      tHHCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCHHH    tCHHL      tCHHH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tHLCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tCHHL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "WP# SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "SI SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "Figure 38   Hold timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tWPS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "tWPH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "WRR Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "Input Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "Input / output timing",
        "Text": "Figure 39   WP# input timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Table 15   AC characteristics — DDR operation"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "66 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "80 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Typ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Typ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "FSCK, R"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "SCK clock frequency for DDR READ instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "PSCK, R"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "SCK clock period for DDR READ instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": ""
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "12.5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": ""
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tWH, tCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Clock high time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "45% PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "45% PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tWL, tCL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Clock low time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "45% PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "45% PSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tCS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "CS# high time (Read instructions)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tCSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "CS# active setup time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tCSH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "CS# active hold time (relative to SCK)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tSU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "IO in setup time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "3000[38]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "1.5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "3000[38]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tHD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "IO in hold time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "1.5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Clock low to output valid"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "6.5[37]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "6.5[37]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tHO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Output hold time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "1.5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "1.5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tDIS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Output disable time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tLZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Clock to output low impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "tO_SKEW"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "First output to last output data valid time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "600"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "600"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "ps"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Regulated VCC range (3.0–3.6 V) and CL = 15 pF.Maximum value only applies during Program/Erase Suspend/Resume commands.DDR input timingtCSCS#tCSH      tCSHtCSS                          tCSSSCKtHDtSU   tHDtSUSI_or_IO          MSb IN                LSb IN SOFigure 40   SPI DDR input timingDDR output timingLSbMSbSO_or_IOtDIStVtVtHOtLZCS# SCKSItCSFigure 41   SPI DDR output timingDDR data valid timing using DLPpSCKtCLtCHSCKtIO_SKEWtVtOTTIO SlowSlow D1.Slow D2tVIO FastFast D2V_mintHOIO_validtDVD1D2t"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Regulated VCC range (3.0–3.6 V) and CL = 15 pF."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "Maximum value only applies during Program/Erase Suspend/Resume commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR AC characteristics",
        "Text": "DDR input timingtCSCS#tCSH      tCSHtCSS                          tCSSSCKtHDtSU   tHDtSUSI_or_IO          MSb IN                LSb IN SOFigure 40   SPI DDR input timingDDR output timingLSbMSbSO_or_IOtDIStVtVtHOtLZCS# SCKSItCSFigure 41   SPI DDR output timingDDR data valid timing using DLPpSCKtCLtCHSCKtIO_SKEWtVtOTTIO SlowSlow D1.Slow D2tVIO FastFast D2V_mintHOIO_validtDVD1D2t"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR input timing",
        "Text": "tCS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR input timing",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR input timing",
        "Text": "tCSH      tCSH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR input timing",
        "Text": "tCSS                          tCSS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR input timing",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR input timing",
        "Text": "tHD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR input timing",
        "Text": "tSU   tHD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR input timing",
        "Text": "tSU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR input timing",
        "Text": "SI_or_IO          MSb IN                LSb IN SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR input timing",
        "Text": "Figure 40   SPI DDR input timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "LSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "SO_or_IO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "tDIS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "tV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "tV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "tHO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "tLZ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "CS# SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "tCS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR output timing",
        "Text": "Figure 41   SPI DDR output timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "pSCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tCL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tCH"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tIO_SKEW"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tOTT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "IO Slow"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Slow D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Slow D2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "IO Fast"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Fast D2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "V_min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tHO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "IO_valid"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tDV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "D2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "t"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Fast D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Figure 42   SPI DDR data valid window"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "The minimum data valid window (tDV) and tV minimum can be calculated as follows: tDV[42] = Minimum half clock cycle time (tCLH)[39] - tOTT[41] - tIO_SKEW[40]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tV _min = tHO + tIO_SKEW + tOTT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Example:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "80 MHz clock frequency = 12.5 ns clock period, DDR operations and duty cycle of 45% or higher tCLH = 0.45 x PSCK = 0.45 x 12.5 ns = 5.625 ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Bus impedance of 45 ohm and capacitance of 22 pf, with timing reference of 0.75 VCC, the rise time from ‘0’ to ‘1’ or fall time ‘1’ to ‘0’ is 1.4[44] x RC time constant (Tau)[43] = 1.4 x 0.99 ns = 1.39 ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tOTT = rise time or fall time = 1.39 ns."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Data Valid Window"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tDV = tCLH - tIO_SKEW - tOTT = 5.625 ns - 600 ps - 1.39 ns = 3.635 ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tV Minimum"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tV _min = tHO + tIO_SKEW + tOTT = 1.0 ns + 600 ps + 1.39 ns = 2.99 ns"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tCLH is the shorter duration of tCL or tCH.tIO_SKEW is the maximum difference (delta) between the minimum and maximum tV (output valid) across all IO signals.tOTT is the maximum Output Transition Time from one valid data value to the next valid data value on each IO. tOTT is dependent on system level considerations including:Memory device output impedance (drive strength).System level parasitics on the IOs (primarily bus capacitance).Host memory controller input VIH and VIL levels at which ‘0’ to 1 and 1 to ‘0’ transitions are recognized.tOTT is not a specification tested by Infineon, it is system dependent and must be derived by the system designer based on the above considerations.tDV is the data valid window.Tau = R (Output Impedance) x C (Load capacitance).Multiplier of Tau time for voltage to rise to 75% of VCC.Address space mapsOverviewExtended addressThe S25FL128S and S25FL256S devices support 32-bit addresses to enable higher density devices than allowed by previous generation (legacy) SPI devices that supported only 24-bit addresses. A 24-bit byte resolution address can access only 16 MB (128 Mb) of maximum density. A 32-bit byte resolution address allows direct addressing of up to a 4 GB (32 Gb) of address space.Legacy commands continue to support 24-bit addresses for backward software compatibility. Extended 32-bit addresses are enabled in three ways:Bank address register — a software (command) loadable internal register that supplies the high order bits of address when legacy 24-bit addresses are in use.Extended address mode — a bank address register bit that changes all legacy commands to expect 32-bits of address supplied from the host system.New commands — that perform both legacy and new functions, which expect 32-bit address.The default condition at power-up and after reset, is the Bank address register loaded with zeros and the extended address mode set for 24-bit addresses. This enables legacy software compatible access to the first 128 Mb of a device.The S25FL128S device supports the extended address features in the same way but in essence ignores bits 31 to 24 of any address because the main flash array only needs 24 bits of address. This enables simple migration from the 128-Mb density to higher density devices without changing the address handling aspects of software.Multiple address spacesMany commands operate on the main flash memory array. Some commands operate on address spaces separate from the main flash array. Each separate address space uses the full 32-bit address but may only define a small portion of the available address space.Flash memory arrayThe main flash array is divided into erase units called sectors. The sectors are organized either as a hybrid combi- nation of 4-KB and 64-KB sectors, or as uniform 256-KB sectors. The sector organization depends on the device model selected, see “Ordering information” on page 154.Table 16    S25FL256S sector and memory address map, bottom 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes432SA0000000000h-00000FFFhSector starting address—::Sector ending addressSA310001F000h-0001FFFFh64510SA3200020000h-0002FFFFh::SA54101FF0000h-01FFFFFFhTable 17    S25FL256S sector and memory address map, top 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes64510SA000000000h-000FFFFhSector starting address —::Sector ending addressSA50901FD0000h-01FDFFFFh432SA51001FE0000h-01FE0FFFh::SA54101FFF000h-01FFFFFFhTable 18    S25FL256S sector and memory address map, uniform 256-KB sectorsSector size (KB)Sector countSector rangeAddress range (8-bit)Notes256128SA000000000h-003FFFFhSector starting address::—Sector endingSA1271FC0000h-1FFFFFFhaddressTable 19    S25FL128S sector and memory address map, bottom 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes432SA0000000000h-00000FFFhSector starting address—::Sector ending addressSA310001F000h-0001FFFFh64254SA3200020000h-0002FFFFh::SA28500FF0000h-00FFFFFFhTable 20    S25FL128S sector and memory address map, top 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes64254SA000000000h-000FFFFhSector starting address::—Sector ending addressSA25300FD0000h-00FDFFFFh432SA25400FE0000h-00FE0FFFh::SA28500FFF000h-00FFFFFFhTable 21    S25FL128S sector and memory address map, uniform 256-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes25664SA000000000h-003FFFFhSector starting address::—Sector endingSA630FC0000h-0FFFFFFhaddressNote: These are condensed tables that use a couple of sectors as references. here are address ranges that are not explicitly listed. All 256 KB sectors have the pattern XXX0000h-XXXFFFFh.ID-CFI address spaceThe RDID command (9Fh) reads information from a separate flash memory address space for device identifi- cation (ID) and Common Flash Interface (CFI) information. See “Device ID and common flash interface (ID-CFI) address map” on page 129 for the tables defining the contents of the ID-CFI address space. The ID-CFI address space is programmed by Infineon and read-only for the host system.OTP address spaceEach S25FL128S and S25FL256S memory device has a 1024-byte One Time Program (OTP) address space that is separate from the main flash array. The OTP area is divided into 32, individually lockable, 32-byte aligned and length regions.In the 32-byte region starting at address ‘0’:The 16 lowest address bytes are programmed by Infineon with a 128-bit random number. Only Infineon is able to program these bytes.The next 4 higher address bytes (OTP Lock Bytes) are used to provide one bit per OTP region to permanently protect eachregion from programming. The bytes are erased when shipped from Infineon. After an OTP region is programmed, it can be locked to prevent further programming, by programming the related protection bit in the OTP Lock Bytes.The next higher 12-bytes of the lowest address region are Reserved for Future Use (RFU). The bits in these RFU bytes may be programmed by the host system but it must be understood that a future device may use those bits for protection of a larger OTP space. The bytes are erased when shipped from Infineon.The remaining regions are erased when shipped from Infineon, and are available for programming of additional permanent data.See Figure 43 for a pictorial representation of the OTP memory space.The OTP memory space is intended for increased system security. OTP values, such as the random number programmed by Infineon, can be used to “mate” a flash component with the system CPU/ASIC to prevent device substitution.When programmed to ‘0’ each lock bit protects its related 32-byte region from any further programming...Contents of Region 0 {ReservedLock Bytes  16-byte Random NumberLock Bits 31 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tCLH is the shorter duration of tCL or tCH."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tIO_SKEW is the maximum difference (delta) between the minimum and maximum tV (output valid) across all IO signals."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tOTT is the maximum Output Transition Time from one valid data value to the next valid data value on each IO. tOTT is dependent on system level considerations including:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Memory device output impedance (drive strength).System level parasitics on the IOs (primarily bus capacitance).Host memory controller input VIH and VIL levels at which ‘0’ to 1 and 1 to ‘0’ transitions are recognized.tOTT is not a specification tested by Infineon, it is system dependent and must be derived by the system designer based on the above considerations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Memory device output impedance (drive strength)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "System level parasitics on the IOs (primarily bus capacitance)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Host memory controller input VIH and VIL levels at which ‘0’ to 1 and 1 to ‘0’ transitions are recognized."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tOTT is not a specification tested by Infineon, it is system dependent and must be derived by the system designer based on the above considerations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "tDV is the data valid window."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Tau = R (Output Impedance) x C (Load capacitance)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Multiplier of Tau time for voltage to rise to 75% of VCC."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Timing specifications",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "Address space mapsOverviewExtended addressThe S25FL128S and S25FL256S devices support 32-bit addresses to enable higher density devices than allowed by previous generation (legacy) SPI devices that supported only 24-bit addresses. A 24-bit byte resolution address can access only 16 MB (128 Mb) of maximum density. A 32-bit byte resolution address allows direct addressing of up to a 4 GB (32 Gb) of address space.Legacy commands continue to support 24-bit addresses for backward software compatibility. Extended 32-bit addresses are enabled in three ways:Bank address register — a software (command) loadable internal register that supplies the high order bits of address when legacy 24-bit addresses are in use.Extended address mode — a bank address register bit that changes all legacy commands to expect 32-bits of address supplied from the host system.New commands — that perform both legacy and new functions, which expect 32-bit address.The default condition at power-up and after reset, is the Bank address register loaded with zeros and the extended address mode set for 24-bit addresses. This enables legacy software compatible access to the first 128 Mb of a device.The S25FL128S device supports the extended address features in the same way but in essence ignores bits 31 to 24 of any address because the main flash array only needs 24 bits of address. This enables simple migration from the 128-Mb density to higher density devices without changing the address handling aspects of software.Multiple address spacesMany commands operate on the main flash memory array. Some commands operate on address spaces separate from the main flash array. Each separate address space uses the full 32-bit address but may only define a small portion of the available address space.Flash memory arrayThe main flash array is divided into erase units called sectors. The sectors are organized either as a hybrid combi- nation of 4-KB and 64-KB sectors, or as uniform 256-KB sectors. The sector organization depends on the device model selected, see “Ordering information” on page 154.Table 16    S25FL256S sector and memory address map, bottom 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes432SA0000000000h-00000FFFhSector starting address—::Sector ending addressSA310001F000h-0001FFFFh64510SA3200020000h-0002FFFFh::SA54101FF0000h-01FFFFFFhTable 17    S25FL256S sector and memory address map, top 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes64510SA000000000h-000FFFFhSector starting address —::Sector ending addressSA50901FD0000h-01FDFFFFh432SA51001FE0000h-01FE0FFFh::SA54101FFF000h-01FFFFFFhTable 18    S25FL256S sector and memory address map, uniform 256-KB sectorsSector size (KB)Sector countSector rangeAddress range (8-bit)Notes256128SA000000000h-003FFFFhSector starting address::—Sector endingSA1271FC0000h-1FFFFFFhaddressTable 19    S25FL128S sector and memory address map, bottom 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes432SA0000000000h-00000FFFhSector starting address—::Sector ending addressSA310001F000h-0001FFFFh64254SA3200020000h-0002FFFFh::SA28500FF0000h-00FFFFFFhTable 20    S25FL128S sector and memory address map, top 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes64254SA000000000h-000FFFFhSector starting address::—Sector ending addressSA25300FD0000h-00FDFFFFh432SA25400FE0000h-00FE0FFFh::SA28500FFF000h-00FFFFFFhTable 21    S25FL128S sector and memory address map, uniform 256-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes25664SA000000000h-003FFFFhSector starting address::—Sector endingSA630FC0000h-0FFFFFFhaddressNote: These are condensed tables that use a couple of sectors as references. here are address ranges that are not explicitly listed. All 256 KB sectors have the pattern XXX0000h-XXXFFFFh.ID-CFI address spaceThe RDID command (9Fh) reads information from a separate flash memory address space for device identifi- cation (ID) and Common Flash Interface (CFI) information. See “Device ID and common flash interface (ID-CFI) address map” on page 129 for the tables defining the contents of the ID-CFI address space. The ID-CFI address space is programmed by Infineon and read-only for the host system.OTP address spaceEach S25FL128S and S25FL256S memory device has a 1024-byte One Time Program (OTP) address space that is separate from the main flash array. The OTP area is divided into 32, individually lockable, 32-byte aligned and length regions.In the 32-byte region starting at address ‘0’:The 16 lowest address bytes are programmed by Infineon with a 128-bit random number. Only Infineon is able to program these bytes.The next 4 higher address bytes (OTP Lock Bytes) are used to provide one bit per OTP region to permanently protect eachregion from programming. The bytes are erased when shipped from Infineon. After an OTP region is programmed, it can be locked to prevent further programming, by programming the related protection bit in the OTP Lock Bytes.The next higher 12-bytes of the lowest address region are Reserved for Future Use (RFU). The bits in these RFU bytes may be programmed by the host system but it must be understood that a future device may use those bits for protection of a larger OTP space. The bytes are erased when shipped from Infineon.The remaining regions are erased when shipped from Infineon, and are available for programming of additional permanent data.See Figure 43 for a pictorial representation of the OTP memory space.The OTP memory space is intended for increased system security. OTP values, such as the random number programmed by Infineon, can be used to “mate” a flash component with the system CPU/ASIC to prevent device substitution.When programmed to ‘0’ each lock bit protects its related 32-byte region from any further programming...Contents of Region 0 {ReservedLock Bytes  16-byte Random NumberLock Bits 31 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "DDR data valid timing using DLP",
        "Text": "OverviewExtended addressThe S25FL128S and S25FL256S devices support 32-bit addresses to enable higher density devices than allowed by previous generation (legacy) SPI devices that supported only 24-bit addresses. A 24-bit byte resolution address can access only 16 MB (128 Mb) of maximum density. A 32-bit byte resolution address allows direct addressing of up to a 4 GB (32 Gb) of address space.Legacy commands continue to support 24-bit addresses for backward software compatibility. Extended 32-bit addresses are enabled in three ways:Bank address register — a software (command) loadable internal register that supplies the high order bits of address when legacy 24-bit addresses are in use.Extended address mode — a bank address register bit that changes all legacy commands to expect 32-bits of address supplied from the host system.New commands — that perform both legacy and new functions, which expect 32-bit address.The default condition at power-up and after reset, is the Bank address register loaded with zeros and the extended address mode set for 24-bit addresses. This enables legacy software compatible access to the first 128 Mb of a device.The S25FL128S device supports the extended address features in the same way but in essence ignores bits 31 to 24 of any address because the main flash array only needs 24 bits of address. This enables simple migration from the 128-Mb density to higher density devices without changing the address handling aspects of software.Multiple address spacesMany commands operate on the main flash memory array. Some commands operate on address spaces separate from the main flash array. Each separate address space uses the full 32-bit address but may only define a small portion of the available address space.Flash memory arrayThe main flash array is divided into erase units called sectors. The sectors are organized either as a hybrid combi- nation of 4-KB and 64-KB sectors, or as uniform 256-KB sectors. The sector organization depends on the device model selected, see “Ordering information” on page 154.Table 16    S25FL256S sector and memory address map, bottom 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes432SA0000000000h-00000FFFhSector starting address—::Sector ending addressSA310001F000h-0001FFFFh64510SA3200020000h-0002FFFFh::SA54101FF0000h-01FFFFFFhTable 17    S25FL256S sector and memory address map, top 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes64510SA000000000h-000FFFFhSector starting address —::Sector ending addressSA50901FD0000h-01FDFFFFh432SA51001FE0000h-01FE0FFFh::SA54101FFF000h-01FFFFFFhTable 18    S25FL256S sector and memory address map, uniform 256-KB sectorsSector size (KB)Sector countSector rangeAddress range (8-bit)Notes256128SA000000000h-003FFFFhSector starting address::—Sector endingSA1271FC0000h-1FFFFFFhaddressTable 19    S25FL128S sector and memory address map, bottom 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes432SA0000000000h-00000FFFhSector starting address—::Sector ending addressSA310001F000h-0001FFFFh64254SA3200020000h-0002FFFFh::SA28500FF0000h-00FFFFFFhTable 20    S25FL128S sector and memory address map, top 4-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes64254SA000000000h-000FFFFhSector starting address::—Sector ending addressSA25300FD0000h-00FDFFFFh432SA25400FE0000h-00FE0FFFh::SA28500FFF000h-00FFFFFFhTable 21    S25FL128S sector and memory address map, uniform 256-KB sectorsSector size (KB)Sector countSector rangeAddress range (Byte address)Notes25664SA000000000h-003FFFFhSector starting address::—Sector endingSA630FC0000h-0FFFFFFhaddressNote: These are condensed tables that use a couple of sectors as references. here are address ranges that are not explicitly listed. All 256 KB sectors have the pattern XXX0000h-XXXFFFFh.ID-CFI address spaceThe RDID command (9Fh) reads information from a separate flash memory address space for device identifi- cation (ID) and Common Flash Interface (CFI) information. See “Device ID and common flash interface (ID-CFI) address map” on page 129 for the tables defining the contents of the ID-CFI address space. The ID-CFI address space is programmed by Infineon and read-only for the host system.OTP address spaceEach S25FL128S and S25FL256S memory device has a 1024-byte One Time Program (OTP) address space that is separate from the main flash array. The OTP area is divided into 32, individually lockable, 32-byte aligned and length regions.In the 32-byte region starting at address ‘0’:The 16 lowest address bytes are programmed by Infineon with a 128-bit random number. Only Infineon is able to program these bytes.The next 4 higher address bytes (OTP Lock Bytes) are used to provide one bit per OTP region to permanently protect eachregion from programming. The bytes are erased when shipped from Infineon. After an OTP region is programmed, it can be locked to prevent further programming, by programming the related protection bit in the OTP Lock Bytes.The next higher 12-bytes of the lowest address region are Reserved for Future Use (RFU). The bits in these RFU bytes may be programmed by the host system but it must be understood that a future device may use those bits for protection of a larger OTP space. The bytes are erased when shipped from Infineon.The remaining regions are erased when shipped from Infineon, and are available for programming of additional permanent data.See Figure 43 for a pictorial representation of the OTP memory space.The OTP memory space is intended for increased system security. OTP values, such as the random number programmed by Infineon, can be used to “mate” a flash component with the system CPU/ASIC to prevent device substitution.When programmed to ‘0’ each lock bit protects its related 32-byte region from any further programming...Contents of Region 0 {ReservedLock Bytes  16-byte Random NumberLock Bits 31 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Overview",
        "Text": "Extended addressThe S25FL128S and S25FL256S devices support 32-bit addresses to enable higher density devices than allowed by previous generation (legacy) SPI devices that supported only 24-bit addresses. A 24-bit byte resolution address can access only 16 MB (128 Mb) of maximum density. A 32-bit byte resolution address allows direct addressing of up to a 4 GB (32 Gb) of address space.Legacy commands continue to support 24-bit addresses for backward software compatibility. Extended 32-bit addresses are enabled in three ways:Bank address register — a software (command) loadable internal register that supplies the high order bits of address when legacy 24-bit addresses are in use.Extended address mode — a bank address register bit that changes all legacy commands to expect 32-bits of address supplied from the host system.New commands — that perform both legacy and new functions, which expect 32-bit address.The default condition at power-up and after reset, is the Bank address register loaded with zeros and the extended address mode set for 24-bit addresses. This enables legacy software compatible access to the first 128 Mb of a device.The S25FL128S device supports the extended address features in the same way but in essence ignores bits 31 to 24 of any address because the main flash array only needs 24 bits of address. This enables simple migration from the 128-Mb density to higher density devices without changing the address handling aspects of software.Multiple address spacesMany commands operate on the main flash memory array. Some commands operate on address spaces separate from the main flash array. Each separate address space uses the full 32-bit address but may only define a small portion of the available address space."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Extended address",
        "Text": "The S25FL128S and S25FL256S devices support 32-bit addresses to enable higher density devices than allowed by previous generation (legacy) SPI devices that supported only 24-bit addresses. A 24-bit byte resolution address can access only 16 MB (128 Mb) of maximum density. A 32-bit byte resolution address allows direct addressing of up to a 4 GB (32 Gb) of address space."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Extended address",
        "Text": "Legacy commands continue to support 24-bit addresses for backward software compatibility. Extended 32-bit addresses are enabled in three ways:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Extended address",
        "Text": "Bank address register — a software (command) loadable internal register that supplies the high order bits of address when legacy 24-bit addresses are in use.Extended address mode — a bank address register bit that changes all legacy commands to expect 32-bits of address supplied from the host system.New commands — that perform both legacy and new functions, which expect 32-bit address."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Extended address",
        "Text": "Bank address register — a software (command) loadable internal register that supplies the high order bits of address when legacy 24-bit addresses are in use."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Extended address",
        "Text": "Extended address mode — a bank address register bit that changes all legacy commands to expect 32-bits of address supplied from the host system."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Extended address",
        "Text": "New commands — that perform both legacy and new functions, which expect 32-bit address."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Extended address",
        "Text": "The default condition at power-up and after reset, is the Bank address register loaded with zeros and the extended address mode set for 24-bit addresses. This enables legacy software compatible access to the first 128 Mb of a device."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Extended address",
        "Text": "The S25FL128S device supports the extended address features in the same way but in essence ignores bits 31 to 24 of any address because the main flash array only needs 24 bits of address. This enables simple migration from the 128-Mb density to higher density devices without changing the address handling aspects of software."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Multiple address spaces",
        "Text": "Many commands operate on the main flash memory array. Some commands operate on address spaces separate from the main flash array. Each separate address space uses the full 32-bit address but may only define a small portion of the available address space."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "The main flash array is divided into erase units called sectors. The sectors are organized either as a hybrid combi- nation of 4-KB and 64-KB sectors, or as uniform 256-KB sectors. The sector organization depends on the device model selected, see “Ordering information” on page 154."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Table 16    S25FL256S sector and memory address map, bottom 4-KB sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector size (KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector count"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector range"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Address range (Byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "00000000h-00000FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector starting address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "—"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector ending address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "0001F000h-0001FFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "64"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "510"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "00020000h-0002FFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA541"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "01FF0000h-01FFFFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Table 17    S25FL256S sector and memory address map, top 4-KB sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector size (KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector count"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector range"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Address range (Byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "64"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "510"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "0000000h-000FFFFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector starting address —"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector ending address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA509"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "01FD0000h-01FDFFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA510"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "01FE0000h-01FE0FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA541"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "01FFF000h-01FFFFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Table 18    S25FL256S sector and memory address map, uniform 256-KB sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector size (KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector count"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector range"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Address range (8-bit)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "256"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "128"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "0000000h-003FFFFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector starting address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "—"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector ending"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA127"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "1FC0000h-1FFFFFFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Table 19    S25FL128S sector and memory address map, bottom 4-KB sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector size (KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector count"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector range"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Address range (Byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "00000000h-00000FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector starting address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "—"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector ending address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "0001F000h-0001FFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "64"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "254"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "00020000h-0002FFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA285"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "00FF0000h-00FFFFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Table 20    S25FL128S sector and memory address map, top 4-KB sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector size (KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector count"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector range"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Address range (Byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "64"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "254"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "0000000h-000FFFFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector starting address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "—"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector ending address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA253"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "00FD0000h-00FDFFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA254"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "00FE0000h-00FE0FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA285"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "00FFF000h-00FFFFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Table 21    S25FL128S sector and memory address map, uniform 256-KB sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector size (KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector count"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector range"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Address range (Byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "256"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "64"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "0000000h-003FFFFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector starting address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": ":"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "—"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Sector ending"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "SA63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "0FC0000h-0FFFFFFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "Flash memory array",
        "Text": "Note: These are condensed tables that use a couple of sectors as references. here are address ranges that are not explicitly listed. All 256 KB sectors have the pattern XXX0000h-XXXFFFFh."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "ID-CFI address space",
        "Text": "The RDID command (9Fh) reads information from a separate flash memory address space for device identifi- cation (ID) and Common Flash Interface (CFI) information. See “Device ID and common flash interface (ID-CFI) address map” on page 129 for the tables defining the contents of the ID-CFI address space. The ID-CFI address space is programmed by Infineon and read-only for the host system."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Each S25FL128S and S25FL256S memory device has a 1024-byte One Time Program (OTP) address space that is separate from the main flash array. The OTP area is divided into 32, individually lockable, 32-byte aligned and length regions."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "In the 32-byte region starting at address ‘0’:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "The 16 lowest address bytes are programmed by Infineon with a 128-bit random number. Only Infineon is able to program these bytes.The next 4 higher address bytes (OTP Lock Bytes) are used to provide one bit per OTP region to permanently protect eachregion from programming. The bytes are erased when shipped from Infineon. After an OTP region is programmed, it can be locked to prevent further programming, by programming the related protection bit in the OTP Lock Bytes.The next higher 12-bytes of the lowest address region are Reserved for Future Use (RFU). The bits in these RFU bytes may be programmed by the host system but it must be understood that a future device may use those bits for protection of a larger OTP space. The bytes are erased when shipped from Infineon."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "The 16 lowest address bytes are programmed by Infineon with a 128-bit random number. Only Infineon is able to program these bytes."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "The next 4 higher address bytes (OTP Lock Bytes) are used to provide one bit per OTP region to permanently protect each"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "region from programming. The bytes are erased when shipped from Infineon. After an OTP region is programmed, it can be locked to prevent further programming, by programming the related protection bit in the OTP Lock Bytes."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "The next higher 12-bytes of the lowest address region are Reserved for Future Use (RFU). The bits in these RFU bytes may be programmed by the host system but it must be understood that a future device may use those bits for protection of a larger OTP space. The bytes are erased when shipped from Infineon."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "The remaining regions are erased when shipped from Infineon, and are available for programming of additional permanent data."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "See Figure 43 for a pictorial representation of the OTP memory space."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "The OTP memory space is intended for increased system security. OTP values, such as the random number programmed by Infineon, can be used to “mate” a flash component with the system CPU/ASIC to prevent device substitution."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "When programmed to ‘0’ each lock bit protects its related 32-byte region from any further programming"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "..."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Contents of Region 0 {"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Lock Bytes  16-byte Random Number"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Lock Bits 31 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Byte 1F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Byte 10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Byte 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "The configuration register FREEZE (CR1[0]) bit protects the entire OTP memory space from programming when set to ‘1’. This allows trusted boot code to control programming of OTP regions then set the FREEZE bit to prevent further OTP memory space programming during the remainder of normal power-on system operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "32-byte OTP Region 31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "32-byte OTP Region 30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "32-byte OTP Region 29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "32-byte OTP Region 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "32-byte OTP Region 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "32-byte OTP Region 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "32-byte OTP Region 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Figure 43   OTP address space"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Table 22   OTP address map"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Region"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Byte address range (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Contents"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Initial delivery state (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Region 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "000"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Least significant byte of Infineon programmed random number"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Infineon programmed random number"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "..."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "..."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "00F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Most significant byte of Infineon programmed random number"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "010 to 013"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Region locking bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Byte 10 [bit 0] locks region 0 from programming when = 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "..."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Byte 13 [bit 7] locks region 31 from programming when = 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "All bytes = FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "014 to 01F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Reserved for Future Use (RFU)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "All bytes = FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Region 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "020 to 03F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Available for user programming"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "All bytes = FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Region 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "040 to 05F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Available for user programming"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "All bytes = FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "..."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "..."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Available for user programming"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "All bytes = FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Region 31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "3E0 to 3FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "Available for user programming"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "All bytes = FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Address space maps",
        "Subsection": "OTP address space",
        "Text": "RegistersRegisters are small groups of memory cells used to configure how the S25FL-S memory device operates or to report the status of device operations. The registers are accessed by specific commands. The commands (and hexadecimal instruction codes) used for each register are noted in each register description. The individual register bits may be volatile, non-volatile, or One Time Programmable (OTP). The type for each bit is noted in each register description. The default state shown for each bit refers to the state after power-on reset, hardware reset, or software reset if the bit is volatile. If the bit is non-volatile or OTP, the default state is the value of the bit when the device is shipped from Infineon. Non-volatile bits have the same cycling (erase and program) endurance as the main flash array.Table 23    Register descriptionsRegisterAbbreviationTypeBit locationStatus Register 1SR1[7:0]Volatile7:0Configuration Register 1CR1[7:0]Volatile7:0Status Register 2SR2[7:0]RFU7:0AutoBoot RegisterABRD[31:0]Non-volatile31:0Bank Address RegisterBRAC[7:0]Volatile7:0ECC Status RegisterECCSR[7:0]Volatile7:0ASP RegisterASPR[15:1]OTP15:1ASP RegisterASPR[0]RFU0Password RegisterPASS[63:0]Non-volatile OTP63:0PPB Lock RegisterPPBL[7:1]Volatile7:1PPB Lock RegisterPPBL[0]Volatile Read only0PPB Access RegisterPPBAR[7:0]Non-volatile7:0DYB Access RegisterDYBAR[7:0]Volatile7:0SPI DDR Data Learning RegistersNVDLR[7:0]Non-volatile7:0SPI DDR Data Learning RegistersVDLR[7:0]Volatile7:0Status Register 1 (SR1)Related commands: Read Status Register (RDSR1 05h), Write Registers (WRR 01h), Write Enable (WREN 06h), Write Disable (WRDI 04h), Clear Status Register (CLSR 30h).Table 24    Status Register 1 (SR1)BitsField nameFunctionTypeDefault stateDescription7SRWDStatus Register Write DisableNon-Volatile01 = Locks state of SRWD, BP, and configuration register bits when WP# is LOW by ignoring WRR command0 = No protection, even when WP# is LOW6P_ERRProgrammin g Error OccurredVolatile, Read only01 = Error occurred. 0 = No error5E_ERRErase Error OccurredVolatile, Read only01 = Error occurred 0 = No errorTable 24   Status Register 1 (SR1) (continued)BitsField nameFunctionTypeDefault stateDescription4BP2Block ProtectionVolatile if CR1[3] = 1, Non-Volatile ifCR1[3] = 01 if CR1[3] = 1,0 when shipped from InfineonProtects selected range of sectors (Block) from Program or Erase3BP12BP01WELWrite Enable LatchVolatile01 = Device accepts Write Registers (WRR), program or erase commands 0 = Device ignores Write Registers (WRR), program or erase commands This bit is not affected by WRR, onlyWREN and WRDI commands affect this bit0WIPWrite in ProgressVolatile, Read only01 = Device Busy, a Write Registers (WRR), program, erase or other operation is in progress0 = Ready Device is in standby mode and can accept commandsThe Status Register contains both status and control bits:Status Register Write Disable (SRWD) SR1[7]: Places the device in the Hardware Protected mode when this bit is set to ‘1’ and the WP# input is driven low. In this mode, the SRWD, BP2, BP1, and BP0 bits of the Status Register become read-only bits and the Write Registers (WRR) command is no longer accepted for execution. If WP# is HIGH the SRWD bit and BP bits may be changed by the WRR command. If SRWD is 0, WP# has no effect and the SRWD bit and BP bits may be changed by the WRR command. The SRWD bit has the same non-volatile endurance as the main flash array.Program Error (P_ERR) SR1[6]: The Program Error Bit is used as a program operation success or failure indication. When the Program Error bit is set to a ‘1’ it indicates that there was an error in the last program operation. This bit will also be set when the user attempts to program within a protected main memory sector or locked OTP region. When the Program Error bit is set to a ‘1’ this bit can be reset to ‘0’ with the Clear Status Register (CLSR) command. This is a read-only bit and is not affected by the WRR command.Erase Error (E_ERR) SR1[5]: The Erase Error Bit is used as an Erase operation success or failure indication. When the Erase Error bit is set to a ‘1’ it indicates that there was an error in the last erase operation. This bit will also be set when the user attempts to erase an individual protected main memory sector. The Bulk Erase command will not set E_ERR if a protected sector is found during the command execution. When the Erase Error bit is set to a ‘1’ this bit can be reset to ‘0’ with the Clear Status Register (CLSR) command. This is a read-only bit and is not affected by the WRR command.Block Protection (BP2, BP1, BP0) SR1[4:2]: These bits define the main flash array area to be software-protected against program and erase commands. The BP bits are either volatile or non-volatile, depending on the state of the BP non-volatile bit (BPNV) in the configuration register. When one or more of the BP bits is set to 1, the relevant memory area is protected against program and erase. The Bulk Erase (BE) command can be executed only when the BP bits are cleared to 0’s. See “Block protection” on page 64 for a description of how the BP bit values select the memory array area protected. The BP bits have the same non-volatile endurance as the main flash array.Write Enable Latch (WEL) SR1[1]: The WEL bit must be set to ‘1’ to enable program, write, or erase operations as a means to provide protection against inadvertent changes to memory or register values. The Write Enable (WREN) command execution sets the Write Enable Latch to a ‘1’ to allow any program, erase, or write commands to execute afterwards. The Write Disable (WRDI) command can be used to set the Write Enable Latch to a ‘0’ to prevent all program, erase, and write commands from execution. The WEL bit is cleared to ‘0’ at the end of any successful program, write, or erase operation. Following a failed operation, the WEL bit may remain set and should be cleared with a WRDI command following a CLSR command. After a power down/power up sequence, hardware reset, or software reset, the Write Enable Latch is set to a ‘0’ The WRR command does not affect this bit.Write In Progress (WIP) SR1[0]: Indicates whether the device is performing a program, write, erase operation, or any other operation, during which a new operation command will be ignored. When the bit is set to a ‘1’ the device is busy performing an operation. While WIP is 1, only Read Status (RDSR1 or RDSR2), Erase Suspend (ERSP), Program Suspend (PGSP), Clear Status Register (CLSR), and Software Reset (RESET) commands may be accepted. ERSP and PGSP will only be accepted if memory array erase or program operations are in progress. The status register E_ERR and P_ERR bits are updated while WIP = 1. When P_ERR or E_ERR bits are set to one, the WIP bit will remain set to one indicating the device remains busy and unable to receive new operation commands. A Clear Status Register (CLSR) command must be received to return the device to standby mode. When the WIP bit is cleared to ‘0’ no operation is in progress. This is a read-only bit.Configuration Register 1 (CR1)Related commands: Read Configuration Register (RDCR 35h), Write Registers (WRR 01h). The Configuration Register bits can be changed using the WRR command with sixteen input cycles.The Configuration Register controls certain interface and data protection functions.Table 25    Configuration Register 1(CR1)BitsFieldnameFunctionTypeDefault stateDescription7LC1Latency codeNon-volatile0Selects number of initial read latency cycles, see latency code tables (Table 26 through Table 29)6LC005TBPROTConfigures start of block protectionOTP01 = BP starts at bottom (Low address) 0 = BP starts at top (High address)4DNUDNUOTP0Do Not Use3BPNVConfigures BP2-0 in Status RegisterOTP01 = Volatile0 = Non-volatile2TBPARMConfigures parameter sectors locationOTP01 = 4-KB physical sectors at top, (high address)0 = 4-KB physical sectors at bottom (low address)RFU in uniform sector devices1QUADPuts the device into Quad I/O operationNon-volatile01 = Quad0 = Dual or Serial0FREEZELock current state of BP2-0 bits in Status Register, TBPROT and TBPARM inConfiguration Register, and OTP regionsVolatile01 = Block protection and OTP locked0 = Block protection and OTP un-lockedLatency Code (LC) CR1[7:6]: The Latency Code selects the number of mode and dummy cycles between the end of address and the start of read data output for all read commands.Some read commands send mode bits following the address to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands.Dummy cycles provide additional latency that is needed to complete the initial read access of the flash array before data can be returned to the host system. Some read commands require additional latency cycles as the SCK frequency is increased.Table 26 through Table 29 provide different latency settings that are configured by Infineon. The High Perfor- mance versus the Enhanced High Performance settings are selected by the ordering part number.Where mode or latency (dummy) cycles are shown in the tables as a dash, that read command is not supported at the frequency shown. Read is supported only up to 50 MHz but the same latency value is assigned in each latency code and the command may be used when the device is operated at  50 MHz with any latency code setting. Similarly, only the Fast Read command is supported up to 133 MHz but the same 10b latency code is used for Fast Read up to 133 MHz and for the other dual and quad read commands up to 104 MHz. It is not necessary to change the latency code from a higher to a lower frequency when operating at lower frequencies where a particular command is supported. The latency code values for a higher frequency can be used for accesses at lower frequencies.The High Performance settings provide latency options that are the same or faster than alternate source SPI memories. These settings provide mode bits only for the Quad I/O Read command.The Enhanced High Performance settings similarly provide latency options the same or faster than additional alternate source SPI memories and adds mode bits for the Dual I/O Read, DDR Fast Read, and DDR Dual I/O Read commands.Read DDR Data Learning Pattern (DLP) bits may be placed within the dummy cycles immediately before the start of read data, if there are 5 or more dummy cycles. See “Read memory array commands” on page 89 for more information on the DLP.Table 26    Latency codes for SDR high performanceFreq. (MHz)LCReadFast ReadRead Dual OutRead Quad OutDual I/O ReadQuad I/O Read(03h, 13h)(0Bh, 0Ch)(3Bh, 3Ch)(6Bh, 6Ch)(BBh, BCh)(EBh, ECh)ModeDummyModeDummyModeDummyModeDummyModeDummyModeDummy≤ 5011000000000421≤ 8000––0808080424≤ 9001––0808080524≤10410––0808080625≤13310––08––––––––Table 27    Latency codes for DDR high performance[45]Freq. (MHz)LCDDR Fast ReadDDR Dual I/O ReadRead DDR Quad I/O(0Dh, 0Eh)(BDh, BEh)(EDh, EEh)ModeDummyModeDummyModeDummy≤ 5011040413≤ 6600050616≤ 6601060717≤ 6610070818NoteWhen using DDR I/O commands with the Data Learning Pattern (DLP) enabled, a Latency Code that provides 5 or more dummy cycles should be selected to allow 1 cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP. It is recommended to use LC 10 for DDR Fast Read, LC 01 for DDR Dual IO Read, and LC 00 for DDR Quad IO Read, if the Data Learning Pattern (DLP) for DDR is used.Table 28    Latency codes for SDR enhanced high performanceFreq. (MHz)LCReadFast ReadRead Dual OutRead Quad OutDual I/O ReadQuad I/O Read(03h, 13h)(0Bh, 0Ch)(3Bh, 3Ch)(6Bh, 6Ch)(BBh, BCh)(EBh, ECh)ModeDummyModeDummyModeDummyModeDummyModeDummyModeDummy≤ 5011000000004021≤ 8000––0808084024≤ 9001––0808084124≤10410––0808084225≤13310––08––––––––Table 29    Latency codes for DDR enhanced high performance[46]Freq. (MHz)LCDDR Fast ReadDDR Dual I/O ReadRead DDR Quad I/O(0Dh, 0Eh)(BDh, BEh)(EDh, EEh)ModeDummyModeDummyModeDummy≤ 5011412213≤ 6600422416≤ 6601442517≤ 6610452618≤ 8000422416≤ 8001442517≤ 8010452618NoteWhen using DDR I/O commands with the Data Learning Pattern (DLP) enabled, a Latency Code that provides 5 or more dummy cycles should be selected to allow 1 cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP. It is recommended to use LC 10 for DDR Fast Read, LC 01 for DDR Dual IO Read, and LC 00 for DDR Quad IO Read, if the Data Learning Pattern (DLP) for DDR is used.Top or Bottom Protection (TBPROT) CR1[5]: This bit defines the operation of the Block Protection bits BP2, BP1, and BP0 in the Status Register. As described in the status register section, the BP2-0 bits allow the user to optionally protect a portion of the array, ranging from 1/64, 1/4, 1/2, etc., up to the entire array. When TBPROT is set to a ‘0’ the Block Protection is defined to start from the top (maximum address) of the array. When TBPROT is set to a ‘1’ the Block Protection is defined to start from the bottom (‘0’ address) of the array. The TBPROT bit is OTP and set to a ‘0’ when shipped from Infineon. If TBPROT is programmed to 1, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6]).The desired state of TBPROT must be selected during the initial configuration of the device during system manufacture; before the first program or erase operation on the main flash array. TBPROT must not be programmed after programming or erasing is done in the main flash array.CR1[4]: Reserved for Future UseBlock Protection Non-Volatile (BPNV) CR1[3]: The BPNV bit defines whether or not the BP2-0 bits in the Status Register are volatile or non-volatile. The BPNV bit is OTP and cleared to a ‘0’ with the BP bits cleared to 000 when shipped from Infineon. When BPNV is set to a ‘0’ the BP2-0 bits in the Status Register are non-volatile. When BPNV is set to a ‘1’ the BP2-0 bits in the Status Register are volatile and will be reset to binary ‘111’ after POR, hardware reset, or command reset. If BPNV is programmed to ‘1’, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6]).TBPARM CR1[2]: TBPARM defines the logical location of the parameter block. The parameter block consists of thirty-two 4-KB small sectors (SMS), which replace two 64-KB sectors. When TBPARM is set to a ‘1’ the parameter block is in the top of the memory array address space. When TBPARM is set to a ‘0’ the parameter block is at the Bottom of the array. TBPARM is OTP and set to a ‘0’ when it ships from Infineon. If TBPARM is programmed to 1, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6]).The desired state of TBPARM must be selected during the initial configuration of the device during system manufacture; before the first program or erase operation on the main flash array. TBPARM must not be programmed after programming or erasing is done in the main flash array.TBPROT can be set or cleared independent of the TBPARM bit. Therefore, the user can elect to store parameter information from the bottom of the array and protect boot code starting at the top of the array, and vice versa. Or the user can select to store and protect the parameter information starting from the top or bottom together.When the memory array is logically configured as uniform 256-KB sectors, the TBPARM bit is Reserved for Future Use (RFU) and has no effect because all sectors are uniform size.Quad Data Width (QUAD) CR1[1]: When set to 1, this bit switches the data width of the device to 4 bit - Quad mode. That is, WP# becomes IO2 and HOLD# becomes IO3. The WP# and HOLD# inputs are not monitored for their normal functions and are internally set to HIGH (inactive). The commands for Serial, Dual Output, and Dual I/O Read still function normally but, there is no need to drive WP# and Hold# inputs for those commands when switching between commands using different data path widths. The QUAD bit must be set to one when using Read Quad Out, Quad I/O Read, Read DDR Quad I/O, and Quad Page Program commands. The QUAD bit isnon-volatile.Freeze Protection (FREEZE) CR1[0]: The Freeze Bit, when set to 1, locks the current state of the BP2-0 bits in Status Register, the TBPROT and TBPARM bits in the Configuration Register, and the OTP address space. This prevents writing, programming, or erasing these areas. As long as the FREEZE bit remains cleared to logic ‘0’ the other bits of the Configuration Register, including FREEZE, are writable, and the OTP address space is program- mable. Once the FREEZE bit has been written to a logic ‘1’ it can only be cleared to a logic ‘0’ by a power-off to power-on cycle or a hardware reset. Software reset will not affect the state of the FREEZE bit. The FREEZE bit is volatile and the default state of FREEZE after power-on is ‘0’. The FREEZE bit can be set in parallel with updating other values in CR1 by a single WRR command.Status Register 2 (SR2)Related commands: Read Status Register 2 (RDSR2 07h).Table 30    Status Register 2 (SR2)BitsField nameFunctionTypeDefault stateDescription7RFUReserved–0Reserved for Future Use6RFUReserved–0Reserved for Future Use5RFUReserved–0Reserved for Future Use4RFUReserved–0Reserved for Future Use3RFUReserved–0Reserved for Future Use2RFUReserved–0Reserved for Future Use1ESErase SuspendVolatile, Read only01 = In erase suspend mode0 = Not in erase suspend mode0PSProgram SuspendVolatile, Read only01 = In program suspend mode0 = Not in program suspend modeErase Suspend (ES) SR2[1]: The Erase Suspend bit is used to determine when the device is in Erase Suspend mode. This is a status bit that cannot be written. When Erase Suspend bit is set to 1, the device is in erase suspend mode. When Erase Suspend bit is cleared to 0, the device is not in erase suspend mode. See the Erase Suspend and Resume Commands (75h) (7Ah) for details about the Erase Suspend/Resume commands.Program Suspend (PS) SR2[0]: The Program Suspend bit is used to determine when the device is in Program Suspend mode. This is a status bit that cannot be written. When Program Suspend bit is set to 1, the device is in program suspend mode. When the Program Suspend bit is cleared to 0, the device is not in program suspend mode. See “Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)” on page 111 for details.AutoBoot RegisterRelated commands: AutoBoot Read (ABRD 14h) and AutoBoot Write (ABWR 15h).The AutoBoot Register provides a means to automatically read boot code as part of the power-on reset, hardware reset, or software reset process.Table 31   AutoBoot RegisterBitsField nameFunctionTypeDefault stateDescription31 to 9ABSAAutoBoot Start AddressNon-volatile000000h512 byte boundary address for the start of boot code access8 to 1ABSDAutoBoot Start DelayNon-volatile00hNumber of initial delay cycles between CS# going LOW and the first bit of boot code being trans- ferred0ABEAutoBoot EnableNon-volatile01 = AutoBoot is enabled0 = AutoBoot is not enabledBank Address RegisterRelated commands: Bank Register Access (BRAC B9h), Write Register (WRR 01h), Bank Register Read (BRRD 16h) and Bank Register Write (BRWR 17h).The Bank Address register supplies additional high order bits of the main flash array byte boundary address for legacy commands that supply only the low order 24 bits of address. The Bank Address is used as the high bits of address (above A23) for all 3-byte address commands when EXTADD = 0. The Bank Address is not used when EXTADD = 1 and traditional 3-byte address commands are instead required to provide all four bytes of address.Table 32    Bank Address Register (BAR)BitsField nameFunctionTypeDefault stateDescription7EXTADDExtended Address EnableVolatile0b1 = 4-byte (32-bits) addressing required from command.0 = 3-byte (24-bits) addressing from command + Bank Address6 to 1RFUReservedVolatile00000bReserved for Future Use0BA24Bank AddressVolatile0A24 for 256-Mb device, RFU for lower density deviceExtended Address (EXTADD) BAR[7]: EXTADD controls the address field size for legacy SPI commands. By default (power up reset, hardware reset, and software reset), it is cleared to ‘0’ for 3-bytes (24-bits) of address. When set to ‘1’, the legacy commands will require 4 bytes (32 bits) for the address field. This is a volatile bit.ECC Status Register (ECCSR)Related commands: ECC Read (ECCRD 18h). ECCSR does not have user programmable non-volatile bits. All defined bits are volatile read only status. The default state of these bits are set by hardware. See “Automatic ECC” on page 106.The status of ECC in each ECC unit is provided by the 8-bit ECC Status Register (ECCSR). The ECC Register Read command is written followed by an ECC unit address. The contents of the status register then indicates, for the selected ECC unit, whether there is an error in the ECC unit eight bit error correction code, the ECC unit of 16 Bytes of data, or that ECC is disabled for that ECC unit.Table 33   ECC Status Register (ECCSR)BitsField nameFunctionTypeDefault stateDescription7 to 3RFUReserved0Reserved for Future Use2EECCError in ECCVolatile, Read only01 = Single Bit Error found in the ECC unit eight bit error correction code 0 = No error.1EECCDError in ECC unit dataVolatile, Read only01 = Single Bit Error corrected in ECC unit data.0 = No error.0ECCDIECC DisabledVolatile, Read only01 = ECC is disabled in the selected ECC unit.0 = ECC is enabled in the selected ECC unit.ECCSR[2] = 1 indicates an error was corrected in the ECC. ECCSR[1] = 1 indicates an error was corrected in the ECC unit data. ECCSR[0] = 1 indicates the ECC is disabled. The default state of “0” for all these bits indicates no failures and ECC is enabled.ECCSR[7:3] are reserved. These have undefined high or low values that can change from one ECC status read to another. These bits should be treated as “don’t care” and ignored by any software reading status.ASP Register (ASPR)Related commands: ASP Read (ASPRD 2Bh) and ASP Program (ASPP 2Fh).The ASP register is a 16-bit OTP memory location used to permanently configure the behavior of Advanced Sector Protection (ASP) features.Table 34    ASP Register (ASPR)BitsField nameFunctionTypeDefault stateDescription15 to 9RFUReservedOTP1Reserved for Future Use8RFUReservedOTPNote [47]Reserved for Future Use7RFUReservedOTPReserved for Future Use6RFUReservedOTP1Reserved for Future Use5RFUReservedOTPNote [47]Reserved for Future Use4RFUReservedOTPReserved for Future Use3RFUReservedOTPReserved for Future Use2PWDMLBPassword Protection Mode Lock BitOTP10 = Password Protection Mode permanently enabled.1 = Password Protection Mode not permanently enabled.NoteDefault value depends on ordering part number, see “Initial delivery state” on page 148.Table 34   ASP Register (ASPR) (continued)BitsField nameFunctionTypeDefault stateDescription1PSTMLBPersistent Protection Mode Lock BitOTP10 = Persistent Protection Mode permanently enabled.1 = Persistent Protection Mode not permanently enabled.0RFUReservedOTP1Reserved for Future UseNoteDefault value depends on ordering part number, see “Initial delivery state” on page 148.Reserved for Future Use (RFU) ASPR[15:3, 0].Password Protection Mode Lock Bit (PWDMLB) ASPR[2]: When programmed to 0, the Password Protection Mode is permanently selected.Persistent Protection Mode Lock Bit (PSTMLB) ASPR[1]: When programmed to 0, the Persistent Protection Mode is permanently selected. PWDMLB and PSTMLB are mutually exclusive, only one may be programmed to ‘0’.Password Register (PASS)Related commands: Password Read (PASSRD E7h) and Password Program (PASSP E8h).Table 35   Password Register (PASS)BitsField nameFunctionTypeDefault stateDescription63 to 0PWDHidden PasswordOTPFFFFFFFF- FFFFFFFFhNon-volatile OTP storage of 64 bit password. The password is no longer readable after the password protection mode is selected by programming ASP register bit ‘2’ to ‘0’.PPB Lock Register (PPBL)Related commands: PPB Lock Read (PLBRD A7h, PLBWR A6h).Table 36   PPB Lock Register (PPBL)BitsField nameFunctionTypeDefault stateDescription7 to 1RFUReservedVolatile00hReserved for Future Use0PPBLOCKProtect PPB ArrayVolatilePersistent Protection mode = 1 Password Protection mode = 00 = PPB array protected until next power cycle or hardware reset1 = PPB array may be programmed or erased.PPB Access Register (PPBAR)Related commands: PPB Read (PPBRD E2h)Table 37    PPB Access Register (PPBAR)BitsField nameFunctionTypeDefault stateDescription7 to 0PPBRead or Program per sector PPBNon-volatileFFh00h = PPB for the sector addressed by the PPBRD or PPBP command is programmed to 0, protecting that sector from program or erase operations.FFh = PPB for the sector addressed by the PPBRD or PPBP command is erased to 1, not protecting that sector from program or erase operations.DYB Access Register (DYBAR)Related commands: DYB Read (DYBRD E0h) and DYB Program (DYBP E1h).Table 38   DYB Access Register (DYBAR)BitsField nameFunctionTypeDefault stateDescription7 to 0DYBRead or Write per sector DYBVolatileFFh00h = DYB for the sector addressed by the DYBRD or DYBP command is cleared to 0, protecting that sector from program or erase operations.FFh = DYB for the sector addressed by the DYBRD or DYBP command is set to 1, not protecting that sector from program or erase operations.SPI DDR Data Learning RegistersRelated commands: Program NVDLR (PNVDLR 43h), Write VDLR (WVDLR 4Ah), Data Learning Pattern Read (DLPRD 41h).The Data Learning Pattern (DLP) resides in an 8-bit Non-Volatile Data Learning Register (NVDLR) as well as an 8-bit Volatile Data Learning Register (VDLR). When shipped from Infineon, the NVDLR value is 00h. Once programmed, the NVDLR cannot be reprogrammed or erased; a copy of the data pattern in the NVDLR will also be written to the VDLR. The VDLR can be written to at any time, but on reset or power cycles the data pattern will revert back to what is in the NVDLR. During the learning phase described in the SPI DDR modes, the DLP will come from the VDLR. Each IO will output the same DLP value for every clock edge. For example, if the DLP is 34h (or binary 00110100) then during the first clock edge all IO’s will output 0; subsequently, the 2nd clock edge all I/O’s will output 0, the 3rd will output 1, etc.When the VDLR value is 00h, no preamble data pattern is presented during the dummy phase in the DDR commands.Table 39    Non-Volatile Data Learning Register (NVDLR)BitsField nameFunctionTypeDefault stateDescription7 to 0NVDLPNon-Volatile Data Learning PatternOTP00hOTP value that may be transferred to the host during DDR read command latency (dummy) cycles to provide a training pattern to help the host more accurately center the data capture point in the received data bits.Table 40    Volatile Data Learning Register (NVDLR)BitsField nameFunctionTypeDefault stateDescription7 to 0VDLPVolatile Data Learning PatternVolatileTakes the value of NVDLR during POR or ResetVolatile copy of the NVDLP used to enable and deliver the Data Learning Pattern (DLP) to the outputs. The VDLP may be changed by the host during system operation.Embedded algorithm performance tablesEmbedded algorithm performance tablesTable 41    Program and Erase performanceSymbolParameterMinTyp[48]Max[49]UnittWWRR Write Time–140500mstPPPage Programming (512 bytes) Page Programming (256 bytes)–340250750750[50]µstSESector Erase Time(64-KB / 4-KB physical sectors)–130650[51]msSector Erase Time(64 KB Top/Bottom: logical sector = 16 x 4-KB physical sectors)–2,08010,400msSector Erase Time(256-KB logical sectors = 4 x 64-KB physical sectors)–5202600mstBE tBEBulk Erase Time (S25FL128S)–33165secBulk Erase Time (S25FL256S)–66330secNotesTypical program and erase times assume the following conditions: 25°C, VCC = 3.0V; 10,000 cycles; checker- board data pattern.Under worst case conditions of 90°C; 100,000 cycles max.Maximum value also applies to OTPP, PPBP, ASPP, and PASSP programming commands.Maximum value also applies to the PPBE erase command.Table 42    Program Suspend AC parametersParameterMinTypicalMaxUnitCommentsProgram Suspend Latency (tPSL)––40µsThe time from Program Suspend command until the WIP bit is 0Program Resume to next Program Suspend (tPRS)0.06100–µsMinimum is the time needed to issue the next Program Suspend command but ≥ typical periods are needed for Program to progress to completionTable 43    Erase Suspend AC parametersParameterMinTypicalMaxUnitCommentsErase Suspend Latency (tESL)––45µsThe time from Erase Suspend command until the WIP bit is 0Erase Resume to next Erase Suspend (tERS)0.06100–µsMinimum is the time needed to issue the next Erase Suspend command but ≥ typical periods are needed for the Erase to progress to completionData protectionSecure silicon region (OTP)The device has a 1024-byte One Time Program (OTP) address space that is separate from the main flash array. The OTP area is divided into 32, individually lockable, 32-byte aligned and length regions.The OTP memory space is intended for increased system security. OTP values can “mate” a flash component with the system CPU/ASIC to prevent device substitution. See “OTP address space” on page 49, “One Time Program Array commands” on page 118, and “OTP Read (OTPR 4Bh)” on page 118.Reading OTP memory spaceThe OTP Read command uses the same protocol as Fast Read. OTP Read operations outside the valid 1-KB OTP address range will yield indeterminate data.Programming OTP memory spaceThe protocol of the OTP programming command is the same as Page Program. The OTP Program command can be issued multiple times to any given OTP address, but this address space can never be erased.Automatic ECC is programmed on the first programming operation to each 16-byte region. Programming within a 16-byte region more than once disables the ECC. It is recommended to program each 16-byte portion of each 32-byte region once so that ECC remains enabled to provide the best data integrity.The valid address range for OTP Program is depicted in Figure 43. OTP Program operations outside the valid OTP address range will be ignored and the WEL in SR1 will remain HIGH (set to 1). OTP Program operations while FREEZE = 1 will fail with P_ERR in SR1 set to ‘1’.Infineon programmed random numberInfineon standard practice is to program the low order 16 bytes of the OTP memory space (locations 0x0 to 0xF) with a 128-bit random number using the Linear Congruential Random Number method. The seed value for the algorithm is a random number concatenated with the day and time of tester insertion.Lock bytesThe LSb of each Lock byte protects the lowest address region related to the byte, the MSb protects the highest address region related to the byte. The next higher address byte similarly protects the next higher eight regions. The LSb bit of the lowest address Lock Byte protects the higher address 16 bytes of the lowest address region. In other words, the LSb of location 0x10 protects all the Lock Bytes and RFU bytes in the lowest address region from further programming. See “OTP address space” on page 49.Write Enable commandThe Write Enable (WREN) command must be written prior to any command that modifies non-volatile data. The WREN command sets the Write Enable Latch (WEL) bit. The WEL bit is cleared to ‘0’ (disables writes) during power-up, hardware reset, or after the device completes the following commands:ResetPage Program (PP)Sector Erase (SE)Bulk Erase (BE)Write Disable (WRDI)Write Registers (WRR)Quad-input Page Programming (QPP)OTP Byte Programming (OTPP)Block protectionThe Block Protect bits (Status Register bits BP2, BP1, BP0) in combination with the Configuration Register TBPROT bit can be used to protect an address range of the main flash array from program and erase operations. The size of the range is determined by the value of the BP bits and the upper or lower starting point of the range is selected by the TBPROT bit of the configuration register.Table 44    Upper array start of protection (TBPROT = 0)Status Register contentProtected fraction of memory arrayProtected memory (KB)BP2BP1BP0FL128S 128 MbFL256S 256 Mb000None00001Upper 64th256512010Upper 32nd5121024011Upper 16th10242048100Upper 8th20484096101Upper 4th40968192110Upper half819216384111All sectors1638432768Table 45    Lower array start of protection (TBPROT = 1)Status Register contentProtected fraction of memory arrayProtected memory (KB)BP2BP1BP0FL128S 128 MbFL256S 256 Mb000None00001Lower 64th256512010Lower 32nd5121024011Lower 16th10242048100Lower 8th20484096101Lower 4th40968192110Lower half819216384111All sectors1638432768When Block Protection is enabled (i.e., any BP2-0 are set to 1), Advanced Sector Protection (ASP) can still be used to protect sectors not protected by the Block Protection scheme. In the case that both ASP and Block Protection are used on the same sector the logical OR of ASP and Block Protection related to the sector is used. Recommen- dation: ASP and Block Protection should not be used concurrently. Use one or the other, but not both.Freeze bitBit 0 of the Configuration Register is the FREEZE bit. The FREEZE bit locks the BP2-0 bits in Status Register 1 and the TBPROT bit in the Configuration Register to their value at the time the FREEZE bit is set to ‘1’. Once the FREEZE bit has been written to a logic ‘1’ it cannot be cleared to a logic ‘0’ until a power-on-reset is executed. As long as the FREEZE bit is cleared to logic ‘0’ the status register BP bits and the TBPROT bit of the Configuration Register are writable. The FREEZE bit also protects the entire OTP memory space from programming when set to ‘1’. Any attempt to change the BP bits with the WRR command while FREEZE = 1 is ignored and no error status is set.Write Protect signalThe Write Protect (WP#) input in combination with the Status Register Write Disable (SRWD) bit provide hardware input signal controlled protection. When WP# is LOW and SRWD is set to ‘1’, the Status and Configuration register is protected from alteration. This prevents disabling or changing the protection defined by the Block Protect bits.Advanced sector protectionAdvanced Sector Protection (ASP) is the name used for a set of independent hardware and software methods used to disable or enable programming or erase operations, individually, in any or all sectors. An overview of these methods is shown in Figure 44.PPB N-1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Registers are small groups of memory cells used to configure how the S25FL-S memory device operates or to report the status of device operations. The registers are accessed by specific commands. The commands (and hexadecimal instruction codes) used for each register are noted in each register description. The individual register bits may be volatile, non-volatile, or One Time Programmable (OTP). The type for each bit is noted in each register description. The default state shown for each bit refers to the state after power-on reset, hardware reset, or software reset if the bit is volatile. If the bit is non-volatile or OTP, the default state is the value of the bit when the device is shipped from Infineon. Non-volatile bits have the same cycling (erase and program) endurance as the main flash array."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Table 23    Register descriptions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Abbreviation"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Bit location"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Status Register 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "SR1[7:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "7:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Configuration Register 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "CR1[7:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "7:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Status Register 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "SR2[7:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "7:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "AutoBoot Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "ABRD[31:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "31:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Bank Address Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "BRAC[7:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "7:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "ECC Status Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "ECCSR[7:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "7:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "ASP Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "ASPR[15:1]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "15:1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "ASP Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "ASPR[0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Password Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "PASS[63:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Non-volatile OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "63:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "PPB Lock Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "PPBL[7:1]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "7:1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "PPB Lock Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "PPBL[0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Volatile Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "PPB Access Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "PPBAR[7:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "7:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "DYB Access Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "DYBAR[7:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "7:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "SPI DDR Data Learning Registers"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "NVDLR[7:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "7:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "SPI DDR Data Learning Registers"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "VDLR[7:0]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "7:0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "OTP address space",
        "Text": "Status Register 1 (SR1)Related commands: Read Status Register (RDSR1 05h), Write Registers (WRR 01h), Write Enable (WREN 06h), Write Disable (WRDI 04h), Clear Status Register (CLSR 30h).Table 24    Status Register 1 (SR1)BitsField nameFunctionTypeDefault stateDescription7SRWDStatus Register Write DisableNon-Volatile01 = Locks state of SRWD, BP, and configuration register bits when WP# is LOW by ignoring WRR command0 = No protection, even when WP# is LOW6P_ERRProgrammin g Error OccurredVolatile, Read only01 = Error occurred. 0 = No error5E_ERRErase Error OccurredVolatile, Read only01 = Error occurred 0 = No errorTable 24   Status Register 1 (SR1) (continued)BitsField nameFunctionTypeDefault stateDescription4BP2Block ProtectionVolatile if CR1[3] = 1, Non-Volatile ifCR1[3] = 01 if CR1[3] = 1,0 when shipped from InfineonProtects selected range of sectors (Block) from Program or Erase3BP12BP01WELWrite Enable LatchVolatile01 = Device accepts Write Registers (WRR), program or erase commands 0 = Device ignores Write Registers (WRR), program or erase commands This bit is not affected by WRR, onlyWREN and WRDI commands affect this bit0WIPWrite in ProgressVolatile, Read only01 = Device Busy, a Write Registers (WRR), program, erase or other operation is in progress0 = Ready Device is in standby mode and can accept commandsThe Status Register contains both status and control bits:Status Register Write Disable (SRWD) SR1[7]: Places the device in the Hardware Protected mode when this bit is set to ‘1’ and the WP# input is driven low. In this mode, the SRWD, BP2, BP1, and BP0 bits of the Status Register become read-only bits and the Write Registers (WRR) command is no longer accepted for execution. If WP# is HIGH the SRWD bit and BP bits may be changed by the WRR command. If SRWD is 0, WP# has no effect and the SRWD bit and BP bits may be changed by the WRR command. The SRWD bit has the same non-volatile endurance as the main flash array.Program Error (P_ERR) SR1[6]: The Program Error Bit is used as a program operation success or failure indication. When the Program Error bit is set to a ‘1’ it indicates that there was an error in the last program operation. This bit will also be set when the user attempts to program within a protected main memory sector or locked OTP region. When the Program Error bit is set to a ‘1’ this bit can be reset to ‘0’ with the Clear Status Register (CLSR) command. This is a read-only bit and is not affected by the WRR command.Erase Error (E_ERR) SR1[5]: The Erase Error Bit is used as an Erase operation success or failure indication. When the Erase Error bit is set to a ‘1’ it indicates that there was an error in the last erase operation. This bit will also be set when the user attempts to erase an individual protected main memory sector. The Bulk Erase command will not set E_ERR if a protected sector is found during the command execution. When the Erase Error bit is set to a ‘1’ this bit can be reset to ‘0’ with the Clear Status Register (CLSR) command. This is a read-only bit and is not affected by the WRR command.Block Protection (BP2, BP1, BP0) SR1[4:2]: These bits define the main flash array area to be software-protected against program and erase commands. The BP bits are either volatile or non-volatile, depending on the state of the BP non-volatile bit (BPNV) in the configuration register. When one or more of the BP bits is set to 1, the relevant memory area is protected against program and erase. The Bulk Erase (BE) command can be executed only when the BP bits are cleared to 0’s. See “Block protection” on page 64 for a description of how the BP bit values select the memory array area protected. The BP bits have the same non-volatile endurance as the main flash array.Write Enable Latch (WEL) SR1[1]: The WEL bit must be set to ‘1’ to enable program, write, or erase operations as a means to provide protection against inadvertent changes to memory or register values. The Write Enable (WREN) command execution sets the Write Enable Latch to a ‘1’ to allow any program, erase, or write commands to execute afterwards. The Write Disable (WRDI) command can be used to set the Write Enable Latch to a ‘0’ to prevent all program, erase, and write commands from execution. The WEL bit is cleared to ‘0’ at the end of any successful program, write, or erase operation. Following a failed operation, the WEL bit may remain set and should be cleared with a WRDI command following a CLSR command. After a power down/power up sequence, hardware reset, or software reset, the Write Enable Latch is set to a ‘0’ The WRR command does not affect this bit.Write In Progress (WIP) SR1[0]: Indicates whether the device is performing a program, write, erase operation, or any other operation, during which a new operation command will be ignored. When the bit is set to a ‘1’ the device is busy performing an operation. While WIP is 1, only Read Status (RDSR1 or RDSR2), Erase Suspend (ERSP), Program Suspend (PGSP), Clear Status Register (CLSR), and Software Reset (RESET) commands may be accepted. ERSP and PGSP will only be accepted if memory array erase or program operations are in progress. The status register E_ERR and P_ERR bits are updated while WIP = 1. When P_ERR or E_ERR bits are set to one, the WIP bit will remain set to one indicating the device remains busy and unable to receive new operation commands. A Clear Status Register (CLSR) command must be received to return the device to standby mode. When the WIP bit is cleared to ‘0’ no operation is in progress. This is a read-only bit.Configuration Register 1 (CR1)Related commands: Read Configuration Register (RDCR 35h), Write Registers (WRR 01h). The Configuration Register bits can be changed using the WRR command with sixteen input cycles.The Configuration Register controls certain interface and data protection functions.Table 25    Configuration Register 1(CR1)BitsFieldnameFunctionTypeDefault stateDescription7LC1Latency codeNon-volatile0Selects number of initial read latency cycles, see latency code tables (Table 26 through Table 29)6LC005TBPROTConfigures start of block protectionOTP01 = BP starts at bottom (Low address) 0 = BP starts at top (High address)4DNUDNUOTP0Do Not Use3BPNVConfigures BP2-0 in Status RegisterOTP01 = Volatile0 = Non-volatile2TBPARMConfigures parameter sectors locationOTP01 = 4-KB physical sectors at top, (high address)0 = 4-KB physical sectors at bottom (low address)RFU in uniform sector devices1QUADPuts the device into Quad I/O operationNon-volatile01 = Quad0 = Dual or Serial0FREEZELock current state of BP2-0 bits in Status Register, TBPROT and TBPARM inConfiguration Register, and OTP regionsVolatile01 = Block protection and OTP locked0 = Block protection and OTP un-lockedLatency Code (LC) CR1[7:6]: The Latency Code selects the number of mode and dummy cycles between the end of address and the start of read data output for all read commands.Some read commands send mode bits following the address to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands.Dummy cycles provide additional latency that is needed to complete the initial read access of the flash array before data can be returned to the host system. Some read commands require additional latency cycles as the SCK frequency is increased.Table 26 through Table 29 provide different latency settings that are configured by Infineon. The High Perfor- mance versus the Enhanced High Performance settings are selected by the ordering part number.Where mode or latency (dummy) cycles are shown in the tables as a dash, that read command is not supported at the frequency shown. Read is supported only up to 50 MHz but the same latency value is assigned in each latency code and the command may be used when the device is operated at  50 MHz with any latency code setting. Similarly, only the Fast Read command is supported up to 133 MHz but the same 10b latency code is used for Fast Read up to 133 MHz and for the other dual and quad read commands up to 104 MHz. It is not necessary to change the latency code from a higher to a lower frequency when operating at lower frequencies where a particular command is supported. The latency code values for a higher frequency can be used for accesses at lower frequencies.The High Performance settings provide latency options that are the same or faster than alternate source SPI memories. These settings provide mode bits only for the Quad I/O Read command.The Enhanced High Performance settings similarly provide latency options the same or faster than additional alternate source SPI memories and adds mode bits for the Dual I/O Read, DDR Fast Read, and DDR Dual I/O Read commands.Read DDR Data Learning Pattern (DLP) bits may be placed within the dummy cycles immediately before the start of read data, if there are 5 or more dummy cycles. See “Read memory array commands” on page 89 for more information on the DLP.Table 26    Latency codes for SDR high performanceFreq. (MHz)LCReadFast ReadRead Dual OutRead Quad OutDual I/O ReadQuad I/O Read(03h, 13h)(0Bh, 0Ch)(3Bh, 3Ch)(6Bh, 6Ch)(BBh, BCh)(EBh, ECh)ModeDummyModeDummyModeDummyModeDummyModeDummyModeDummy≤ 5011000000000421≤ 8000––0808080424≤ 9001––0808080524≤10410––0808080625≤13310––08––––––––Table 27    Latency codes for DDR high performance[45]Freq. (MHz)LCDDR Fast ReadDDR Dual I/O ReadRead DDR Quad I/O(0Dh, 0Eh)(BDh, BEh)(EDh, EEh)ModeDummyModeDummyModeDummy≤ 5011040413≤ 6600050616≤ 6601060717≤ 6610070818NoteWhen using DDR I/O commands with the Data Learning Pattern (DLP) enabled, a Latency Code that provides 5 or more dummy cycles should be selected to allow 1 cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP. It is recommended to use LC 10 for DDR Fast Read, LC 01 for DDR Dual IO Read, and LC 00 for DDR Quad IO Read, if the Data Learning Pattern (DLP) for DDR is used.Table 28    Latency codes for SDR enhanced high performanceFreq. (MHz)LCReadFast ReadRead Dual OutRead Quad OutDual I/O ReadQuad I/O Read(03h, 13h)(0Bh, 0Ch)(3Bh, 3Ch)(6Bh, 6Ch)(BBh, BCh)(EBh, ECh)ModeDummyModeDummyModeDummyModeDummyModeDummyModeDummy≤ 5011000000004021≤ 8000––0808084024≤ 9001––0808084124≤10410––0808084225≤13310––08––––––––Table 29    Latency codes for DDR enhanced high performance[46]Freq. (MHz)LCDDR Fast ReadDDR Dual I/O ReadRead DDR Quad I/O(0Dh, 0Eh)(BDh, BEh)(EDh, EEh)ModeDummyModeDummyModeDummy≤ 5011412213≤ 6600422416≤ 6601442517≤ 6610452618≤ 8000422416≤ 8001442517≤ 8010452618NoteWhen using DDR I/O commands with the Data Learning Pattern (DLP) enabled, a Latency Code that provides 5 or more dummy cycles should be selected to allow 1 cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP. It is recommended to use LC 10 for DDR Fast Read, LC 01 for DDR Dual IO Read, and LC 00 for DDR Quad IO Read, if the Data Learning Pattern (DLP) for DDR is used.Top or Bottom Protection (TBPROT) CR1[5]: This bit defines the operation of the Block Protection bits BP2, BP1, and BP0 in the Status Register. As described in the status register section, the BP2-0 bits allow the user to optionally protect a portion of the array, ranging from 1/64, 1/4, 1/2, etc., up to the entire array. When TBPROT is set to a ‘0’ the Block Protection is defined to start from the top (maximum address) of the array. When TBPROT is set to a ‘1’ the Block Protection is defined to start from the bottom (‘0’ address) of the array. The TBPROT bit is OTP and set to a ‘0’ when shipped from Infineon. If TBPROT is programmed to 1, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6]).The desired state of TBPROT must be selected during the initial configuration of the device during system manufacture; before the first program or erase operation on the main flash array. TBPROT must not be programmed after programming or erasing is done in the main flash array.CR1[4]: Reserved for Future UseBlock Protection Non-Volatile (BPNV) CR1[3]: The BPNV bit defines whether or not the BP2-0 bits in the Status Register are volatile or non-volatile. The BPNV bit is OTP and cleared to a ‘0’ with the BP bits cleared to 000 when shipped from Infineon. When BPNV is set to a ‘0’ the BP2-0 bits in the Status Register are non-volatile. When BPNV is set to a ‘1’ the BP2-0 bits in the Status Register are volatile and will be reset to binary ‘111’ after POR, hardware reset, or command reset. If BPNV is programmed to ‘1’, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6]).TBPARM CR1[2]: TBPARM defines the logical location of the parameter block. The parameter block consists of thirty-two 4-KB small sectors (SMS), which replace two 64-KB sectors. When TBPARM is set to a ‘1’ the parameter block is in the top of the memory array address space. When TBPARM is set to a ‘0’ the parameter block is at the Bottom of the array. TBPARM is OTP and set to a ‘0’ when it ships from Infineon. If TBPARM is programmed to 1, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6]).The desired state of TBPARM must be selected during the initial configuration of the device during system manufacture; before the first program or erase operation on the main flash array. TBPARM must not be programmed after programming or erasing is done in the main flash array.TBPROT can be set or cleared independent of the TBPARM bit. Therefore, the user can elect to store parameter information from the bottom of the array and protect boot code starting at the top of the array, and vice versa. Or the user can select to store and protect the parameter information starting from the top or bottom together.When the memory array is logically configured as uniform 256-KB sectors, the TBPARM bit is Reserved for Future Use (RFU) and has no effect because all sectors are uniform size.Quad Data Width (QUAD) CR1[1]: When set to 1, this bit switches the data width of the device to 4 bit - Quad mode. That is, WP# becomes IO2 and HOLD# becomes IO3. The WP# and HOLD# inputs are not monitored for their normal functions and are internally set to HIGH (inactive). The commands for Serial, Dual Output, and Dual I/O Read still function normally but, there is no need to drive WP# and Hold# inputs for those commands when switching between commands using different data path widths. The QUAD bit must be set to one when using Read Quad Out, Quad I/O Read, Read DDR Quad I/O, and Quad Page Program commands. The QUAD bit isnon-volatile.Freeze Protection (FREEZE) CR1[0]: The Freeze Bit, when set to 1, locks the current state of the BP2-0 bits in Status Register, the TBPROT and TBPARM bits in the Configuration Register, and the OTP address space. This prevents writing, programming, or erasing these areas. As long as the FREEZE bit remains cleared to logic ‘0’ the other bits of the Configuration Register, including FREEZE, are writable, and the OTP address space is program- mable. Once the FREEZE bit has been written to a logic ‘1’ it can only be cleared to a logic ‘0’ by a power-off to power-on cycle or a hardware reset. Software reset will not affect the state of the FREEZE bit. The FREEZE bit is volatile and the default state of FREEZE after power-on is ‘0’. The FREEZE bit can be set in parallel with updating other values in CR1 by a single WRR command.Status Register 2 (SR2)Related commands: Read Status Register 2 (RDSR2 07h).Table 30    Status Register 2 (SR2)BitsField nameFunctionTypeDefault stateDescription7RFUReserved–0Reserved for Future Use6RFUReserved–0Reserved for Future Use5RFUReserved–0Reserved for Future Use4RFUReserved–0Reserved for Future Use3RFUReserved–0Reserved for Future Use2RFUReserved–0Reserved for Future Use1ESErase SuspendVolatile, Read only01 = In erase suspend mode0 = Not in erase suspend mode0PSProgram SuspendVolatile, Read only01 = In program suspend mode0 = Not in program suspend modeErase Suspend (ES) SR2[1]: The Erase Suspend bit is used to determine when the device is in Erase Suspend mode. This is a status bit that cannot be written. When Erase Suspend bit is set to 1, the device is in erase suspend mode. When Erase Suspend bit is cleared to 0, the device is not in erase suspend mode. See the Erase Suspend and Resume Commands (75h) (7Ah) for details about the Erase Suspend/Resume commands.Program Suspend (PS) SR2[0]: The Program Suspend bit is used to determine when the device is in Program Suspend mode. This is a status bit that cannot be written. When Program Suspend bit is set to 1, the device is in program suspend mode. When the Program Suspend bit is cleared to 0, the device is not in program suspend mode. See “Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)” on page 111 for details.AutoBoot RegisterRelated commands: AutoBoot Read (ABRD 14h) and AutoBoot Write (ABWR 15h).The AutoBoot Register provides a means to automatically read boot code as part of the power-on reset, hardware reset, or software reset process.Table 31   AutoBoot RegisterBitsField nameFunctionTypeDefault stateDescription31 to 9ABSAAutoBoot Start AddressNon-volatile000000h512 byte boundary address for the start of boot code access8 to 1ABSDAutoBoot Start DelayNon-volatile00hNumber of initial delay cycles between CS# going LOW and the first bit of boot code being trans- ferred0ABEAutoBoot EnableNon-volatile01 = AutoBoot is enabled0 = AutoBoot is not enabledBank Address RegisterRelated commands: Bank Register Access (BRAC B9h), Write Register (WRR 01h), Bank Register Read (BRRD 16h) and Bank Register Write (BRWR 17h).The Bank Address register supplies additional high order bits of the main flash array byte boundary address for legacy commands that supply only the low order 24 bits of address. The Bank Address is used as the high bits of address (above A23) for all 3-byte address commands when EXTADD = 0. The Bank Address is not used when EXTADD = 1 and traditional 3-byte address commands are instead required to provide all four bytes of address.Table 32    Bank Address Register (BAR)BitsField nameFunctionTypeDefault stateDescription7EXTADDExtended Address EnableVolatile0b1 = 4-byte (32-bits) addressing required from command.0 = 3-byte (24-bits) addressing from command + Bank Address6 to 1RFUReservedVolatile00000bReserved for Future Use0BA24Bank AddressVolatile0A24 for 256-Mb device, RFU for lower density deviceExtended Address (EXTADD) BAR[7]: EXTADD controls the address field size for legacy SPI commands. By default (power up reset, hardware reset, and software reset), it is cleared to ‘0’ for 3-bytes (24-bits) of address. When set to ‘1’, the legacy commands will require 4 bytes (32 bits) for the address field. This is a volatile bit.ECC Status Register (ECCSR)Related commands: ECC Read (ECCRD 18h). ECCSR does not have user programmable non-volatile bits. All defined bits are volatile read only status. The default state of these bits are set by hardware. See “Automatic ECC” on page 106.The status of ECC in each ECC unit is provided by the 8-bit ECC Status Register (ECCSR). The ECC Register Read command is written followed by an ECC unit address. The contents of the status register then indicates, for the selected ECC unit, whether there is an error in the ECC unit eight bit error correction code, the ECC unit of 16 Bytes of data, or that ECC is disabled for that ECC unit.Table 33   ECC Status Register (ECCSR)BitsField nameFunctionTypeDefault stateDescription7 to 3RFUReserved0Reserved for Future Use2EECCError in ECCVolatile, Read only01 = Single Bit Error found in the ECC unit eight bit error correction code 0 = No error.1EECCDError in ECC unit dataVolatile, Read only01 = Single Bit Error corrected in ECC unit data.0 = No error.0ECCDIECC DisabledVolatile, Read only01 = ECC is disabled in the selected ECC unit.0 = ECC is enabled in the selected ECC unit.ECCSR[2] = 1 indicates an error was corrected in the ECC. ECCSR[1] = 1 indicates an error was corrected in the ECC unit data. ECCSR[0] = 1 indicates the ECC is disabled. The default state of “0” for all these bits indicates no failures and ECC is enabled.ECCSR[7:3] are reserved. These have undefined high or low values that can change from one ECC status read to another. These bits should be treated as “don’t care” and ignored by any software reading status.ASP Register (ASPR)Related commands: ASP Read (ASPRD 2Bh) and ASP Program (ASPP 2Fh).The ASP register is a 16-bit OTP memory location used to permanently configure the behavior of Advanced Sector Protection (ASP) features.Table 34    ASP Register (ASPR)BitsField nameFunctionTypeDefault stateDescription15 to 9RFUReservedOTP1Reserved for Future Use8RFUReservedOTPNote [47]Reserved for Future Use7RFUReservedOTPReserved for Future Use6RFUReservedOTP1Reserved for Future Use5RFUReservedOTPNote [47]Reserved for Future Use4RFUReservedOTPReserved for Future Use3RFUReservedOTPReserved for Future Use2PWDMLBPassword Protection Mode Lock BitOTP10 = Password Protection Mode permanently enabled.1 = Password Protection Mode not permanently enabled.NoteDefault value depends on ordering part number, see “Initial delivery state” on page 148.Table 34   ASP Register (ASPR) (continued)BitsField nameFunctionTypeDefault stateDescription1PSTMLBPersistent Protection Mode Lock BitOTP10 = Persistent Protection Mode permanently enabled.1 = Persistent Protection Mode not permanently enabled.0RFUReservedOTP1Reserved for Future UseNoteDefault value depends on ordering part number, see “Initial delivery state” on page 148.Reserved for Future Use (RFU) ASPR[15:3, 0].Password Protection Mode Lock Bit (PWDMLB) ASPR[2]: When programmed to 0, the Password Protection Mode is permanently selected.Persistent Protection Mode Lock Bit (PSTMLB) ASPR[1]: When programmed to 0, the Persistent Protection Mode is permanently selected. PWDMLB and PSTMLB are mutually exclusive, only one may be programmed to ‘0’.Password Register (PASS)Related commands: Password Read (PASSRD E7h) and Password Program (PASSP E8h).Table 35   Password Register (PASS)BitsField nameFunctionTypeDefault stateDescription63 to 0PWDHidden PasswordOTPFFFFFFFF- FFFFFFFFhNon-volatile OTP storage of 64 bit password. The password is no longer readable after the password protection mode is selected by programming ASP register bit ‘2’ to ‘0’.PPB Lock Register (PPBL)Related commands: PPB Lock Read (PLBRD A7h, PLBWR A6h).Table 36   PPB Lock Register (PPBL)BitsField nameFunctionTypeDefault stateDescription7 to 1RFUReservedVolatile00hReserved for Future Use0PPBLOCKProtect PPB ArrayVolatilePersistent Protection mode = 1 Password Protection mode = 00 = PPB array protected until next power cycle or hardware reset1 = PPB array may be programmed or erased.PPB Access Register (PPBAR)Related commands: PPB Read (PPBRD E2h)Table 37    PPB Access Register (PPBAR)BitsField nameFunctionTypeDefault stateDescription7 to 0PPBRead or Program per sector PPBNon-volatileFFh00h = PPB for the sector addressed by the PPBRD or PPBP command is programmed to 0, protecting that sector from program or erase operations.FFh = PPB for the sector addressed by the PPBRD or PPBP command is erased to 1, not protecting that sector from program or erase operations.DYB Access Register (DYBAR)Related commands: DYB Read (DYBRD E0h) and DYB Program (DYBP E1h).Table 38   DYB Access Register (DYBAR)BitsField nameFunctionTypeDefault stateDescription7 to 0DYBRead or Write per sector DYBVolatileFFh00h = DYB for the sector addressed by the DYBRD or DYBP command is cleared to 0, protecting that sector from program or erase operations.FFh = DYB for the sector addressed by the DYBRD or DYBP command is set to 1, not protecting that sector from program or erase operations.SPI DDR Data Learning RegistersRelated commands: Program NVDLR (PNVDLR 43h), Write VDLR (WVDLR 4Ah), Data Learning Pattern Read (DLPRD 41h).The Data Learning Pattern (DLP) resides in an 8-bit Non-Volatile Data Learning Register (NVDLR) as well as an 8-bit Volatile Data Learning Register (VDLR). When shipped from Infineon, the NVDLR value is 00h. Once programmed, the NVDLR cannot be reprogrammed or erased; a copy of the data pattern in the NVDLR will also be written to the VDLR. The VDLR can be written to at any time, but on reset or power cycles the data pattern will revert back to what is in the NVDLR. During the learning phase described in the SPI DDR modes, the DLP will come from the VDLR. Each IO will output the same DLP value for every clock edge. For example, if the DLP is 34h (or binary 00110100) then during the first clock edge all IO’s will output 0; subsequently, the 2nd clock edge all I/O’s will output 0, the 3rd will output 1, etc.When the VDLR value is 00h, no preamble data pattern is presented during the dummy phase in the DDR commands.Table 39    Non-Volatile Data Learning Register (NVDLR)BitsField nameFunctionTypeDefault stateDescription7 to 0NVDLPNon-Volatile Data Learning PatternOTP00hOTP value that may be transferred to the host during DDR read command latency (dummy) cycles to provide a training pattern to help the host more accurately center the data capture point in the received data bits.Table 40    Volatile Data Learning Register (NVDLR)BitsField nameFunctionTypeDefault stateDescription7 to 0VDLPVolatile Data Learning PatternVolatileTakes the value of NVDLR during POR or ResetVolatile copy of the NVDLP used to enable and deliver the Data Learning Pattern (DLP) to the outputs. The VDLP may be changed by the host during system operation.Embedded algorithm performance tables"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Related commands: Read Status Register (RDSR1 05h), Write Registers (WRR 01h), Write Enable (WREN 06h), Write Disable (WRDI 04h), Clear Status Register (CLSR 30h)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Table 24    Status Register 1 (SR1)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "SRWD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Status Register Write Disable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Non-Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "1 = Locks state of SRWD, BP, and configuration register bits when WP# is LOW by ignoring WRR command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "0 = No protection, even when WP# is LOW"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "P_ERR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Programmin g Error Occurred"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "1 = Error occurred. 0 = No error"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "E_ERR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Erase Error Occurred"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "1 = Error occurred 0 = No error"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Table 24   Status Register 1 (SR1) (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "BP2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Block Protection"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Volatile if CR1[3] = 1, Non-Volatile if"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "CR1[3] = 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "1 if CR1[3] = 1,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "0 when shipped from Infineon"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Protects selected range of sectors (Block) from Program or Erase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "BP1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "BP0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "WEL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Write Enable Latch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "1 = Device accepts Write Registers (WRR), program or erase commands 0 = Device ignores Write Registers (WRR), program or erase commands This bit is not affected by WRR, only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "WREN and WRDI commands affect this bit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "WIP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Write in Progress"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "1 = Device Busy, a Write Registers (WRR), program, erase or other operation is in progress"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "0 = Ready Device is in standby mode and can accept commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "The Status Register contains both status and control bits:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Status Register Write Disable (SRWD) SR1[7]: Places the device in the Hardware Protected mode when this bit is set to ‘1’ and the WP# input is driven low. In this mode, the SRWD, BP2, BP1, and BP0 bits of the Status Register become read-only bits and the Write Registers (WRR) command is no longer accepted for execution. If WP# is HIGH the SRWD bit and BP bits may be changed by the WRR command. If SRWD is 0, WP# has no effect and the SRWD bit and BP bits may be changed by the WRR command. The SRWD bit has the same non-volatile endurance as the main flash array."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Program Error (P_ERR) SR1[6]: The Program Error Bit is used as a program operation success or failure indication. When the Program Error bit is set to a ‘1’ it indicates that there was an error in the last program operation. This bit will also be set when the user attempts to program within a protected main memory sector or locked OTP region. When the Program Error bit is set to a ‘1’ this bit can be reset to ‘0’ with the Clear Status Register (CLSR) command. This is a read-only bit and is not affected by the WRR command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Erase Error (E_ERR) SR1[5]: The Erase Error Bit is used as an Erase operation success or failure indication. When the Erase Error bit is set to a ‘1’ it indicates that there was an error in the last erase operation. This bit will also be set when the user attempts to erase an individual protected main memory sector. The Bulk Erase command will not set E_ERR if a protected sector is found during the command execution. When the Erase Error bit is set to a ‘1’ this bit can be reset to ‘0’ with the Clear Status Register (CLSR) command. This is a read-only bit and is not affected by the WRR command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Block Protection (BP2, BP1, BP0) SR1[4:2]: These bits define the main flash array area to be software-protected against program and erase commands. The BP bits are either volatile or non-volatile, depending on the state of the BP non-volatile bit (BPNV) in the configuration register. When one or more of the BP bits is set to 1, the relevant memory area is protected against program and erase. The Bulk Erase (BE) command can be executed only when the BP bits are cleared to 0’s. See “Block protection” on page 64 for a description of how the BP bit values select the memory array area protected. The BP bits have the same non-volatile endurance as the main flash array."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Write Enable Latch (WEL) SR1[1]: The WEL bit must be set to ‘1’ to enable program, write, or erase operations as a means to provide protection against inadvertent changes to memory or register values. The Write Enable (WREN) command execution sets the Write Enable Latch to a ‘1’ to allow any program, erase, or write commands to execute afterwards. The Write Disable (WRDI) command can be used to set the Write Enable Latch to a ‘0’ to prevent all program, erase, and write commands from execution. The WEL bit is cleared to ‘0’ at the end of any successful program, write, or erase operation. Following a failed operation, the WEL bit may remain set and should be cleared with a WRDI command following a CLSR command. After a power down/power up sequence, hardware reset, or software reset, the Write Enable Latch is set to a ‘0’ The WRR command does not affect this bit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 1 (SR1)",
        "Text": "Write In Progress (WIP) SR1[0]: Indicates whether the device is performing a program, write, erase operation, or any other operation, during which a new operation command will be ignored. When the bit is set to a ‘1’ the device is busy performing an operation. While WIP is 1, only Read Status (RDSR1 or RDSR2), Erase Suspend (ERSP), Program Suspend (PGSP), Clear Status Register (CLSR), and Software Reset (RESET) commands may be accepted. ERSP and PGSP will only be accepted if memory array erase or program operations are in progress. The status register E_ERR and P_ERR bits are updated while WIP = 1. When P_ERR or E_ERR bits are set to one, the WIP bit will remain set to one indicating the device remains busy and unable to receive new operation commands. A Clear Status Register (CLSR) command must be received to return the device to standby mode. When the WIP bit is cleared to ‘0’ no operation is in progress. This is a read-only bit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Related commands: Read Configuration Register (RDCR 35h), Write Registers (WRR 01h). The Configuration Register bits can be changed using the WRR command with sixteen input cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "The Configuration Register controls certain interface and data protection functions."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Table 25    Configuration Register 1(CR1)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Fieldname"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "LC1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Latency code"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Selects number of initial read latency cycles, see latency code tables (Table 26 through Table 29)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "LC0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "TBPROT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Configures start of block protection"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1 = BP starts at bottom (Low address) 0 = BP starts at top (High address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "DNU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "DNU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Do Not Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "BPNV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Configures BP2-0 in Status Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1 = Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0 = Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "TBPARM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Configures parameter sectors location"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1 = 4-KB physical sectors at top, (high address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0 = 4-KB physical sectors at bottom (low address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "RFU in uniform sector devices"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "QUAD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Puts the device into Quad I/O operation"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1 = Quad"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0 = Dual or Serial"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "FREEZE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Lock current state of BP2-0 bits in Status Register, TBPROT and TBPARM in"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Configuration Register, and OTP regions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1 = Block protection and OTP locked"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0 = Block protection and OTP un-locked"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Latency Code (LC) CR1[7:6]: The Latency Code selects the number of mode and dummy cycles between the end of address and the start of read data output for all read commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Some read commands send mode bits following the address to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy cycles provide additional latency that is needed to complete the initial read access of the flash array before data can be returned to the host system. Some read commands require additional latency cycles as the SCK frequency is increased."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Table 26 through Table 29 provide different latency settings that are configured by Infineon. The High Perfor- mance versus the Enhanced High Performance settings are selected by the ordering part number."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Where mode or latency (dummy) cycles are shown in the tables as a dash, that read command is not supported at the frequency shown. Read is supported only up to 50 MHz but the same latency value is assigned in each latency code and the command may be used when the device is operated at  50 MHz with any latency code setting. Similarly, only the Fast Read command is supported up to 133 MHz but the same 10b latency code is used for Fast Read up to 133 MHz and for the other dual and quad read commands up to 104 MHz. It is not necessary to change the latency code from a higher to a lower frequency when operating at lower frequencies where a particular command is supported. The latency code values for a higher frequency can be used for accesses at lower frequencies."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "The High Performance settings provide latency options that are the same or faster than alternate source SPI memories. These settings provide mode bits only for the Quad I/O Read command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "The Enhanced High Performance settings similarly provide latency options the same or faster than additional alternate source SPI memories and adds mode bits for the Dual I/O Read, DDR Fast Read, and DDR Dual I/O Read commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Read DDR Data Learning Pattern (DLP) bits may be placed within the dummy cycles immediately before the start of read data, if there are 5 or more dummy cycles. See “Read memory array commands” on page 89 for more information on the DLP."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Table 26    Latency codes for SDR high performance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Freq. (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "LC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Fast Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Read Dual Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Read Quad Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dual I/O Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Quad I/O Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(03h, 13h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(0Bh, 0Ch)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(3Bh, 3Ch)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(6Bh, 6Ch)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(BBh, BCh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(EBh, ECh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 90"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Table 27    Latency codes for DDR high performance[45]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Freq. (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "LC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "DDR Fast Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "DDR Dual I/O Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Read DDR Quad I/O"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(0Dh, 0Eh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(BDh, BEh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(EDh, EEh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "When using DDR I/O commands with the Data Learning Pattern (DLP) enabled, a Latency Code that provides 5 or more dummy cycles should be selected to allow 1 cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP. It is recommended to use LC 10 for DDR Fast Read, LC 01 for DDR Dual IO Read, and LC 00 for DDR Quad IO Read, if the Data Learning Pattern (DLP) for DDR is used.Table 28    Latency codes for SDR enhanced high performanceFreq. (MHz)LCReadFast ReadRead Dual OutRead Quad OutDual I/O ReadQuad I/O Read(03h, 13h)(0Bh, 0Ch)(3Bh, 3Ch)(6Bh, 6Ch)(BBh, BCh)(EBh, ECh)ModeDummyModeDummyModeDummyModeDummyModeDummyModeDummy≤ 5011000000004021≤ 8000––0808084024≤ 9001––0808084124≤10410––0808084225≤13310––08––––––––Table 29    Latency codes for DDR enhanced high performance[46]Freq. (MHz)LCDDR Fast ReadDDR Dual I/O ReadRead DDR Quad I/O(0Dh, 0Eh)(BDh, BEh)(EDh, EEh)ModeDummyModeDummyModeDummy≤ 5011412213≤ 6600422416≤ 6601442517≤ 6610452618≤ 8000422416≤ 8001442517≤ 8010452618NoteWhen using DDR I/O commands with the Data Learning Pattern (DLP) enabled, a Latency Code that provides 5 or more dummy cycles should be selected to allow 1 cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP. It is recommended to use LC 10 for DDR Fast Read, LC 01 for DDR Dual IO Read, and LC 00 for DDR Quad IO Read, if the Data Learning Pattern (DLP) for DDR is used.Top or Bottom Protection (TBPROT) CR1[5]: This bit defines the operation of the Block Protection bits BP2, BP1, and BP0 in the Status Register. As described in the status register section, the BP2-0 bits allow the user to optionally protect a portion of the array, ranging from 1/64, 1/4, 1/2, etc., up to the entire array. When TBPROT is set to a ‘0’ the Block Protection is defined to start from the top (maximum address) of the array. When TBPROT is set to a ‘1’ the Block Protection is defined to start from the bottom (‘0’ address) of the array. The TBPROT bit is OTP and set to a ‘0’ when shipped from Infineon. If TBPROT is programmed to 1, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6]).The desired state of TBPROT must be selected during the initial configuration of the device during system manufacture; before the first program or erase operation on the main flash array. TBPROT must not be programmed after programming or erasing is done in the main flash array.CR1[4]: Reserved for Future UseBlock Protection Non-Volatile (BPNV) CR1[3]: The BPNV bit defines whether or not the BP2-0 bits in the Status Register are volatile or non-volatile. The BPNV bit is OTP and cleared to a ‘0’ with the BP bits cleared to 000 when shipped from Infineon. When BPNV is set to a ‘0’ the BP2-0 bits in the Status Register are non-volatile. When BPNV is set to a ‘1’ the BP2-0 bits in the Status Register are volatile and will be reset to binary ‘111’ after POR, hardware reset, or command reset. If BPNV is programmed to ‘1’, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6]).TBPARM CR1[2]: TBPARM defines the logical location of the parameter block. The parameter block consists of thirty-two 4-KB small sectors (SMS), which replace two 64-KB sectors. When TBPARM is set to a ‘1’ the parameter block is in the top of the memory array address space. When TBPARM is set to a ‘0’ the parameter block is at the Bottom of the array. TBPARM is OTP and set to a ‘0’ when it ships from Infineon. If TBPARM is programmed to 1, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6]).The desired state of TBPARM must be selected during the initial configuration of the device during system manufacture; before the first program or erase operation on the main flash array. TBPARM must not be programmed after programming or erasing is done in the main flash array.TBPROT can be set or cleared independent of the TBPARM bit. Therefore, the user can elect to store parameter information from the bottom of the array and protect boot code starting at the top of the array, and vice versa. Or the user can select to store and protect the parameter information starting from the top or bottom together.When the memory array is logically configured as uniform 256-KB sectors, the TBPARM bit is Reserved for Future Use (RFU) and has no effect because all sectors are uniform size.Quad Data Width (QUAD) CR1[1]: When set to 1, this bit switches the data width of the device to 4 bit - Quad mode. That is, WP# becomes IO2 and HOLD# becomes IO3. The WP# and HOLD# inputs are not monitored for their normal functions and are internally set to HIGH (inactive). The commands for Serial, Dual Output, and Dual I/O Read still function normally but, there is no need to drive WP# and Hold# inputs for those commands when switching between commands using different data path widths. The QUAD bit must be set to one when using Read Quad Out, Quad I/O Read, Read DDR Quad I/O, and Quad Page Program commands. The QUAD bit isnon-volatile.Freeze Protection (FREEZE) CR1[0]: The Freeze Bit, when set to 1, locks the current state of the BP2-0 bits in Status Register, the TBPROT and TBPARM bits in the Configuration Register, and the OTP address space. This prevents writing, programming, or erasing these areas. As long as the FREEZE bit remains cleared to logic ‘0’ the other bits of the Configuration Register, including FREEZE, are writable, and the OTP address space is program- mable. Once the FREEZE bit has been written to a logic ‘1’ it can only be cleared to a logic ‘0’ by a power-off to power-on cycle or a hardware reset. Software reset will not affect the state of the FREEZE bit. The FREEZE bit is volatile and the default state of FREEZE after power-on is ‘0’. The FREEZE bit can be set in parallel with updating other values in CR1 by a single WRR command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "When using DDR I/O commands with the Data Learning Pattern (DLP) enabled, a Latency Code that provides 5 or more dummy cycles should be selected to allow 1 cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP. It is recommended to use LC 10 for DDR Fast Read, LC 01 for DDR Dual IO Read, and LC 00 for DDR Quad IO Read, if the Data Learning Pattern (DLP) for DDR is used."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Table 28    Latency codes for SDR enhanced high performance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Freq. (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "LC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Fast Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Read Dual Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Read Quad Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dual I/O Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Quad I/O Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(03h, 13h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(0Bh, 0Ch)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(3Bh, 3Ch)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(6Bh, 6Ch)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(BBh, BCh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(EBh, ECh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 90"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Table 29    Latency codes for DDR enhanced high performance[46]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Freq. (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "LC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "DDR Fast Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "DDR Dual I/O Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Read DDR Quad I/O"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(0Dh, 0Eh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(BDh, BEh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "(EDh, EEh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "≤ 80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "When using DDR I/O commands with the Data Learning Pattern (DLP) enabled, a Latency Code that provides 5 or more dummy cycles should be selected to allow 1 cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP. It is recommended to use LC 10 for DDR Fast Read, LC 01 for DDR Dual IO Read, and LC 00 for DDR Quad IO Read, if the Data Learning Pattern (DLP) for DDR is used."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Top or Bottom Protection (TBPROT) CR1[5]: This bit defines the operation of the Block Protection bits BP2, BP1, and BP0 in the Status Register. As described in the status register section, the BP2-0 bits allow the user to optionally protect a portion of the array, ranging from 1/64, 1/4, 1/2, etc., up to the entire array. When TBPROT is set to a ‘0’ the Block Protection is defined to start from the top (maximum address) of the array. When TBPROT is set to a ‘1’ the Block Protection is defined to start from the bottom (‘0’ address) of the array. The TBPROT bit is OTP and set to a ‘0’ when shipped from Infineon. If TBPROT is programmed to 1, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6])."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "The desired state of TBPROT must be selected during the initial configuration of the device during system manufacture; before the first program or erase operation on the main flash array. TBPROT must not be programmed after programming or erasing is done in the main flash array."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "CR1[4]: Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Block Protection Non-Volatile (BPNV) CR1[3]: The BPNV bit defines whether or not the BP2-0 bits in the Status Register are volatile or non-volatile. The BPNV bit is OTP and cleared to a ‘0’ with the BP bits cleared to 000 when shipped from Infineon. When BPNV is set to a ‘0’ the BP2-0 bits in the Status Register are non-volatile. When BPNV is set to a ‘1’ the BP2-0 bits in the Status Register are volatile and will be reset to binary ‘111’ after POR, hardware reset, or command reset. If BPNV is programmed to ‘1’, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6])."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "TBPARM CR1[2]: TBPARM defines the logical location of the parameter block. The parameter block consists of thirty-two 4-KB small sectors (SMS), which replace two 64-KB sectors. When TBPARM is set to a ‘1’ the parameter block is in the top of the memory array address space. When TBPARM is set to a ‘0’ the parameter block is at the Bottom of the array. TBPARM is OTP and set to a ‘0’ when it ships from Infineon. If TBPARM is programmed to 1, an attempt to change it back to ‘0’ will fail and set the Program Error bit (P_ERR in SR1[6])."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "The desired state of TBPARM must be selected during the initial configuration of the device during system manufacture; before the first program or erase operation on the main flash array. TBPARM must not be programmed after programming or erasing is done in the main flash array."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "TBPROT can be set or cleared independent of the TBPARM bit. Therefore, the user can elect to store parameter information from the bottom of the array and protect boot code starting at the top of the array, and vice versa. Or the user can select to store and protect the parameter information starting from the top or bottom together."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "When the memory array is logically configured as uniform 256-KB sectors, the TBPARM bit is Reserved for Future Use (RFU) and has no effect because all sectors are uniform size."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Quad Data Width (QUAD) CR1[1]: When set to 1, this bit switches the data width of the device to 4 bit - Quad mode. That is, WP# becomes IO2 and HOLD# becomes IO3. The WP# and HOLD# inputs are not monitored for their normal functions and are internally set to HIGH (inactive). The commands for Serial, Dual Output, and Dual I/O Read still function normally but, there is no need to drive WP# and Hold# inputs for those commands when switching between commands using different data path widths. The QUAD bit must be set to one when using Read Quad Out, Quad I/O Read, Read DDR Quad I/O, and Quad Page Program commands. The QUAD bit is"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "non-volatile."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Configuration Register 1 (CR1)",
        "Text": "Freeze Protection (FREEZE) CR1[0]: The Freeze Bit, when set to 1, locks the current state of the BP2-0 bits in Status Register, the TBPROT and TBPARM bits in the Configuration Register, and the OTP address space. This prevents writing, programming, or erasing these areas. As long as the FREEZE bit remains cleared to logic ‘0’ the other bits of the Configuration Register, including FREEZE, are writable, and the OTP address space is program- mable. Once the FREEZE bit has been written to a logic ‘1’ it can only be cleared to a logic ‘0’ by a power-off to power-on cycle or a hardware reset. Software reset will not affect the state of the FREEZE bit. The FREEZE bit is volatile and the default state of FREEZE after power-on is ‘0’. The FREEZE bit can be set in parallel with updating other values in CR1 by a single WRR command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Related commands: Read Status Register 2 (RDSR2 07h)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Table 30    Status Register 2 (SR2)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "ES"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Erase Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "1 = In erase suspend mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0 = Not in erase suspend mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "PS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Program Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "1 = In program suspend mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "0 = Not in program suspend mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Erase Suspend (ES) SR2[1]: The Erase Suspend bit is used to determine when the device is in Erase Suspend mode. This is a status bit that cannot be written. When Erase Suspend bit is set to 1, the device is in erase suspend mode. When Erase Suspend bit is cleared to 0, the device is not in erase suspend mode. See the Erase Suspend and Resume Commands (75h) (7Ah) for details about the Erase Suspend/Resume commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Status Register 2 (SR2)",
        "Text": "Program Suspend (PS) SR2[0]: The Program Suspend bit is used to determine when the device is in Program Suspend mode. This is a status bit that cannot be written. When Program Suspend bit is set to 1, the device is in program suspend mode. When the Program Suspend bit is cleared to 0, the device is not in program suspend mode. See “Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)” on page 111 for details."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Related commands: AutoBoot Read (ABRD 14h) and AutoBoot Write (ABWR 15h)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "The AutoBoot Register provides a means to automatically read boot code as part of the power-on reset, hardware reset, or software reset process."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Table 31   AutoBoot Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "31 to 9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "ABSA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "AutoBoot Start Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "000000h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "512 byte boundary address for the start of boot code access"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "8 to 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "ABSD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "AutoBoot Start Delay"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Number of initial delay cycles between CS# going LOW and the first bit of boot code being trans- ferred"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "ABE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "AutoBoot Enable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "1 = AutoBoot is enabled"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "AutoBoot Register",
        "Text": "0 = AutoBoot is not enabled"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Related commands: Bank Register Access (BRAC B9h), Write Register (WRR 01h), Bank Register Read (BRRD 16h) and Bank Register Write (BRWR 17h)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "The Bank Address register supplies additional high order bits of the main flash array byte boundary address for legacy commands that supply only the low order 24 bits of address. The Bank Address is used as the high bits of address (above A23) for all 3-byte address commands when EXTADD = 0. The Bank Address is not used when EXTADD = 1 and traditional 3-byte address commands are instead required to provide all four bytes of address."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Table 32    Bank Address Register (BAR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "EXTADD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Extended Address Enable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "0b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "1 = 4-byte (32-bits) addressing required from command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "0 = 3-byte (24-bits) addressing from command + Bank Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "6 to 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "00000b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "BA24"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Bank Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "A24 for 256-Mb device, RFU for lower density device"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Bank Address Register",
        "Text": "Extended Address (EXTADD) BAR[7]: EXTADD controls the address field size for legacy SPI commands. By default (power up reset, hardware reset, and software reset), it is cleared to ‘0’ for 3-bytes (24-bits) of address. When set to ‘1’, the legacy commands will require 4 bytes (32 bits) for the address field. This is a volatile bit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Related commands: ECC Read (ECCRD 18h). ECCSR does not have user programmable non-volatile bits. All defined bits are volatile read only status. The default state of these bits are set by hardware. See “Automatic ECC” on page 106."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "The status of ECC in each ECC unit is provided by the 8-bit ECC Status Register (ECCSR). The ECC Register Read command is written followed by an ECC unit address. The contents of the status register then indicates, for the selected ECC unit, whether there is an error in the ECC unit eight bit error correction code, the ECC unit of 16 Bytes of data, or that ECC is disabled for that ECC unit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Table 33   ECC Status Register (ECCSR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "7 to 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "EECC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Error in ECC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "1 = Single Bit Error found in the ECC unit eight bit error correction code 0 = No error."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "EECCD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Error in ECC unit data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "1 = Single Bit Error corrected in ECC unit data."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "0 = No error."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "ECCDI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "ECC Disabled"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "1 = ECC is disabled in the selected ECC unit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "0 = ECC is enabled in the selected ECC unit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "ECCSR[2] = 1 indicates an error was corrected in the ECC. ECCSR[1] = 1 indicates an error was corrected in the ECC unit data. ECCSR[0] = 1 indicates the ECC is disabled. The default state of “0” for all these bits indicates no failures and ECC is enabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ECC Status Register (ECCSR)",
        "Text": "ECCSR[7:3] are reserved. These have undefined high or low values that can change from one ECC status read to another. These bits should be treated as “don’t care” and ignored by any software reading status."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Related commands: ASP Read (ASPRD 2Bh) and ASP Program (ASPP 2Fh)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "The ASP register is a 16-bit OTP memory location used to permanently configure the behavior of Advanced Sector Protection (ASP) features."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Table 34    ASP Register (ASPR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "15 to 9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Note [47]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Note [47]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "PWDMLB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Password Protection Mode Lock Bit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "0 = Password Protection Mode permanently enabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "1 = Password Protection Mode not permanently enabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Default value depends on ordering part number, see “Initial delivery state” on page 148."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Default value depends on ordering part number, see “Initial delivery state” on page 148."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Table 34   ASP Register (ASPR) (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "PSTMLB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Persistent Protection Mode Lock Bit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "0 = Persistent Protection Mode permanently enabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "1 = Persistent Protection Mode not permanently enabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Default value depends on ordering part number, see “Initial delivery state” on page 148.Reserved for Future Use (RFU) ASPR[15:3, 0].Password Protection Mode Lock Bit (PWDMLB) ASPR[2]: When programmed to 0, the Password Protection Mode is permanently selected.Persistent Protection Mode Lock Bit (PSTMLB) ASPR[1]: When programmed to 0, the Persistent Protection Mode is permanently selected. PWDMLB and PSTMLB are mutually exclusive, only one may be programmed to ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Default value depends on ordering part number, see “Initial delivery state” on page 148."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Reserved for Future Use (RFU) ASPR[15:3, 0]."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Password Protection Mode Lock Bit (PWDMLB) ASPR[2]: When programmed to 0, the Password Protection Mode is permanently selected."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "ASP Register (ASPR)",
        "Text": "Persistent Protection Mode Lock Bit (PSTMLB) ASPR[1]: When programmed to 0, the Persistent Protection Mode is permanently selected. PWDMLB and PSTMLB are mutually exclusive, only one may be programmed to ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "Related commands: Password Read (PASSRD E7h) and Password Program (PASSP E8h)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "Table 35   Password Register (PASS)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "63 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "PWD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "Hidden Password"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "FFFFFFFF- FFFFFFFFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "Password Register (PASS)",
        "Text": "Non-volatile OTP storage of 64 bit password. The password is no longer readable after the password protection mode is selected by programming ASP register bit ‘2’ to ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Related commands: PPB Lock Read (PLBRD A7h, PLBWR A6h)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Table 36   PPB Lock Register (PPBL)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "7 to 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "PPBLOCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Protect PPB Array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "Persistent Protection mode = 1 Password Protection mode = 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "0 = PPB array protected until next power cycle or hardware reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Lock Register (PPBL)",
        "Text": "1 = PPB array may be programmed or erased."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "Related commands: PPB Read (PPBRD E2h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "Table 37    PPB Access Register (PPBAR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "7 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "PPB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "Read or Program per sector PPB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "00h = PPB for the sector addressed by the PPBRD or PPBP command is programmed to 0, protecting that sector from program or erase operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "PPB Access Register (PPBAR)",
        "Text": "FFh = PPB for the sector addressed by the PPBRD or PPBP command is erased to 1, not protecting that sector from program or erase operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "Related commands: DYB Read (DYBRD E0h) and DYB Program (DYBP E1h)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "Table 38   DYB Access Register (DYBAR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "7 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "DYB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "Read or Write per sector DYB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "00h = DYB for the sector addressed by the DYBRD or DYBP command is cleared to 0, protecting that sector from program or erase operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "DYB Access Register (DYBAR)",
        "Text": "FFh = DYB for the sector addressed by the DYBRD or DYBP command is set to 1, not protecting that sector from program or erase operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Related commands: Program NVDLR (PNVDLR 43h), Write VDLR (WVDLR 4Ah), Data Learning Pattern Read (DLPRD 41h)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "The Data Learning Pattern (DLP) resides in an 8-bit Non-Volatile Data Learning Register (NVDLR) as well as an 8-bit Volatile Data Learning Register (VDLR). When shipped from Infineon, the NVDLR value is 00h. Once programmed, the NVDLR cannot be reprogrammed or erased; a copy of the data pattern in the NVDLR will also be written to the VDLR. The VDLR can be written to at any time, but on reset or power cycles the data pattern will revert back to what is in the NVDLR. During the learning phase described in the SPI DDR modes, the DLP will come from the VDLR. Each IO will output the same DLP value for every clock edge. For example, if the DLP is 34h (or binary 00110100) then during the first clock edge all IO’s will output 0; subsequently, the 2nd clock edge all I/O’s will output 0, the 3rd will output 1, etc."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "When the VDLR value is 00h, no preamble data pattern is presented during the dummy phase in the DDR commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Table 39    Non-Volatile Data Learning Register (NVDLR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "7 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "NVDLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Non-Volatile Data Learning Pattern"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "OTP value that may be transferred to the host during DDR read command latency (dummy) cycles to provide a training pattern to help the host more accurately center the data capture point in the received data bits."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Table 40    Volatile Data Learning Register (NVDLR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "7 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "VDLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Volatile Data Learning Pattern"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Takes the value of NVDLR during POR or Reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Volatile copy of the NVDLP used to enable and deliver the Data Learning Pattern (DLP) to the outputs. The VDLP may be changed by the host during system operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Registers",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Embedded algorithm performance tables"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Table 41    Program and Erase performance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Symbol"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Typ[48]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Max[49]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "tW"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "WRR Write Time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "140"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "500"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "ms"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "tPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Page Programming (512 bytes) Page Programming (256 bytes)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "340"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "250"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "750"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "750[50]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "tSE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Sector Erase Time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "(64-KB / 4-KB physical sectors)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "130"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "650[51]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "ms"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Sector Erase Time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "(64 KB Top/Bottom: logical sector = 16 x 4-KB physical sectors)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "2,080"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "10,400"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "ms"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Sector Erase Time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "(256-KB logical sectors = 4 x 64-KB physical sectors)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "520"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "2600"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "ms"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "tBE tBE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Bulk Erase Time (S25FL128S)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "33"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "165"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "sec"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Bulk Erase Time (S25FL256S)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "66"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "330"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "sec"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Typical program and erase times assume the following conditions: 25°C, VCC = 3.0V; 10,000 cycles; checker- board data pattern.Under worst case conditions of 90°C; 100,000 cycles max.Maximum value also applies to OTPP, PPBP, ASPP, and PASSP programming commands.Maximum value also applies to the PPBE erase command.Table 42    Program Suspend AC parametersParameterMinTypicalMaxUnitCommentsProgram Suspend Latency (tPSL)––40µsThe time from Program Suspend command until the WIP bit is 0Program Resume to next Program Suspend (tPRS)0.06100–µsMinimum is the time needed to issue the next Program Suspend command but ≥ typical periods are needed for Program to progress to completionTable 43    Erase Suspend AC parametersParameterMinTypicalMaxUnitCommentsErase Suspend Latency (tESL)––45µsThe time from Erase Suspend command until the WIP bit is 0Erase Resume to next Erase Suspend (tERS)0.06100–µsMinimum is the time needed to issue the next Erase Suspend command but ≥ typical periods are needed for the Erase to progress to completion"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Typical program and erase times assume the following conditions: 25°C, VCC = 3.0V; 10,000 cycles; checker- board data pattern."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Under worst case conditions of 90°C; 100,000 cycles max."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Maximum value also applies to OTPP, PPBP, ASPP, and PASSP programming commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Maximum value also applies to the PPBE erase command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Table 42    Program Suspend AC parameters"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Typical"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Comments"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Program Suspend Latency (tPSL)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "The time from Program Suspend command until the WIP bit is 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Program Resume to next Program Suspend (tPRS)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "0.06"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Minimum is the time needed to issue the next Program Suspend command but ≥ typical periods are needed for Program to progress to completion"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Table 43    Erase Suspend AC parameters"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Typical"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Comments"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Erase Suspend Latency (tESL)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "45"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "The time from Erase Suspend command until the WIP bit is 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Erase Resume to next Erase Suspend (tERS)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "0.06"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Embedded algorithm performance tables",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Minimum is the time needed to issue the next Erase Suspend command but ≥ typical periods are needed for the Erase to progress to completion"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "SPI DDR Data Learning Registers",
        "Text": "Secure silicon region (OTP)The device has a 1024-byte One Time Program (OTP) address space that is separate from the main flash array. The OTP area is divided into 32, individually lockable, 32-byte aligned and length regions.The OTP memory space is intended for increased system security. OTP values can “mate” a flash component with the system CPU/ASIC to prevent device substitution. See “OTP address space” on page 49, “One Time Program Array commands” on page 118, and “OTP Read (OTPR 4Bh)” on page 118.Reading OTP memory spaceThe OTP Read command uses the same protocol as Fast Read. OTP Read operations outside the valid 1-KB OTP address range will yield indeterminate data.Programming OTP memory spaceThe protocol of the OTP programming command is the same as Page Program. The OTP Program command can be issued multiple times to any given OTP address, but this address space can never be erased.Automatic ECC is programmed on the first programming operation to each 16-byte region. Programming within a 16-byte region more than once disables the ECC. It is recommended to program each 16-byte portion of each 32-byte region once so that ECC remains enabled to provide the best data integrity.The valid address range for OTP Program is depicted in Figure 43. OTP Program operations outside the valid OTP address range will be ignored and the WEL in SR1 will remain HIGH (set to 1). OTP Program operations while FREEZE = 1 will fail with P_ERR in SR1 set to ‘1’.Infineon programmed random numberInfineon standard practice is to program the low order 16 bytes of the OTP memory space (locations 0x0 to 0xF) with a 128-bit random number using the Linear Congruential Random Number method. The seed value for the algorithm is a random number concatenated with the day and time of tester insertion.Lock bytesThe LSb of each Lock byte protects the lowest address region related to the byte, the MSb protects the highest address region related to the byte. The next higher address byte similarly protects the next higher eight regions. The LSb bit of the lowest address Lock Byte protects the higher address 16 bytes of the lowest address region. In other words, the LSb of location 0x10 protects all the Lock Bytes and RFU bytes in the lowest address region from further programming. See “OTP address space” on page 49.Write Enable commandThe Write Enable (WREN) command must be written prior to any command that modifies non-volatile data. The WREN command sets the Write Enable Latch (WEL) bit. The WEL bit is cleared to ‘0’ (disables writes) during power-up, hardware reset, or after the device completes the following commands:ResetPage Program (PP)Sector Erase (SE)Bulk Erase (BE)Write Disable (WRDI)Write Registers (WRR)Quad-input Page Programming (QPP)OTP Byte Programming (OTPP)Block protectionThe Block Protect bits (Status Register bits BP2, BP1, BP0) in combination with the Configuration Register TBPROT bit can be used to protect an address range of the main flash array from program and erase operations. The size of the range is determined by the value of the BP bits and the upper or lower starting point of the range is selected by the TBPROT bit of the configuration register.Table 44    Upper array start of protection (TBPROT = 0)Status Register contentProtected fraction of memory arrayProtected memory (KB)BP2BP1BP0FL128S 128 MbFL256S 256 Mb000None00001Upper 64th256512010Upper 32nd5121024011Upper 16th10242048100Upper 8th20484096101Upper 4th40968192110Upper half819216384111All sectors1638432768Table 45    Lower array start of protection (TBPROT = 1)Status Register contentProtected fraction of memory arrayProtected memory (KB)BP2BP1BP0FL128S 128 MbFL256S 256 Mb000None00001Lower 64th256512010Lower 32nd5121024011Lower 16th10242048100Lower 8th20484096101Lower 4th40968192110Lower half819216384111All sectors1638432768When Block Protection is enabled (i.e., any BP2-0 are set to 1), Advanced Sector Protection (ASP) can still be used to protect sectors not protected by the Block Protection scheme. In the case that both ASP and Block Protection are used on the same sector the logical OR of ASP and Block Protection related to the sector is used. Recommen- dation: ASP and Block Protection should not be used concurrently. Use one or the other, but not both.Freeze bitBit 0 of the Configuration Register is the FREEZE bit. The FREEZE bit locks the BP2-0 bits in Status Register 1 and the TBPROT bit in the Configuration Register to their value at the time the FREEZE bit is set to ‘1’. Once the FREEZE bit has been written to a logic ‘1’ it cannot be cleared to a logic ‘0’ until a power-on-reset is executed. As long as the FREEZE bit is cleared to logic ‘0’ the status register BP bits and the TBPROT bit of the Configuration Register are writable. The FREEZE bit also protects the entire OTP memory space from programming when set to ‘1’. Any attempt to change the BP bits with the WRR command while FREEZE = 1 is ignored and no error status is set.Write Protect signalThe Write Protect (WP#) input in combination with the Status Register Write Disable (SRWD) bit provide hardware input signal controlled protection. When WP# is LOW and SRWD is set to ‘1’, the Status and Configuration register is protected from alteration. This prevents disabling or changing the protection defined by the Block Protect bits.Advanced sector protectionAdvanced Sector Protection (ASP) is the name used for a set of independent hardware and software methods used to disable or enable programming or erase operations, individually, in any or all sectors. An overview of these methods is shown in Figure 44.PPB N-1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Secure silicon region (OTP)",
        "Text": "The device has a 1024-byte One Time Program (OTP) address space that is separate from the main flash array. The OTP area is divided into 32, individually lockable, 32-byte aligned and length regions."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Secure silicon region (OTP)",
        "Text": "The OTP memory space is intended for increased system security. OTP values can “mate” a flash component with the system CPU/ASIC to prevent device substitution. See “OTP address space” on page 49, “One Time Program Array commands” on page 118, and “OTP Read (OTPR 4Bh)” on page 118."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Secure silicon region (OTP)",
        "Text": "Reading OTP memory spaceThe OTP Read command uses the same protocol as Fast Read. OTP Read operations outside the valid 1-KB OTP address range will yield indeterminate data.Programming OTP memory spaceThe protocol of the OTP programming command is the same as Page Program. The OTP Program command can be issued multiple times to any given OTP address, but this address space can never be erased.Automatic ECC is programmed on the first programming operation to each 16-byte region. Programming within a 16-byte region more than once disables the ECC. It is recommended to program each 16-byte portion of each 32-byte region once so that ECC remains enabled to provide the best data integrity.The valid address range for OTP Program is depicted in Figure 43. OTP Program operations outside the valid OTP address range will be ignored and the WEL in SR1 will remain HIGH (set to 1). OTP Program operations while FREEZE = 1 will fail with P_ERR in SR1 set to ‘1’.Infineon programmed random numberInfineon standard practice is to program the low order 16 bytes of the OTP memory space (locations 0x0 to 0xF) with a 128-bit random number using the Linear Congruential Random Number method. The seed value for the algorithm is a random number concatenated with the day and time of tester insertion.Lock bytesThe LSb of each Lock byte protects the lowest address region related to the byte, the MSb protects the highest address region related to the byte. The next higher address byte similarly protects the next higher eight regions. The LSb bit of the lowest address Lock Byte protects the higher address 16 bytes of the lowest address region. In other words, the LSb of location 0x10 protects all the Lock Bytes and RFU bytes in the lowest address region from further programming. See “OTP address space” on page 49."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Reading OTP memory space",
        "Text": "The OTP Read command uses the same protocol as Fast Read. OTP Read operations outside the valid 1-KB OTP address range will yield indeterminate data."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Programming OTP memory space",
        "Text": "The protocol of the OTP programming command is the same as Page Program. The OTP Program command can be issued multiple times to any given OTP address, but this address space can never be erased."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Programming OTP memory space",
        "Text": "Automatic ECC is programmed on the first programming operation to each 16-byte region. Programming within a 16-byte region more than once disables the ECC. It is recommended to program each 16-byte portion of each 32-byte region once so that ECC remains enabled to provide the best data integrity."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Programming OTP memory space",
        "Text": "The valid address range for OTP Program is depicted in Figure 43. OTP Program operations outside the valid OTP address range will be ignored and the WEL in SR1 will remain HIGH (set to 1). OTP Program operations while FREEZE = 1 will fail with P_ERR in SR1 set to ‘1’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Infineon programmed random number",
        "Text": "Infineon standard practice is to program the low order 16 bytes of the OTP memory space (locations 0x0 to 0xF) with a 128-bit random number using the Linear Congruential Random Number method. The seed value for the algorithm is a random number concatenated with the day and time of tester insertion."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Lock bytes",
        "Text": "The LSb of each Lock byte protects the lowest address region related to the byte, the MSb protects the highest address region related to the byte. The next higher address byte similarly protects the next higher eight regions. The LSb bit of the lowest address Lock Byte protects the higher address 16 bytes of the lowest address region. In other words, the LSb of location 0x10 protects all the Lock Bytes and RFU bytes in the lowest address region from further programming. See “OTP address space” on page 49."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Enable command",
        "Text": "The Write Enable (WREN) command must be written prior to any command that modifies non-volatile data. The WREN command sets the Write Enable Latch (WEL) bit. The WEL bit is cleared to ‘0’ (disables writes) during power-up, hardware reset, or after the device completes the following commands:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Enable command",
        "Text": "ResetPage Program (PP)Sector Erase (SE)Bulk Erase (BE)Write Disable (WRDI)Write Registers (WRR)Quad-input Page Programming (QPP)OTP Byte Programming (OTPP)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Enable command",
        "Text": "Reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Enable command",
        "Text": "Page Program (PP)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Enable command",
        "Text": "Sector Erase (SE)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Enable command",
        "Text": "Bulk Erase (BE)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Enable command",
        "Text": "Write Disable (WRDI)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Enable command",
        "Text": "Write Registers (WRR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Enable command",
        "Text": "Quad-input Page Programming (QPP)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Enable command",
        "Text": "OTP Byte Programming (OTPP)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "The Block Protect bits (Status Register bits BP2, BP1, BP0) in combination with the Configuration Register TBPROT bit can be used to protect an address range of the main flash array from program and erase operations. The size of the range is determined by the value of the BP bits and the upper or lower starting point of the range is selected by the TBPROT bit of the configuration register."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Table 44    Upper array start of protection (TBPROT = 0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Status Register content"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Protected fraction of memory array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Protected memory (KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "BP2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "BP1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "BP0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "FL128S 128 Mb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "FL256S 256 Mb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "None"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Upper 64th"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "256"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "512"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Upper 32nd"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "512"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1024"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Upper 16th"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1024"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "2048"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Upper 8th"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "2048"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "4096"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Upper 4th"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "4096"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "8192"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Upper half"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "8192"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "16384"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "All sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "16384"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "32768"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Table 45    Lower array start of protection (TBPROT = 1)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Status Register content"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Protected fraction of memory array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Protected memory (KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "BP2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "BP1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "BP0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "FL128S 128 Mb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "FL256S 256 Mb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "None"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Lower 64th"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "256"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "512"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Lower 32nd"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "512"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1024"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Lower 16th"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1024"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "2048"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Lower 8th"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "2048"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "4096"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Lower 4th"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "4096"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "8192"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Lower half"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "8192"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "16384"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "All sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "16384"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "32768"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "When Block Protection is enabled (i.e., any BP2-0 are set to 1), Advanced Sector Protection (ASP) can still be used to protect sectors not protected by the Block Protection scheme. In the case that both ASP and Block Protection are used on the same sector the logical OR of ASP and Block Protection related to the sector is used. Recommen- dation: ASP and Block Protection should not be used concurrently. Use one or the other, but not both."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Block protection",
        "Text": "Freeze bitBit 0 of the Configuration Register is the FREEZE bit. The FREEZE bit locks the BP2-0 bits in Status Register 1 and the TBPROT bit in the Configuration Register to their value at the time the FREEZE bit is set to ‘1’. Once the FREEZE bit has been written to a logic ‘1’ it cannot be cleared to a logic ‘0’ until a power-on-reset is executed. As long as the FREEZE bit is cleared to logic ‘0’ the status register BP bits and the TBPROT bit of the Configuration Register are writable. The FREEZE bit also protects the entire OTP memory space from programming when set to ‘1’. Any attempt to change the BP bits with the WRR command while FREEZE = 1 is ignored and no error status is set.Write Protect signalThe Write Protect (WP#) input in combination with the Status Register Write Disable (SRWD) bit provide hardware input signal controlled protection. When WP# is LOW and SRWD is set to ‘1’, the Status and Configuration register is protected from alteration. This prevents disabling or changing the protection defined by the Block Protect bits."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Freeze bit",
        "Text": "Bit 0 of the Configuration Register is the FREEZE bit. The FREEZE bit locks the BP2-0 bits in Status Register 1 and the TBPROT bit in the Configuration Register to their value at the time the FREEZE bit is set to ‘1’. Once the FREEZE bit has been written to a logic ‘1’ it cannot be cleared to a logic ‘0’ until a power-on-reset is executed. As long as the FREEZE bit is cleared to logic ‘0’ the status register BP bits and the TBPROT bit of the Configuration Register are writable. The FREEZE bit also protects the entire OTP memory space from programming when set to ‘1’. Any attempt to change the BP bits with the WRR command while FREEZE = 1 is ignored and no error status is set."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Write Protect signal",
        "Text": "The Write Protect (WP#) input in combination with the Status Register Write Disable (SRWD) bit provide hardware input signal controlled protection. When WP# is LOW and SRWD is set to ‘1’, the Status and Configuration register is protected from alteration. This prevents disabling or changing the protection defined by the Block Protect bits."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Advanced Sector Protection (ASP) is the name used for a set of independent hardware and software methods used to disable or enable programming or erase operations, individually, in any or all sectors. An overview of these methods is shown in Figure 44."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "PPB N-1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "64-bit Password"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "(One Time Protect)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "PPB N"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "DYB N-2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "DYB N-1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "DYB N"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "2) PPB are programmed individually 3) DYB are volatile bits but erased as a group"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "1) N = Highest Address Sector,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "a sector is protected if its PPB =’0’ or its DYB = ‘0’"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Dynamic Protection Bits (DYB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Persistent Protection Bits (PPB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "PPB 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Memory Array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "7) Persistent Method only allows PPB Lock to be cleared to ‘0’ to prevent program or erase of PPB bits. Power off or hardware reset required to set PPB Lock to ‘1’"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "PPB Lock bit is volatile and defaults to ‘1’ (persistent mode), or ‘0’ (password mode) upon resetPPB Lock = ‘0’ locks all PPBs to their current state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "PPB Lock bit is volatile and defaults to ‘1’ (persistent mode), or ‘0’ (password mode) upon reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "PPB Lock = ‘0’ locks all PPBs to their current state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "6) Password Method requires a password to set PPB Lock to ‘1’ to enable program or erase of PPB bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "PBB Lock Bit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "PPB N-2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Sector N"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Sector N -1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Sector N -2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "PPB 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "PPB 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "DYB 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "DYB 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "DYB 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Sector 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Sector 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Sector 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "‘0’ = PPBs locked"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "‘1’=PPBs unlocked"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Block Protection and ASP protection settings for each sector are logically OR’d to define the protection for each sector, i.e. if either mechanism is protecting a sector the sector cannot be programmed or erased. See “Block protection” on page 64 for full details of the BP2-0 bits."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "ASP Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "One Time Programmable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Password Method"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "(ASPR[2]=0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Persistent Method"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "(ASPR[1]=0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Figure 44   Advanced sector protection overview"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "Every main flash array sector has a non-volatile (PPB) and a volatile (DYB) protection bit associated with it. When either bit is 0, the sector is protected from program and erase operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "The PPB bits are protected from program and erase when the PPB Lock bit is ‘0’. There are two methods for managing the state of the PPB Lock bit, Persistent Protection and Password Protection."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "The Persistent Protection method sets the PPB Lock bit to ‘1’ during POR, or Hardware Reset so that the PPB bits are unprotected by a device reset. There is a command to clear the PPB Lock bit to ‘0’ to protect the PPB. There is no command in the Persistent Protection method to set the PPB Lock bit to 1, therefore the PPB Lock bit will remain at ‘0’ until the next power-off or hardware reset. The Persistent Protection method allows boot code the option of changing sector protection by programming or erasing the PPB, then protecting the PPB from further change for the remainder of normal system operation by clearing the PPB Lock bit to ‘0’. This is sometimes called Boot-code controlled sector protection."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "The Password method clears the PPB Lock bit to ‘0’ during POR, or Hardware Reset to protect the PPB. A 64-bit password may be permanently programmed and hidden for the password method. A command can be used to provide a password for comparison with the hidden password. If the password matches, the PPB Lock bit is set to ‘1’ to unprotect the PPB. A command can be used to clear the PPB Lock bit to ‘0’. This method requires use of a password to control PPB protection."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "The selection of the PPB Lock bit management method is made by programming OTP bits in the ASP Register so as to permanently select the method used."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "ASP RegisterThe ASP register is used to permanently configure the behavior of Advanced Sector Protection (ASP) features (seeTable 34).As shipped from the factory, all devices default ASP to the Persistent Protection mode, with all sectors unpro- tected, when power is applied. The device programmer or host system must then choose which sector protection method to use. Programming either of the, one-time programmable, Protection Mode Lock Bits, locks the part permanently in the selected mode:ASPR[2:1] = 11 = No ASP mode selected, Persistent Protection Mode is the default.ASPR[2:1] = 10 = Persistent Protection Mode permanently selected.ASPR[2:1] = 01 = Password Protection Mode permanently selected.ASPR[2:1] = 00 = Illegal condition, attempting to program both bits to ‘0’ results in a programming failure.ASP register programming rules:If the password mode is chosen, the password must be programmed prior to setting the Protection Mode Lock Bits.Once the Protection Mode is selected, the Protection Mode Lock Bits are permanently protected from pro- gramming and no further changes to the ASP register is allowed.The programming time of the ASP Register is the same as the typical page programming time. The system can determine the status of the ASP register programming operation by reading the WIP bit in the Status Register. See “Status Register 1 (SR1)” on page 51 for information on WIP.After selecting a sector protection method, each sector can operate in each of the following states:Dynamically Locked — A sector is protected and can be changed by a simple command.Persistently Locked — A sector is protected and cannot be changed if its PPB Bit is ‘0’.Unlocked — The sector is unprotected and can be changed by a simple command.Persistent protection bitsThe Persistent Protection Bits (PPB) are located in a separate non-volatile flash array. One of the PPB bits is related to each sector. When a PPB is 0, its related sector is protected from program and erase operations. The PPB are programmed individually but must be erased as a group, similar to the way individual words may be programmed in the main array but an entire sector must be erased at the same time. The PPB have the same program and erase endurance as the main flash memory array. Preprogramming and verification prior to erasure are handled by the device.Programming a PPB bit requires the typical page programming time. Erasing all the PPBs requires typical sector erase time. During PPB bit programming and PPB bit erasing, status is available by reading the Status register. Reading of a PPB bit requires the initial access time of the device.Notes:Each PPB is individually programmed to ‘0’ and all are erased to ‘1’ in parallel.If the PPB Lock bit is 0, the PPB Program or PPB Erase command does not execute and fails without programming or erasing the PPB.The state of the PPB for a given sector can be verified by using the PPB Read command.Dynamic protection bitsDynamic Protection Bits are volatile and unique for each sector and can be individually modified. DYB only control the protection for sectors that have their PPB set to ‘1’. By issuing the DYB Write command, a DYB is cleared to ‘0’ or set to ‘1’, thus placing each sector in the protected or unprotected state respectively. This feature allows software to easily protect sectors against inadvertent changes, yet does not prevent the easy removal of protection when changes are needed. The DYBs can be set or cleared as often as needed as they are volatile bits.PPB Lock Bit (PPBL[0])The PPB Lock Bit is a volatile bit for protecting all PPB bits. When cleared to 0, it locks all PPBs and when set to 1, it allows the PPBs to be changed.The PLBWR command is used to clear the PPB Lock bit to ‘0’. The PPB Lock Bit must be cleared to ‘0’ only after all the PPBs are configured to the desired settings.In Persistent Protection mode, the PPB Lock is set to ‘1’ during POR or a hardware reset. When cleared to 0, no software command sequence can set the PPB Lock bit to 1, only another hardware reset or power-up can set the PPB Lock bit.In the Password Protection mode, the PPB Lock bit is cleared to ‘0’ during POR or a hardware reset. The PPB Lock bit can only be set to ‘1’ by the Password Unlock command.Sector protection states summaryEach sector can be in one of the following protection states:Unlocked — The sector is unprotected and protection can be changed by a simple command. The protection state defaults to unprotected after a power cycle, software reset, or hardware reset.Dynamically Locked — A sector is protected and protection can be changed by a simple command. The protection state is not saved across a power cycle or reset.Persistently Locked — A sector is protected and protection can only be changed if the PPB Lock Bit is set to ‘1’. The protection state is non-volatile and saved across a power cycle or reset. Changing the protection state requires programming and or erase of the PPB bits.Table 46    Sector protection statesProtection bit valuesSector statePPB LockPPBDYB111Unprotected – PPB and DYB are changeable110Protected – PPB and DYB are changeable101Protected – PPB and DYB are changeable100Protected – PPB and DYB are changeable011Unprotected – PPB not changeable, DYB is changeable010Protected – PPB not changeable, DYB is changeable001Protected – PPB not changeable, DYB is changeable000Protected – PPB not changeable, DYB is changeablePersistent Protection modeThe Persistent Protection method sets the PPB Lock bit to ‘1’ during POR or Hardware Reset so that the PPB bits are unprotected by a device hardware reset. Software reset does not affect the PPB Lock bit. The PLBWR command can clear the PPB Lock bit to ‘0’ to protect the PPB. There is no command to set the PPB Lock bit therefore the PPB Lock bit will remain at ‘0’ until the next power-off or hardware reset.Password Protection modePassword Protection mode allows an even higher level of security than the Persistent Sector Protection Mode, by requiring a 64-bit password for unlocking the PPB Lock bit. In addition to this password requirement, after power up and hardware reset, the PPB Lock bit is cleared to ‘0’ to ensure protection at power-up. Successful execution of the Password Unlock command by entering the entire password clears the PPB Lock bit, allowing for sector PPB modifications.Password Protection notes:Once the Password is programmed and verified, the Password Mode (ASPR[2] = 0) must be set in order to prevent reading the password.The Password Program Command is only capable of programming ‘0’s. Programming a ‘1’ after a cell is programmed as a ‘0’ results in the cell left as a ‘0’ with no programming error set.The password is all ‘1’s when shipped from Infineon. It is located in its own memory space and is accessible through the use of the Password Program and Password Read commands.All 64-bit password combinations are valid as a password.The Password Mode, once programmed, prevents reading the 64-bit password and further password programming. All further program and read commands to the password region are disabled and these commands are ignored. There is no means to verify what the password is after the Password Mode Lock Bit is selected. Password verification is only allowed before selecting the Password Protection mode.The Protection Mode Lock Bits are not erasable.The exact password must be entered in order for the unlocking function to occur. If the password unlock command provided password does not match the hidden internal password, the unlock operation fails in the same manner as a programming operation on a protected sector. The P_ERR bit is set to one and the WIP Bit remains set. In this case it is a failure to change the state of the PPB Lock bit because it is still protected by the lack of a valid password.The Password Unlock command cannot be accepted any faster than once every 100 µs ± 20 µs. This makes it take an unreasonably long time (58 million years) for a hacker to run through all the 64-bit combinations in an attempt to correctly match a password. The Read Status Register 1 command may be used to read the WIP bit to determine when the device has completed the password unlock command or is ready to accept a new password command. When a valid password is provided the password unlock command does not insert the 100 µs delay before returning the WIP bit to ‘0’.If the password is lost after selecting the Password Mode, there is no way to set the PPB Lock bit.ECC status may only be read from sectors that are readable. In read protection mode the addresses are forced to the boot sector address. ECC status is shown in that sector while read protection mode is active.CommandsAll communication between the host system and S25FL128S and S25FL256S memory devices is in the form of units called commands.All commands begin with an instruction that selects the type of information transfer or device operation to be performed. Commands may also have an address, instruction modifier, latency period, data transfer to the memory, or data transfer from the memory. All instruction, address, and data information is transferred serially between the host system and memory device.All instructions are transferred from host to memory as a single bit serial sequence on the SI signal.Single bit wide commands may provide an address or data sent only on the SI signal. Data may be sent back to the host serially on SO signal.Dual or Quad Output commands provide an address sent to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.Dual or Quad Input/Output (I/O) commands provide an address sent from the host as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3.Commands are structured as follows:Each command begins with an eight bit (byte) instruction.The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The address may be either a 24-bit or 32-bit byte boundary address.The Serial Peripheral Interface with Multiple IO provides the option for each transfer of address and data infor- mation to be done one, two, or four bits in parallel. This enables a trade off between the number of signal connections (IO bus width) and the speed of information transfer. If the host system can support a two or four bit wide IO bus the memory performance can be increased by using the instructions that provide parallel two bit (dual) or parallel four bit (Quad) transfers.The width of all transfers following the instruction are determined by the instruction sent.All single bits or parallel bit groups are transferred in most to least significant bit order.Some instructions send instruction modifier (mode) bits following the address to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands.The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host.Read latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles).All instruction, address, mode, and data information is transferred in byte granularity. Addresses are shifted into the device with the most significant byte first. All data is transferred with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e., the byte address increments.All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions. While a program, erase, or write operation is in progress, it is recommended to check that the Write-In Progress (WIP) bit is ‘0’ before issuing most commands to the device, to ensure the new command can be accepted.Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful.Although host software in some cases is used to directly control the SPI interface signals, the hardware interfaces of the host system and the memory device generally handle the details of signal relationships and timing. For this reason, signal relationships and timing are not covered in detail within this software interface focused section of the document. Instead, the focus is on the logical sequence of bits transferred in each command rather than the signal timing and relationships. Following are some general signal relationship descriptions to keep in mind. For additional information on the bit level format and signal timing relationships of commands, see “Command protocol” on page 21.The host always controls the Chip Select (CS#), Serial Clock (SCK), and Serial Input (SI) - SI for single bit wide transfers. The memory drives Serial Output (SO) for single bit read transfers. The host and memory alternately drive the IO0-IO3 signals during Dual and Quad transfers.All commands begin with the host selecting the memory by driving CS# LOW before the first rising edge of SCK. CS# is kept LOW throughout a command and when CS# is returned high the command ends. Generally, CS# remains LOW for 8-bit transfer multiples to transfer byte granularity information. Some commands will not be accepted if CS# is returned HIGH not at an 8-bit boundary.Command set summaryExtended addressingTo accommodate addressing above 128 Mb, there are three options:New instructions are provided with 4-byte address, used to access up to 32 Gb of memory.Instruction nameDescriptionCode (Hex)4FAST_READRead Fast (4-byte address)0C4READRead (4-byte address)134DORRead Dual Out (4-byte address)3C4QORRead Quad Out (4-byte address)6C4DIORDual I/O Read (4-byte address)BC4QIORQuad I/O Read (4-byte address)EC4DDRFRRead DDR Fast (4-byte address)0E4DDRDIORDDR Dual I/O Read (4-byte address)BE4DDRQIORDDR Quad I/O Read (4-byte address)EE4PPPage Program (4-byte address)124QPPQuad Page Program (4-byte address)344P4EParameter 4-KB Erase (4-byte address)214SEErase 64/256 KB (4-byte address)DCFor backward compatibility to the 3-byte address instructions, the standard instructions can be used in conjunction with the EXTADD Bit in the Bank Address Register (BAR[7]). By default BAR[7] is cleared to ‘0’ (following power up and hardware reset), to enable 3-byte (24-bit) addressing. When set to 1, the legacy commands are changed to require 4 bytes (32 bits) for the address field. The following instructions can be used in conjunction with EXTADD bit to switch from 3 bytes to 4 bytes of address field.Instruction nameDescriptionCode (Hex)READRead (3-byte address)03FAST_READRead Fast (3-byte address)0BDORRead Dual Out (3-byte address)3BQORRead Quad Out (3-byte address)6BDIORDual I/O Read (3-byte address)BBQIORQuad I/O Read (3-byte address)EBInstruction nameDescriptionCode (Hex)DDRFRRead DDR Fast (3-byte address)0DDDRDIORDDR Dual I/O Read (3-byte address)BDDDRQIORDDR Quad I/O Read (3-byte address)EDPPPage Program (3-byte address)02QPPQuad Page Program (3-byte address)32P4EParameter 4-KB Erase (3-byte address)20SEErase 64 / 256 KB (3-byte address)D8For backward compatibility to the 3-byte addressing, the standard instructions can be used in conjunction with the Bank Address Register:a.The Bank Address Register is used to switch between 128-Mb (16-MB) banks of memory, The standard 3-byte address selects an address within the bank selected by the Bank Address Register.The host system writes the Bank Address Register to access beyond the first 128 Mb of memory.This applies to read, erase, and program commands.a. The Bank Register provides the high order (4th) byte of address, which is used to address the available memory at addresses greater than 16 MB.a. Bank Register bits are volatile.i. On power up, the default is Bank0 (the lowest address 16 MB).a. For Read, the device will continuously transfer out data until the end of the array.There is no bank to bank delay.The Bank Address Register is not updated.The Bank Address Register value is used only for the initial address of an access.Table 47    Bank address mapBank Address Register bitsBankMemory array address range (Hex)Bit 1Bit 00000000000000FFFFFF0110100000001FFFFFFTable 48    S25FL128S and S25FL256S command set (Sorted by function)FunctionCommand nameCommand descriptionInstruction value (Hex)Maximum frequency (MHz)Read Device IdentificationREAD_ID (REMS)Read Electronic Manufacturer Signature90133RDIDRead ID (JEDEC Manufacturer ID and JEDEC CFI)9F133RESRead Electronic SignatureAB50Register AccessRDSR1Read Status Register-105133RDSR2Read Status Register-207133RDCRRead Configuration Register-135133WRRWrite Register (Status-1, Configuration-1)01133WRDIWrite Disable04133WRENWrite Enable06133CLSRClear Status Register-1 - Erase/Program Fail Reset30133ECCRDECC Read (4-byte address)18133ABRDAutoBoot Register Read14133 (QUAD=0)104 (QUAD=1)ABWRAutoBoot Register Write15133BRRDBank Register Read16133BRWRBank Register Write17133BRACBank Register Access(Legacy command formerly used for Deep Power Down)B9133DLPRDData Learning Pattern Read41133PNVDLRProgram NV Data Learning Register43133WVDLRWrite Volatile Data Learning Register4A133Read Flash ArrayREADRead (3- or 4-byte address)0350Read Flash Array4READRead (4-byte address)1350FAST_READFast Read (3- or 4-byte address)0B1334FAST_READFast Read (4-byte address)0C133DDRFRDDR Fast Read (3- or 4-byte address)0D804DDRFRDDR Fast Read (4-byte address)0E80DORRead Dual Out (3- or 4-byte address)3B1044DORRead Dual Out (4-byte address)3C104QORRead Quad Out (3- or 4-byte address)6B1044QORRead Quad Out (4-byte address)6C104DIORDual I/O Read (3- or 4-byte address)BB1044DIORDual I/O Read (4-byte address)BC104DDRDIORDDR Dual I/O Read (3- or 4-byte address)BD80Table 48    S25FL128S and S25FL256S command set (Sorted by function) (continued)FunctionCommand nameCommand descriptionInstruction value (Hex)Maximum frequency (MHz)Read Flash Array4DDRDIORDDR Dual I/O Read (4-byte address)BE80QIORQuad I/O Read (3- or 4-byte address)EB1044QIORQuad I/O Read (4-byte address)EC104DDRQIORDDR Quad I/O Read (3- or 4-byte address)ED804DDRQIORDDR Quad I/O Read (4-byte address)EE80Program Flash ArrayPPPage Program (3- or 4-byte address)021334PPPage Program (4-byte address)12133QPPQuad Page Program (3- or 4-byte address)3280QPPQuad Page Program - Alternate instruction (3- or 4-byte address)38804QPPQuad Page Program (4-byte address)3480PGSPProgram Suspend85133PGRSProgram Resume8A133Erase Flash ArrayP4EParameter 4-KB, sector Erase (3- or 4-byte address)201334P4EParameter 4-KB, sector Erase (4-byte address)21133BEBulk Erase60133BEBulk Erase (alternate command)C7133SEErase 64 KB or 256 KB (3- or 4-byte address)D81334SEErase 64 KB or 256 KB (4-byte address)DC133ERSPErase Suspend75133ERRSErase Resume7A133One Time Program ArrayOTPPOTP Program42133OTPROTP Read4B133Advanced Sector ProtectionDYBRDDYB ReadE0133DYBWRDYB WriteE1133PPBRDPPB ReadE2133PPBPPPB ProgramE3133PPBEPPB EraseE4133ASPRDASP Read2B133ASPPASP Program2F133Advanced Sector ProtectionPLBRDPPB Lock Bit ReadA7133PLBWRPPB Lock Bit WriteA6133PASSRDPassword ReadE7133PASSPPassword ProgramE8133PASSUPassword UnlockE9133Table 48    S25FL128S and S25FL256S command set (Sorted by function) (continued)FunctionCommand nameCommand descriptionInstruction value (Hex)Maximum frequency (MHz)ResetRESETSoftware ResetF0133MBRMode Bit ResetFF133Reserved for Future UseMPMReserved for Multi-I/O-High Perf Mode (MPM)A3133RFUReserved-18Reserved18–RFUReserved-E5ReservedE5–RFUReserved-E6ReservedE6–Read device identificationThere are multiple commands to read information about the device manufacturer, device type, and device features. SPI memories from different vendors have used different commands and formats for reading infor- mation about the memories. The S25FL128S and S25FL256S devices support the three most common device information commands.Register read or writeThere are multiple registers for reporting embedded operation status or controlling device configuration options. There are commands for reading or writing these registers. Registers contain both volatile and non-volatile bits. Non-volatile bits in registers are automatically erased and programmed as a single (write) operation.Monitoring operation statusThe host system can determine when a write, program, erase, suspend or other embedded operation is complete by monitoring the Write in Progress (WIP) bit in the Status Register. The Read from Status Register-1 command provides the state of the WIP bit. The program error (P_ERR) and erase error (E_ERR) bits in the status register indicate whether the most recent program or erase command has not completed successfully. When P_ERR or E_ERR bits are set to one, the WIP bit will remain set to one indicating the device remains busy. Under this condition, only the CLSR, WRDI, RDSR1, RDSR2, and software RESET commands are valid commands. A Clear Status Register (CLSR) followed by a Write Disable (WRDI) command must be sent to return the device to standby state. CLSR clears the WIP, P_ERR, and E_ERR bits. WRDI clears the WEL bit. Alternatively, Hardware Reset, or Software Reset (RESET) may be used to return the device to standby state.ConfigurationThere are commands to read, write, and protect registers that control interface path width, interface timing, interface address length, and some aspects of data protection.Read flash arrayData may be read from the memory starting at any byte boundary. Data bytes are sequentially read from incre- mentally higher byte addresses until the host ends the data transfer by driving CS# input HIGH. If the byte address reaches the maximum address of the memory array, the read will continue at address ‘0’ of the array.There are several different read commands to specify different access latency and data path widths. Double Data Rate (DDR) commands also define the address and data bit relationship to both SCK edges:The Read command provides a single address bit per SCK rising edge on the SI signal with read data returning a single bit per SCK falling edge on the SO signal. This command has ‘0’ latency between the address and the returning data but is limited to a maximum SCK rate of 50 MHz.Other read commands have a latency period between the address and returning data but can operate at higher SCK frequencies. The latency depends on the configuration register latency code.The Fast Read command provides a single address bit per SCK rising edge on the SI signal with read data returning a single bit per SCK falling edge on the SO signal and may operate up to 133 MHz.Dual or Quad Output read commands provide address a single bit per SCK rising edge on the SI / IO0 signal with read data returning two bits, or four bits of data per SCK falling edge on the IO0-IO3 signals.Dual or Quad I/O Read commands provide address two bits or four bits per SCK rising edge with read data returning two bits, or four bits of data per SCK falling edge on the IO0-IO3 signals.Fast (Single), Dual, or Quad Double Data Rate read commands provide address one bit, two bits or four bits per every SCK edge with read data returning one bit, two bits, or four bits of data per every SCK edge on the IO0-IO3 signals. Double Data Rate (DDR) operation is only supported for core and I/O voltages of 3 to 3.6V.Program flash arrayProgramming data requires two commands: Write Enable (WREN), and Page Program (PP or QPP). The Page Program command accepts from 1-byte up to 256 or 512 consecutive bytes of data (page) to be programmed in one operation. Programming means that bits can either be left at ‘1’, or programmed from ‘1’ to ‘0’. Changing bits from ‘0’ to ‘1’ requires an erase operation.Erase flash arrayThe Sector Erase (SE) and Bulk Erase (BE) commands set all the bits in a sector or the entire memory array to ‘1’. A bit needs to be first erased to ‘1’ before programming can change it to a ‘0’. While bits can be individually programmed from a ‘1’ to ‘0’, erasing bits from ‘0’ to ‘1’ must be done on a sector-wide (SE) or array-wide (BE) level.OTP, block protection, and advanced sector protectionThere are commands to read and program a separate One Time Programmable (OTP) array for permanent data such as a serial number. There are commands to control a contiguous group (block) of flash memory array sectors that are protected from program and erase operations. There are commands to control which individual flash memory array sectors are protected from program and erase operations.ResetThere is a command to reset to the default conditions present after power on to the device. There is a command to reset (exit from) the Enhanced Performance Read Modes.ReservedSome instructions are reserved for future use. In this generation of the S25FL128S and S25FL256S some of these command instructions may be unused and not affect device operation, some may have undefined results.Some commands are reserved to ensure that a legacy or alternate source device command is allowed without affect. This allows legacy software to issue some commands that are not relevant for the current generation S25FL128S and S25FL256S devices with the assurance these commands do not cause some unexpected action.Some commands are reserved for use in special versions of the FL-S not addressed by this document or for a future generation. This allows new host memory controller designs to plan the flexibility to issue these command instructions. The command format is defined if known at the time this document revision is published.Identification commandsRead Identification - REMS (Read_ID or REMS 90h)The READ_ID command identifies the Device Manufacturer ID and the Device ID. The command is also referred to as Read Electronic Manufacturer and device Signature (REMS). READ-ID (REMS) is only supported for backward compatibility and should not be used for new software designs. New software designs should instead make use of the RDID command.The command is initiated by shifting on SI the instruction code “90h” followed by a 24-bit address of 00000h. Following this, the Manufacturer ID and the Device ID are shifted out on SO starting at the falling edge of SCK after address. The Manufacturer ID and the Device ID are always shifted out with the MSb first. If the 24-bit address is set to 000001h, then the Device ID is read out first followed by the Manufacturer ID. The Manufacturer ID and Device ID output data toggles between address 000000H and 000001H until terminated by a low to high transition on CS# input. The maximum clock frequency for the READ_ID command is 133 MHz.90hSISOCS#                                                                                                                        32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47SCKCS#SO23 22 21        3  2  1  0MSb7MSbSIADD (1)InstructionSCK0  1  2  3  4  5  6  7  8  9  10  28  29 30 31Device ID6  5  4  3  2  1  0High ImpedanceManufacture ID7  6  5  4  3  2  1  0MSbFigure 45   READ_ID command sequenceTable 49   Read_ID valuesDeviceManufacturer ID (Hex)Device ID (Hex)S25FL128S0117S25FL256S0118Read Identification (RDID 9Fh)The Read Identification (RDID) command provides read access to manufacturer identification, device identifi- cation, and Common Flash Interface (CFI) information. The manufacturer identification is assigned by JEDEC. The CFI structure is defined by JEDEC standard. The device identification and CFI values are assigned by Infineon.The JEDEC Common Flash Interface (CFI) specification defines a device information structure, which allows a vendor-specified software flash management program (driver) to be used for entire families of flash devices. Software support can then be device-independent, JEDEC manufacturer ID independent, forward and backward-compatible for the specified flash device families. System vendors can standardize their flash drivers for long-term software compatibility by using the CFI values to configure a family driver from the CFI information of the device in use.Any RDID command issued while a program, erase, or write cycle is in progress is ignored and has no effect on execution of the program, erase, or write cycle that is in progress.The RDID instruction is shifted on SI. After the last bit of the RDID instruction is shifted into the device, a byte of manufacturer identification, two bytes of device identification, extended device identification, and CFI infor- mation will be shifted sequentially out on SO. As a whole this information is referred to as ID-CFI. See “ID-CFI address space” on page 49 for the detail description of the ID-CFI contents.Continued shifting of output beyond the end of the defined ID-CFI address space will provide undefined data. The RDID command sequence is terminated by driving CS# to the logic HIGH state anytime during data output.The maximum clock frequency for the RDID command is 133 MHz.Extended Device InformationManufacturer / Device IdentificationSI InstructionSCK 0  1  2  3  4  5  6  7  8  9  10   28  29  30  31  32  33  34   652 653 654 655C S#High ImpedanceSO 0  1  2   20  21  22  23  24  25  26644  645  646 1 647Figure 46   Read Identification (RDID) command sequenceRead Electronic Signature (RES) (ABh)The RES command is used to read a single byte Electronic Signature from SO. RES is only supported for backward compatibility and should not be used for new software designs. New software designs should instead make use of the RDID command.The RES instruction is shifted in followed by three dummy bytes onto SI. After the last bit of the three dummy bytes are shifted into the device, a byte of Electronic Signature will be shifted out of SO. Each bit is shifted out by the falling edge of SCK. The maximum clock frequency for the RES command is 50 MHz.The Electronic Signature can be read repeatedly by applying multiples of eight clock cycles.The RES command sequence is terminated by driving CS# to the logic HIGH state anytime during data output.02 123 22 21        3MSbSI3 Dummy BytesInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39CS#SOHigh ImpedanceElectonic ID7  6  5  4  3  2  1  0MSbFigure 47    Read Electronic Signature (RES) command sequenceTable 50    RES valuesDeviceDevice ID (Hex)S25FL128S17S25FL256S18Register access commandsRead Status Register-1 (RDSR1 05h)The Read Status Register-1 (RDSR1) command allows the Status Register-1 contents to be read from SO. The Status Register-1 contents may be read at any time, even while a program, erase, or write operation is in progress. It is possible to read the Status Register-1 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read. The maximum clock frequency for the RDSR1 (05h) command is 133 MHz.MSbCS#MSbStatus Register-1 Out6  5  4  3  2  1  0  77MSbStatus Register-1 Out7  6  5  4  3  2  1  0SOHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23Figure 48   Read Status Register-1 (RDSR1) command sequenceRead Status Register-2 (RDSR2 07h)The Read Status Register (RDSR2) command allows the Status Register-2 contents to be read from SO. The Status Register-2 contents may be read at any time, even while a program, erase, or write operation is in progress. It is possible to read the Status Register-2 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read. The maximum clock frequency for the RDSR2 command is 133 MHz.7MSbSO7  6  5  4  3  2  1  0High ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23CS#Status Register-2 Out6  5  4  3  2  1  07MSbStatus Register-2 Out6  5  4  3  2  1  0  7MSbFigure 49   Read Status Register-2 (RDSR2) commandRead Configuration Register (RDCR 35h)CS# SCKSI SOPhaseThe Read Configuration Register (RDCR) command allows the Configuration Register contents to be read from SO. It is possible to read the Configuration Register continuously by providing multiples of eight clock cycles. The Configuration Register contents may be read at any time, even while a program, erase, or write operation is in progress.765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionRegister ReadRepeat Register ReadFigure 50   Read Configuration Register (RDCR) command sequenceBank Register Read (BRRD 16h)The Read the Bank Register (BRRD) command allows the Bank address Register contents to be read from SO. The instruction is first shifted in from SI. Then the 8-bit Bank Register is shifted out on SO. It is possible to read the Bank Register continuously by providing multiples of eight clock cycles. The maximum operating clock frequency for the BRRD command is 133 MHz.SCKCS#0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23MSb                MSb                MSbInstructionSI7  6  5  4  3  2  1  0MSBBank Register OutBank Register OutHigh ImpedanceSO7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0  7Figure 51   Read Bank Register (BRRD) commandBank Register Write (BRWR 17h)The Bank Register Write (BRWR) command is used to write address bits above A23, into the Bank Address Register (BAR). The command is also used to write the Extended address control bit (EXTADD) that is also in BAR[7]. BAR provides the high order addresses needed by devices having more than 128 Mb (16 MB), when using 3-byte address commands without extended addressing enabled (BAR[7] EXTADD = 0). Because this command is part of the addressing method and is not changing data in the flash memory, this command does not require the WREN command to precede it.The BRWR instruction is entered, followed by the data byte on SI. The Bank Register is one data byte in length.The BRWR command has no effect on the P_ERR, E_ERR or WIP bits of the Status and Configuration Registers. Any bank address bit reserved for the future should always be written as a ‘0’.SIBank Register InInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0MSb               MSbSOHigh ImpedanceFigure 52   Bank Register Write (BRWR) commandBank Register Access (BRAC B9h)The Bank Register Read and Write commands provide full access to the Bank Address Register (BAR) but they are both commands that are not present in legacy SPI memory devices. Host system SPI memory controller inter- faces may not be able to easily support such new commands. The Bank Register Access (BRAC) command uses the same command code and format as the Deep Power Down (DPD) command that is available in legacy SPI memories. The FL-S family does not support a DPD feature but assigns this legacy command code to the BRAC command to enable write access to the Bank Address Register for legacy systems that are able to send the legacy DPD (B9h) command.When the BRAC command is sent, the FL-S family device will then interpret an immediately following Write Register (WRR) command as a write to the lower address bits of the BAR. A WREN command is not used between the BRAC and WRR commands. Only the lower two bits of the first data byte following the WRR command code are used to load BAR[1:0]. The upper bits of that byte and the content of the optional WRR command second data byte are ignored. Following the WRR command, the access to BAR is closed and the device interface returns to the standby state. The combined BRAC followed by WRR command sequence has no affect on the value of the ExtAdd bit (BAR[7]).Commands other than WRR may immediately follow BRAC and execute normally. However, any command other than WRR, or any other sequence in which CS# goes LOW and returns HIGH, following a BRAC command, will close the access to BAR and return to the normal interpretation of a WRR command as a write to Status Register-1 and the Configuration Register.The BRAC + WRR sequence is allowed only when the device is in standby, program suspend, or erase suspend states. This command sequence is illegal when the device is performing an embedded algorithm or when the program (P_ERR) or erase (E_ERR) status bits are set to ‘1’.CS#SO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7Figure 53   BRAC (B9h) command sequenceWrite Registers (WRR 01h)The Write Registers (WRR) command allows new values to be written to both the Status Register-1 and Configu- ration Register. Before the Write Registers (WRR) command can be accepted by the device, a Write Enable (WREN) command must be received. After the Write Enable (WREN) command has been decoded successfully, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The Write Registers (WRR) command is entered by shifting the instruction and the data bytes on SI. The Status Register is one data byte in length.The Write Registers (WRR) command will set the P_ERR or E_ERR bits if there is a failure in the WRR operation. Any Status or Configuration Register bit reserved for the future must be written as a ‘0’.CS# must be driven to the logic HIGH state after the eighth or sixteenth bit of data has been latched. If not, the Write Registers (WRR) command is not executed. If CS# is driven HIGH after the eighth cycle then only the Status Register-1 is written; otherwise, after the sixteenth cycle both the Status and Configuration Registers are written. When the configuration register QUAD bit CR[1] is ‘1’, only the WRR command format with 16 data bits may be used.As soon as CS# is driven to the logic HIGH state, the self-timed Write Registers (WRR) operation is initiated. While the Write Registers (WRR) operation is in progress, the Status Register may still be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed Write Registers (WRR) operation, and is a ‘0’ when it is completed. When the Write Registers (WRR) operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The WRR command must be executed under continuous power. The maximum clock frequency for the WRR command is 133 MHz.InstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#High ImpedanceSO4  3  2  1  06  57MSbStatus Register InSIFigure 54   Write Registers (WRR) command sequence – 8 data bitsCS#6  5  4  3  27MSbSIConfiguration Register InStatus Register InInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  231  0High Impedance7MSb6  5  4  3  2  1  0SOFigure 55   Write Registers (WRR) command sequence – 16 data bitsThe Write Registers (WRR) command allows the user to change the values of the Block Protect (BP2, BP1, and BP0) bits to define the size of the area that is to be treated as read-only. The Write Registers (WRR) command also allows the user to set the Status Register Write Disable (SRWD) bit to a ‘1’ or a ‘0’. The Status Register Write Disable (SRWD) bit and Write Protect (WP#) signal allow the BP bits to be hardware protected.When the Status Register Write Disable (SRWD) bit of the Status Register is a ‘0’ (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) command, regardless of the whether Write Protect (WP#) signal is driven to the logic HIGH or logic LOW state.When the Status Register Write Disable (SRWD) bit of the Status Register is set to a ‘1’, two cases need to be considered, depending on the state of Write Protect (WP#):If Write Protect (WP#) signal is driven to the logic HIGH state, it is possible to write to the Status and Configuration Registers provided that the Write Enable Latch (WEL) bit has previously been set to a ‘1’ by initiating a Write Enable (WREN) command.If Write Protect (WP#) signal is driven to the logic LOW state, it is not possible to write to the Status and Config- uration Registers even if the Write Enable Latch (WEL) bit has previously been set to a ‘1’ by a Write Enable (WREN) command. Attempts to write to the Status and Configuration Registers are rejected, and are not accepted for execution. As a consequence, all the data bytes in the memory area that are protected by the Block Protect (BP2, BP1, BP0) bits of the Status Register, are also hardware protected by WP#.The WP# hardware protection can be provided:by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (WP#) signal to the logic LOW state;or by driving Write Protect (WP#) signal to the logic LOW state after setting the Status Register Write Disable (SRWD) bit to a ‘1’.The only way to release the hardware protection is to pull the Write Protect (WP#) signal to the logic HIGH state. If WP# is permanently tied HIGH, hardware protection of the BP bits can never be activated.Table 51    Block Protection modesWP#SRWDbitModeWrite Protection of RegistersMemory contentProtected areaUnprotected area11Software ProtectedStatus and Configuration Registers are Writable (if WREN command has set the WEL bit). The values in the SRWD, BP2, BP1, and BP0 bits and those in the Configuration Register can be changed.Protected against Page Program, Quad Input Program, Sector Erase, and Bulk EraseReady to accept Page Program, Quad Input Program and Sector Erase commands100001Hardware ProtectedStatus and Configuration Registers are Hardware Write Protected. The values in the SRWD, BP2, BP1, and BP0 bits and those in the Configuration Register cannot be changed.Protected against Page Program, Sector Erase, and Bulk EraseReady to accept Page Program or Erase commandsNotesThe Status Register originally shows 00h when the device is first shipped from Infineon to the customer.Hardware protection is disabled when Quad Mode is enabled (QUAD bit = 1 in Configuration Register). WP# becomes IO2; therefore, it cannot be utilized.The WRR command has an alternate function of loading the Bank Address Register if the command immediately follows a BRAC command. See “Bank Register Access (BRAC B9h)” on page 80.Write Enable (WREN 06h)The Write Enable (WREN) command sets the Write Enable Latch (WEL) bit of the Status Register 1 (SR1[1]) to a ‘1’. The Write Enable Latch (WEL) bit must be set to a ‘1’ by issuing the Write Enable (WREN) command to enable write, program and erase commands.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI, the write enable operation will not be executed.CS#0  1  2  3  4  5  6  7SCKInstructionSIFigure 56   Write Enable (WREN) command sequenceWrite Disable (WRDI 04h)The Write Disable (WRDI) command sets the Write Enable Latch (WEL) bit of the Status Register-1 (SR1[1]) to a ‘0’.The Write Enable Latch (WEL) bit may be set to a ‘0’ by issuing the Write Disable (WRDI) command to disable Page Program (PP), Sector Erase (SE), Bulk Erase (BE), Write Registers (WRR), OTP Program (OTPP), and other commands, that require WEL be set to ‘1’ for execution. The WRDI command can be used by the user to protect memory areas against inadvertent writes that can possibly corrupt the contents of the memory. The WRDI command is ignored during an embedded operation while WIP bit =1.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI, the write disable operation will not be executed.CS#0  1  2  3  4  5  6  7SCKInstructionSIFigure 57   Write Disable (WRDI) command sequenceClear Status Register (CLSR 30h)The Clear Status Register command resets bit SR1[5] (Erase Fail Flag) and bit SR1[6] (Program Fail Flag). It is not necessary to set the WEL bit before the Clear SR command is executed. The Clear SR command will be accepted even when the device remains busy with WIP set to 1, as the device does remain busy when either error bit is set. The WEL bit will be unchanged after this command is executed.SIInstructionSCK764  531  20CS#Figure 58   Clear Status Register (CLSR) command sequenceECC Status Register Read (ECCRD 18h)To read the ECC Status Register, the command is followed by the ECC unit (32 bit) address, the four least signif- icant bits (LSb) of address must be set to ‘0’. This is followed by eight dummy cycles. Then the 8-bit contents of the ECC Register, for the ECC unit selected, are shifted out on SO 16 times, once for each byte in the ECC Unit. If CS# remains LOW, the next ECC unit status is sent through SO 16 times, once for each byte in the ECC Unit, this continues until CS# goes HIGH. The maximum operating clock frequency for the ECC READ command is 133 MHz. See “Automatic ECC” on page 106 for details on ECC unit.1 0 7MSbDATA OUT 2DATA OUT 16 5 4 3 2SO                            High Impedance                                                                                     7MSb7  6  5  4  3  2  1  0  31 30 29      3  2  1  0  7  6  5  4  3  2  1  0SIDummy Byte32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9 10  36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55CS#Figure 59   ECC Status Register Read command sequenceAutoBootSPI devices normally require 32 or more cycles of command and address shifting to initiate a read command. And, in order to read boot code from an SPI device, the host memory controller or processor must supply the read command from a hardwired state machine or from some host processor internal ROM code.Parallel NOR devices need only an initial address, supplied in parallel in a single cycle, and initial access time to start reading boot code.The AutoBoot feature allows the host memory controller to take boot code from an S25FL128S and S25FL256S device immediately after the end of reset, without having to send a read command. This saves 32 or more cycles and simplifies the logic needed to initiate the reading of boot code.As part of the power up reset, hardware reset, or command reset process the AutoBoot feature automatically starts a read access from a pre-specified address. At the time the reset process is completed, the device is ready to deliver code from the starting address. The host memory controller only needs to drive CS# signal from HIGH to LOW and begin toggling the SCK signal. The S25FL128S and S25FL256S device will delay code output for a pre-specified number of clock cycles before code streams out.The Auto Boot Start Delay (ABSD) field of the AutoBoot register specifies the initial delay if any is needed by the host.The host cannot send commands during this time. If ABSD = 0, the maximum SCK frequency is 50 MHz.If ABSD > 0, the maximum SCK frequency is 133 MHz if the QUAD bit CR1[1] is ‘0’ or 104 MHz if the QUAD bit isset to ‘1’.The starting address of the boot code is selected by the value programmed into the AutoBoot Start Address (ABSA) field of the AutoBoot Register which specifies a 512-byte boundary aligned location; the default address is 00000000h.Data will continuously shift out until CS# returns HIGH.At any point after the first data byte is transferred, when CS# returns HIGH, the SPI device will reset to standard SPI mode; able to accept normal command operations.A minimum of one byte must be transferred.AutoBoot mode will not initiate again until another power cycle or a reset occurs.An AutoBoot Enable bit (ABE) is set to enable the AutoBoot feature.The AutoBoot register bits are non-volatile and provide:The starting address (512-byte boundary), set by the AutoBoot Start Address (ABSA). The size of the ABSA field is 23-bits for devices up to 32-Gb.The number of initial delay cycles, set by the AutoBoot Start Delay (ABSD) 8-bit count value.The AutoBoot Enable.If the configuration register QUAD bit CR1[1] is set to 1, the boot code will be provided 4 bits per cycle in the same manner as a Read Quad Out command. If the QUAD bit is ‘0’ the code is delivered serially in the same manner as a Read command.DATA OUT 1    DATA OUT 27  6  5  4  3  2  1  0  7MSb              MSbHigh ImpedanceSODon’t Care or High ImpedanceSIWait State tWSSCK0  -  -  -  -  -  -  n  n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9CS#Figure 60   AutoBoot sequence (CR1[1] = 0)CS#0  -  -  -  -  -  -  n  n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9SCKWait State tWSIO0High Impedance4  0  4  0  4  0  4  0  4DATA OUT 1                              High Impedance         IO15  1  5  1  5  1  5  1  5IO2High Impedance6  2  6  2  6  2  6  2  6IO3High Impedance7MSb3 73  7  3  7  3  7Figure 61   AutoBoot sequence (CR1[1] = 1)AutoBoot Register Read (ABRD 14h)The AutoBoot Register Read command is shifted into SI. Then the 32-bit AutoBoot Register is shifted out on SO, least significant byte first, most significant bit of each byte first. It is possible to read the AutoBoot Register contin- uously by providing multiples of 32 clock cycles. If the QUAD bit CR1[1] is cleared to 0, the maximum operating clock frequency for ABRD command is 133 MHz. If the QUAD bit CR1[1] is set to 1, the maximum operating clock frequency for ABRD command is 104 MHz.7  6  5  4SOHigh ImpedanceCS#1  06  5  4  3  27MSbSIInstructionSCK37 38 39 400  1  2  3  4  5  6  7  8  9  10  1126 25 24 7MSb               MSbAutoBoot RegisterFigure 62   AutoBoot Register Read (ABRD) commandAutoBoot Register Write (ABWR 15h)Before the ABWR command can be accepted, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The ABWR command is entered by shifting the instruction and the data bytes on SI, least significant byte first, most significant bit of each byte first. The ABWR data is 32-bits in length.The ABWR command has status reported in Status Register-1 as both an erase and a programming operation. An E_ERR or a P_ERR may be set depending on whether the erase or programming phase of updating the register fails.CS# must be driven to the logic HIGH state after the 32nd bit of data has been latched. If not, the ABWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed ABWR operation is initiated. While the ABWR operation is in progress, Status Register-1 may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed ABWR operation, and is a ‘0’. when it is completed. When the ABWR cycle is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the ABWR command is 133 MHz.CS#7  6  5  4  3  2  1  0MSbSIAutoBoot RegisterInstructionSCK36 37 38 390  1  2  3  4  5  6  7  8  9  106  527 26 25 24SOHigh Impedance7MSbFigure 63   AutoBoot Register Write (ABWR) commandProgram NVDLR (PNVDLR 43h)Before the Program NVDLR (PNVDLR) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded success- fully, the device will set the Write Enable Latch (WEL) to enable the PNVDLR operation.The PNVDLR command is entered by shifting the instruction and the data byte on SI.CS# must be driven to the logic HIGH state after the eighth (8th) bit of data has been latched. If not, the PNVDLR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PNVDLR operation is initiated. While the PNVDLR operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PNVDLR cycle, and is a ‘0’. when it is completed. The PNVDLR operation can report a program error in the P_ERR bit of the status register. When the PNVDLR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’ The maximum clock frequency for the PNVDLR command is 133 MHz.SO7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0MSb                  MSbSIData Learning PatternInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#High ImpedanceFigure 64   Program NVDLR (PNVDLR) command sequenceWrite VDLR (WVDLR 4Ah)Before the Write VDLR (WVDLR) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded successfully, the device will set the Write Enable Latch (WEL) to enable WVDLR operation.The WVDLR command is entered by shifting the instruction and the data byte on SI.CS# must be driven to the logic HIGH state after the eighth (8th) bit of data has been latched. If not, the WVDLR command is not executed. As soon as CS# is driven to the logic HIGH state, the WVDLR operation is initiated with no delays. The maximum clock frequency for the PNVDLR command is 133 MHz.SOMSbMSb7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0SIData Learning PatternInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#High ImpedanceFigure 65   Write VDLR (WVDLR) command sequenceData Learning Pattern Read (DLPRD 41h)The instruction is shifted on SI, then the 8-bit DLP is shifted out on SO. It is possible to read the DLP continuously by providing multiples of eight clock cycles. The maximum operating clock frequency for the DLPRD command is 133 MHz.7MSb4  3  2  1  06  57MSbCS#SO7  6  5  4  3  2  1  0MSbSIData Learning PatternData Learning PatternInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  236  5  4  3  2  1  0High ImpedanceFigure 66   DLP Read (DLPRD) command sequenceRead memory array commandsRead commands for the main flash array provide many options for prior generation SPI compatibility or enhanced performance SPI:Some commands transfer address or data on each rising edge of SCK. These are called Single Data Rate commands (SDR).Some SDR commands transfer address one bit per rising edge of SCK and return data 1-, 2-, or 4-bits of data per rising edge of SCK. These are called Read or Fast Read for 1-bit data; Dual Output Read for 2-bit data, and Quad Output for 4-bit data.Some SDR commands transfer both address and data 2- or 4-bits per rising edge of SCK. These are called Dual I/O for 2-bit and Quad I/O for 4-bit.Some commands transfer address and data on both the rising edge and falling edge of SCK. These are called Double Data Rate (DDR) commands.There are DDR commands for 1-, 2-, or 4-bits of address or data per SCK edge. These are called Fast DDR for 1-bit, Dual I/O DDR for 2-bit, and Quad I/O DDR for 4-bit per edge transfer.All of these commands begin with an instruction code that is transferred one bit per SCK rising edge. The instruction is followed by either a 3- or 4-byte address transferred at SDR or DDR. Commands transferring address or data 2- or 4-bits per clock edge are called Multiple I/O (MIO) commands. For FL-S devices at 256 Mb or higher density, the traditional SPI 3-byte addresses are unable to directly address all locations in the memory array.These device have a bank address register that is used with 3-byte address commands to supply the high order address bits beyond the address from the host system. The default bank address is ‘0’. Commands are provided to load and read the bank address register. These devices may also be configured to take a 4-byte address from the host system with the traditional 3-byte address commands. The 4-byte address mode for traditional commands is activated by setting the External Address (EXTADD) bit in the bank address register to ‘1’. In the FL128S, higher order address bits above A23 in the 4-byte address commands, commands using Extended Address mode, and the Bank Address Register are not relevant and are ignored because the flash array is only 128 Mb in size.The Quad I/O commands provide a performance improvement option controlled by mode bits that are sent following the address bits. The mode bits indicate whether the command following the end of the current read will be another read of the same type, without an instruction at the beginning of the read. These mode bits give the option to eliminate the instruction cycles when doing a series of Quad I/O read accesses.A device ordering option provides an enhanced high performance option by adding a similar mode bit scheme to the DDR Fast Read, Dual I/O, and Dual I/O DDR commands, in addition to the Quad I/O command.Some commands require delay cycles following the address or mode bits to allow time to access the memory array. The delay cycles are traditionally called dummy cycles. The dummy cycles are ignored by the memory thus any data provided by the host during these cycles is “don’t care” and the host may also leave the SI signal at high impedance during the dummy cycles. When MIO commands are used the host must stop driving the IO signals (outputs are high impedance) before the end of last dummy cycle. When DDR commands are used the host must not drive the I/O signals during any dummy cycle. The number of dummy cycles varies with the SCK frequency or performance option selected via the Configuration Register 1 (CR1) Latency Code (LC). Dummy cycles are measured from SCK falling edge to next SCK falling edge. SPI outputs are traditionally driven to a new value on the falling edge of each SCK. Zero dummy cycles means the returning data is driven by the memory on the same falling edge of SCK that the host stops driving address or mode bits.The DDR commands may optionally have an 8-edge Data Learning Pattern (DLP) driven by the memory, on all data outputs, in the dummy cycles immediately before the start of data. The DLP can help the host memory controller determine the phase shift from SCK to data edges so that the memory controller can capture data at the center of the data eye.When using SDR I/O commands at higher SCK frequencies (>50 MHz), an LC that provides ‘1’ or more dummy cycles should be selected to allow additional time for the host to stop driving before the memory starts driving data, to minimize I/O driver conflict. When using DDR I/O commands with the DLP enabled, an LC that provides 5 or more dummy cycles should be selected to allow ‘1’ cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP.Each read command ends when CS# is returned HIGH at any point during data return. CS# must not be returned HIGH during the mode or dummy cycles before data returns as this may cause mode bits to be captured incor- rectly; making it indeterminate as to whether the device remains in enhanced high performance read mode.Read (Read 03h or 4READ 13h)The instruction03h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or03h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or13h is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, are shifted out on SO. The maximum operating clock frequency for the READ command is 50 MHz.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.SI24-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28  29  30  31 32  33  34 35  36  37  38 39CS #23 22 213 2 1 0SOHigh ImpedanceDATA OUT 1    DATA OUT 27  6  5  4  3  2  1  0  7MSb              MSbFigure 67   Read command sequence (3-byte address, 03h [ExtAdd = 0])SI32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#31 30 293 2 1 0SOHigh ImpedanceDATA OUT 1    DATA OUT 27  6  5  4  3  2  1  0  7MSb             MSbFigure 68   Read command sequence (4-byte address, 13h or 03h [ExtAdd = 1])Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)The instruction0Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or0Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or0Ch is followed by a 4-byte address (A31-A0)The address is followed by zero or eight dummy cycles depending on the latency code set in the Configuration Register. The dummy cycles allow the device internal circuits additional time for accessing the initial address location. During the dummy cycles the data value on SO is “don’t care” and may be high impedance. Then the memory contents, at the address given, are shifted out on SO.The maximum operating clock frequency for FAST READ command is 133 MHz.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.CS#1 0 7MSbSO                               High Impedance                                                                                                 7MSbDATA OUT 2DATA OUT 16 5 4 3 23  2  1  0  7  6  5  4  3  2  1  023 22 21SIDummy Byte24-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47Figure 69   Fast Read (FAST_READ) command sequence (3-byte address, 0Bh [ExtAdd = 0, LC = 10b])DATA OUT 16 5 4 3 231 30 29   3  2  1  0  7  6  5  4  3  2  1  0SIDummy Byte32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55CS #DATA OUT 2SO                               High Impedance                                                                                                 7MSb1 0 7MSbFigure 70   Fast Read command sequence (4-byte Address, 0Ch or 0B [ExtAdd=1], LC=10b)CS#0   1   2   3   4   5   6   7   838  39  40  41  42  43  44  45  46  47  48  49SCKInstruction32 Bit AddressData 1Data 2SI    7   6   5   4   3   2   1   0  31     1   0SO                                     7   6   5   4   3   2   1   0   7   6Figure 71    Fast Read command sequence (4-byte address, 0Ch or 0B [ExtAdd = 1], LC = 11b)Dual Output Read (DOR 3Bh or 4DOR 3Ch)The instruction3Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or3Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or3Ch is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, is shifted out two bits at a time through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency by the falling edge of the SCK signal.The maximum operating clock frequency for the Dual Output Read command is 104 MHz. For Dual Output Read commands, there are zero or eight dummy cycles required after the last address bit is shifted into SI before data begins shifting out of IO0 and IO1. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to read from the initial address. During the dummy cycles, the data value on SI is a “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28).CS#SCKIO0 IO1PhaseThe address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "ASP RegisterThe ASP register is used to permanently configure the behavior of Advanced Sector Protection (ASP) features (seeTable 34).As shipped from the factory, all devices default ASP to the Persistent Protection mode, with all sectors unpro- tected, when power is applied. The device programmer or host system must then choose which sector protection method to use. Programming either of the, one-time programmable, Protection Mode Lock Bits, locks the part permanently in the selected mode:ASPR[2:1] = 11 = No ASP mode selected, Persistent Protection Mode is the default.ASPR[2:1] = 10 = Persistent Protection Mode permanently selected.ASPR[2:1] = 01 = Password Protection Mode permanently selected.ASPR[2:1] = 00 = Illegal condition, attempting to program both bits to ‘0’ results in a programming failure.ASP register programming rules:If the password mode is chosen, the password must be programmed prior to setting the Protection Mode Lock Bits.Once the Protection Mode is selected, the Protection Mode Lock Bits are permanently protected from pro- gramming and no further changes to the ASP register is allowed.The programming time of the ASP Register is the same as the typical page programming time. The system can determine the status of the ASP register programming operation by reading the WIP bit in the Status Register. See “Status Register 1 (SR1)” on page 51 for information on WIP.After selecting a sector protection method, each sector can operate in each of the following states:Dynamically Locked — A sector is protected and can be changed by a simple command.Persistently Locked — A sector is protected and cannot be changed if its PPB Bit is ‘0’.Unlocked — The sector is unprotected and can be changed by a simple command.Persistent protection bitsThe Persistent Protection Bits (PPB) are located in a separate non-volatile flash array. One of the PPB bits is related to each sector. When a PPB is 0, its related sector is protected from program and erase operations. The PPB are programmed individually but must be erased as a group, similar to the way individual words may be programmed in the main array but an entire sector must be erased at the same time. The PPB have the same program and erase endurance as the main flash memory array. Preprogramming and verification prior to erasure are handled by the device.Programming a PPB bit requires the typical page programming time. Erasing all the PPBs requires typical sector erase time. During PPB bit programming and PPB bit erasing, status is available by reading the Status register. Reading of a PPB bit requires the initial access time of the device.Notes:Each PPB is individually programmed to ‘0’ and all are erased to ‘1’ in parallel.If the PPB Lock bit is 0, the PPB Program or PPB Erase command does not execute and fails without programming or erasing the PPB.The state of the PPB for a given sector can be verified by using the PPB Read command.Dynamic protection bitsDynamic Protection Bits are volatile and unique for each sector and can be individually modified. DYB only control the protection for sectors that have their PPB set to ‘1’. By issuing the DYB Write command, a DYB is cleared to ‘0’ or set to ‘1’, thus placing each sector in the protected or unprotected state respectively. This feature allows software to easily protect sectors against inadvertent changes, yet does not prevent the easy removal of protection when changes are needed. The DYBs can be set or cleared as often as needed as they are volatile bits.PPB Lock Bit (PPBL[0])The PPB Lock Bit is a volatile bit for protecting all PPB bits. When cleared to 0, it locks all PPBs and when set to 1, it allows the PPBs to be changed.The PLBWR command is used to clear the PPB Lock bit to ‘0’. The PPB Lock Bit must be cleared to ‘0’ only after all the PPBs are configured to the desired settings.In Persistent Protection mode, the PPB Lock is set to ‘1’ during POR or a hardware reset. When cleared to 0, no software command sequence can set the PPB Lock bit to 1, only another hardware reset or power-up can set the PPB Lock bit.In the Password Protection mode, the PPB Lock bit is cleared to ‘0’ during POR or a hardware reset. The PPB Lock bit can only be set to ‘1’ by the Password Unlock command.Sector protection states summaryEach sector can be in one of the following protection states:Unlocked — The sector is unprotected and protection can be changed by a simple command. The protection state defaults to unprotected after a power cycle, software reset, or hardware reset.Dynamically Locked — A sector is protected and protection can be changed by a simple command. The protection state is not saved across a power cycle or reset.Persistently Locked — A sector is protected and protection can only be changed if the PPB Lock Bit is set to ‘1’. The protection state is non-volatile and saved across a power cycle or reset. Changing the protection state requires programming and or erase of the PPB bits.Table 46    Sector protection statesProtection bit valuesSector statePPB LockPPBDYB111Unprotected – PPB and DYB are changeable110Protected – PPB and DYB are changeable101Protected – PPB and DYB are changeable100Protected – PPB and DYB are changeable011Unprotected – PPB not changeable, DYB is changeable010Protected – PPB not changeable, DYB is changeable001Protected – PPB not changeable, DYB is changeable000Protected – PPB not changeable, DYB is changeablePersistent Protection modeThe Persistent Protection method sets the PPB Lock bit to ‘1’ during POR or Hardware Reset so that the PPB bits are unprotected by a device hardware reset. Software reset does not affect the PPB Lock bit. The PLBWR command can clear the PPB Lock bit to ‘0’ to protect the PPB. There is no command to set the PPB Lock bit therefore the PPB Lock bit will remain at ‘0’ until the next power-off or hardware reset.Password Protection modePassword Protection mode allows an even higher level of security than the Persistent Sector Protection Mode, by requiring a 64-bit password for unlocking the PPB Lock bit. In addition to this password requirement, after power up and hardware reset, the PPB Lock bit is cleared to ‘0’ to ensure protection at power-up. Successful execution of the Password Unlock command by entering the entire password clears the PPB Lock bit, allowing for sector PPB modifications.Password Protection notes:Once the Password is programmed and verified, the Password Mode (ASPR[2] = 0) must be set in order to prevent reading the password.The Password Program Command is only capable of programming ‘0’s. Programming a ‘1’ after a cell is programmed as a ‘0’ results in the cell left as a ‘0’ with no programming error set.The password is all ‘1’s when shipped from Infineon. It is located in its own memory space and is accessible through the use of the Password Program and Password Read commands.All 64-bit password combinations are valid as a password.The Password Mode, once programmed, prevents reading the 64-bit password and further password programming. All further program and read commands to the password region are disabled and these commands are ignored. There is no means to verify what the password is after the Password Mode Lock Bit is selected. Password verification is only allowed before selecting the Password Protection mode.The Protection Mode Lock Bits are not erasable.The exact password must be entered in order for the unlocking function to occur. If the password unlock command provided password does not match the hidden internal password, the unlock operation fails in the same manner as a programming operation on a protected sector. The P_ERR bit is set to one and the WIP Bit remains set. In this case it is a failure to change the state of the PPB Lock bit because it is still protected by the lack of a valid password.The Password Unlock command cannot be accepted any faster than once every 100 µs ± 20 µs. This makes it take an unreasonably long time (58 million years) for a hacker to run through all the 64-bit combinations in an attempt to correctly match a password. The Read Status Register 1 command may be used to read the WIP bit to determine when the device has completed the password unlock command or is ready to accept a new password command. When a valid password is provided the password unlock command does not insert the 100 µs delay before returning the WIP bit to ‘0’.If the password is lost after selecting the Password Mode, there is no way to set the PPB Lock bit.ECC status may only be read from sectors that are readable. In read protection mode the addresses are forced to the boot sector address. ECC status is shown in that sector while read protection mode is active."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Advanced sector protection",
        "Text": "ASP RegisterThe ASP register is used to permanently configure the behavior of Advanced Sector Protection (ASP) features (seeTable 34).As shipped from the factory, all devices default ASP to the Persistent Protection mode, with all sectors unpro- tected, when power is applied. The device programmer or host system must then choose which sector protection method to use. Programming either of the, one-time programmable, Protection Mode Lock Bits, locks the part permanently in the selected mode:ASPR[2:1] = 11 = No ASP mode selected, Persistent Protection Mode is the default.ASPR[2:1] = 10 = Persistent Protection Mode permanently selected.ASPR[2:1] = 01 = Password Protection Mode permanently selected.ASPR[2:1] = 00 = Illegal condition, attempting to program both bits to ‘0’ results in a programming failure.ASP register programming rules:If the password mode is chosen, the password must be programmed prior to setting the Protection Mode Lock Bits.Once the Protection Mode is selected, the Protection Mode Lock Bits are permanently protected from pro- gramming and no further changes to the ASP register is allowed.The programming time of the ASP Register is the same as the typical page programming time. The system can determine the status of the ASP register programming operation by reading the WIP bit in the Status Register. See “Status Register 1 (SR1)” on page 51 for information on WIP.After selecting a sector protection method, each sector can operate in each of the following states:Dynamically Locked — A sector is protected and can be changed by a simple command.Persistently Locked — A sector is protected and cannot be changed if its PPB Bit is ‘0’.Unlocked — The sector is unprotected and can be changed by a simple command.Persistent protection bitsThe Persistent Protection Bits (PPB) are located in a separate non-volatile flash array. One of the PPB bits is related to each sector. When a PPB is 0, its related sector is protected from program and erase operations. The PPB are programmed individually but must be erased as a group, similar to the way individual words may be programmed in the main array but an entire sector must be erased at the same time. The PPB have the same program and erase endurance as the main flash memory array. Preprogramming and verification prior to erasure are handled by the device.Programming a PPB bit requires the typical page programming time. Erasing all the PPBs requires typical sector erase time. During PPB bit programming and PPB bit erasing, status is available by reading the Status register. Reading of a PPB bit requires the initial access time of the device.Notes:Each PPB is individually programmed to ‘0’ and all are erased to ‘1’ in parallel.If the PPB Lock bit is 0, the PPB Program or PPB Erase command does not execute and fails without programming or erasing the PPB.The state of the PPB for a given sector can be verified by using the PPB Read command.Dynamic protection bitsDynamic Protection Bits are volatile and unique for each sector and can be individually modified. DYB only control the protection for sectors that have their PPB set to ‘1’. By issuing the DYB Write command, a DYB is cleared to ‘0’ or set to ‘1’, thus placing each sector in the protected or unprotected state respectively. This feature allows software to easily protect sectors against inadvertent changes, yet does not prevent the easy removal of protection when changes are needed. The DYBs can be set or cleared as often as needed as they are volatile bits.PPB Lock Bit (PPBL[0])The PPB Lock Bit is a volatile bit for protecting all PPB bits. When cleared to 0, it locks all PPBs and when set to 1, it allows the PPBs to be changed.The PLBWR command is used to clear the PPB Lock bit to ‘0’. The PPB Lock Bit must be cleared to ‘0’ only after all the PPBs are configured to the desired settings.In Persistent Protection mode, the PPB Lock is set to ‘1’ during POR or a hardware reset. When cleared to 0, no software command sequence can set the PPB Lock bit to 1, only another hardware reset or power-up can set the PPB Lock bit.In the Password Protection mode, the PPB Lock bit is cleared to ‘0’ during POR or a hardware reset. The PPB Lock bit can only be set to ‘1’ by the Password Unlock command.Sector protection states summaryEach sector can be in one of the following protection states:Unlocked — The sector is unprotected and protection can be changed by a simple command. The protection state defaults to unprotected after a power cycle, software reset, or hardware reset.Dynamically Locked — A sector is protected and protection can be changed by a simple command. The protection state is not saved across a power cycle or reset.Persistently Locked — A sector is protected and protection can only be changed if the PPB Lock Bit is set to ‘1’. The protection state is non-volatile and saved across a power cycle or reset. Changing the protection state requires programming and or erase of the PPB bits.Table 46    Sector protection statesProtection bit valuesSector statePPB LockPPBDYB111Unprotected – PPB and DYB are changeable110Protected – PPB and DYB are changeable101Protected – PPB and DYB are changeable100Protected – PPB and DYB are changeable011Unprotected – PPB not changeable, DYB is changeable010Protected – PPB not changeable, DYB is changeable001Protected – PPB not changeable, DYB is changeable000Protected – PPB not changeable, DYB is changeablePersistent Protection modeThe Persistent Protection method sets the PPB Lock bit to ‘1’ during POR or Hardware Reset so that the PPB bits are unprotected by a device hardware reset. Software reset does not affect the PPB Lock bit. The PLBWR command can clear the PPB Lock bit to ‘0’ to protect the PPB. There is no command to set the PPB Lock bit therefore the PPB Lock bit will remain at ‘0’ until the next power-off or hardware reset.Password Protection modePassword Protection mode allows an even higher level of security than the Persistent Sector Protection Mode, by requiring a 64-bit password for unlocking the PPB Lock bit. In addition to this password requirement, after power up and hardware reset, the PPB Lock bit is cleared to ‘0’ to ensure protection at power-up. Successful execution of the Password Unlock command by entering the entire password clears the PPB Lock bit, allowing for sector PPB modifications.Password Protection notes:Once the Password is programmed and verified, the Password Mode (ASPR[2] = 0) must be set in order to prevent reading the password.The Password Program Command is only capable of programming ‘0’s. Programming a ‘1’ after a cell is programmed as a ‘0’ results in the cell left as a ‘0’ with no programming error set.The password is all ‘1’s when shipped from Infineon. It is located in its own memory space and is accessible through the use of the Password Program and Password Read commands.All 64-bit password combinations are valid as a password.The Password Mode, once programmed, prevents reading the 64-bit password and further password programming. All further program and read commands to the password region are disabled and these commands are ignored. There is no means to verify what the password is after the Password Mode Lock Bit is selected. Password verification is only allowed before selecting the Password Protection mode.The Protection Mode Lock Bits are not erasable.The exact password must be entered in order for the unlocking function to occur. If the password unlock command provided password does not match the hidden internal password, the unlock operation fails in the same manner as a programming operation on a protected sector. The P_ERR bit is set to one and the WIP Bit remains set. In this case it is a failure to change the state of the PPB Lock bit because it is still protected by the lack of a valid password.The Password Unlock command cannot be accepted any faster than once every 100 µs ± 20 µs. This makes it take an unreasonably long time (58 million years) for a hacker to run through all the 64-bit combinations in an attempt to correctly match a password. The Read Status Register 1 command may be used to read the WIP bit to determine when the device has completed the password unlock command or is ready to accept a new password command. When a valid password is provided the password unlock command does not insert the 100 µs delay before returning the WIP bit to ‘0’.If the password is lost after selecting the Password Mode, there is no way to set the PPB Lock bit.ECC status may only be read from sectors that are readable. In read protection mode the addresses are forced to the boot sector address. ECC status is shown in that sector while read protection mode is active."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "The ASP register is used to permanently configure the behavior of Advanced Sector Protection (ASP) features (see"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "Table 34)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "As shipped from the factory, all devices default ASP to the Persistent Protection mode, with all sectors unpro- tected, when power is applied. The device programmer or host system must then choose which sector protection method to use. Programming either of the, one-time programmable, Protection Mode Lock Bits, locks the part permanently in the selected mode:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "ASPR[2:1] = 11 = No ASP mode selected, Persistent Protection Mode is the default.ASPR[2:1] = 10 = Persistent Protection Mode permanently selected.ASPR[2:1] = 01 = Password Protection Mode permanently selected.ASPR[2:1] = 00 = Illegal condition, attempting to program both bits to ‘0’ results in a programming failure.ASP register programming rules:If the password mode is chosen, the password must be programmed prior to setting the Protection Mode Lock Bits.Once the Protection Mode is selected, the Protection Mode Lock Bits are permanently protected from pro- gramming and no further changes to the ASP register is allowed.The programming time of the ASP Register is the same as the typical page programming time. The system can determine the status of the ASP register programming operation by reading the WIP bit in the Status Register. See “Status Register 1 (SR1)” on page 51 for information on WIP.After selecting a sector protection method, each sector can operate in each of the following states:Dynamically Locked — A sector is protected and can be changed by a simple command.Persistently Locked — A sector is protected and cannot be changed if its PPB Bit is ‘0’.Unlocked — The sector is unprotected and can be changed by a simple command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "ASPR[2:1] = 11 = No ASP mode selected, Persistent Protection Mode is the default."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "ASPR[2:1] = 10 = Persistent Protection Mode permanently selected."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "ASPR[2:1] = 01 = Password Protection Mode permanently selected."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "ASPR[2:1] = 00 = Illegal condition, attempting to program both bits to ‘0’ results in a programming failure."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "ASP register programming rules:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "If the password mode is chosen, the password must be programmed prior to setting the Protection Mode Lock Bits.Once the Protection Mode is selected, the Protection Mode Lock Bits are permanently protected from pro- gramming and no further changes to the ASP register is allowed.The programming time of the ASP Register is the same as the typical page programming time. The system can determine the status of the ASP register programming operation by reading the WIP bit in the Status Register. See “Status Register 1 (SR1)” on page 51 for information on WIP.After selecting a sector protection method, each sector can operate in each of the following states:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "If the password mode is chosen, the password must be programmed prior to setting the Protection Mode Lock Bits."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "Once the Protection Mode is selected, the Protection Mode Lock Bits are permanently protected from pro- gramming and no further changes to the ASP register is allowed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "The programming time of the ASP Register is the same as the typical page programming time. The system can determine the status of the ASP register programming operation by reading the WIP bit in the Status Register. See “Status Register 1 (SR1)” on page 51 for information on WIP."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "After selecting a sector protection method, each sector can operate in each of the following states:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "Dynamically Locked — A sector is protected and can be changed by a simple command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "Persistently Locked — A sector is protected and cannot be changed if its PPB Bit is ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "ASP Register",
        "Text": "Unlocked — The sector is unprotected and can be changed by a simple command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Persistent protection bits",
        "Text": "The Persistent Protection Bits (PPB) are located in a separate non-volatile flash array. One of the PPB bits is related to each sector. When a PPB is 0, its related sector is protected from program and erase operations. The PPB are programmed individually but must be erased as a group, similar to the way individual words may be programmed in the main array but an entire sector must be erased at the same time. The PPB have the same program and erase endurance as the main flash memory array. Preprogramming and verification prior to erasure are handled by the device."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Persistent protection bits",
        "Text": "Programming a PPB bit requires the typical page programming time. Erasing all the PPBs requires typical sector erase time. During PPB bit programming and PPB bit erasing, status is available by reading the Status register. Reading of a PPB bit requires the initial access time of the device."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Persistent protection bits",
        "Text": "Notes:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Persistent protection bits",
        "Text": "Each PPB is individually programmed to ‘0’ and all are erased to ‘1’ in parallel."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Persistent protection bits",
        "Text": "If the PPB Lock bit is 0, the PPB Program or PPB Erase command does not execute and fails without programming or erasing the PPB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Persistent protection bits",
        "Text": "The state of the PPB for a given sector can be verified by using the PPB Read command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Dynamic protection bits",
        "Text": "Dynamic Protection Bits are volatile and unique for each sector and can be individually modified. DYB only control the protection for sectors that have their PPB set to ‘1’. By issuing the DYB Write command, a DYB is cleared to ‘0’ or set to ‘1’, thus placing each sector in the protected or unprotected state respectively. This feature allows software to easily protect sectors against inadvertent changes, yet does not prevent the easy removal of protection when changes are needed. The DYBs can be set or cleared as often as needed as they are volatile bits."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "PPB Lock Bit (PPBL[0])",
        "Text": "The PPB Lock Bit is a volatile bit for protecting all PPB bits. When cleared to 0, it locks all PPBs and when set to 1, it allows the PPBs to be changed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "PPB Lock Bit (PPBL[0])",
        "Text": "The PLBWR command is used to clear the PPB Lock bit to ‘0’. The PPB Lock Bit must be cleared to ‘0’ only after all the PPBs are configured to the desired settings."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "PPB Lock Bit (PPBL[0])",
        "Text": "In Persistent Protection mode, the PPB Lock is set to ‘1’ during POR or a hardware reset. When cleared to 0, no software command sequence can set the PPB Lock bit to 1, only another hardware reset or power-up can set the PPB Lock bit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "PPB Lock Bit (PPBL[0])",
        "Text": "In the Password Protection mode, the PPB Lock bit is cleared to ‘0’ during POR or a hardware reset. The PPB Lock bit can only be set to ‘1’ by the Password Unlock command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Each sector can be in one of the following protection states:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Unlocked — The sector is unprotected and protection can be changed by a simple command. The protection state defaults to unprotected after a power cycle, software reset, or hardware reset.Dynamically Locked — A sector is protected and protection can be changed by a simple command. The protection state is not saved across a power cycle or reset.Persistently Locked — A sector is protected and protection can only be changed if the PPB Lock Bit is set to ‘1’. The protection state is non-volatile and saved across a power cycle or reset. Changing the protection state requires programming and or erase of the PPB bits."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Unlocked — The sector is unprotected and protection can be changed by a simple command. The protection state defaults to unprotected after a power cycle, software reset, or hardware reset."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Dynamically Locked — A sector is protected and protection can be changed by a simple command. The protection state is not saved across a power cycle or reset."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Persistently Locked — A sector is protected and protection can only be changed if the PPB Lock Bit is set to ‘1’. The protection state is non-volatile and saved across a power cycle or reset. Changing the protection state requires programming and or erase of the PPB bits."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Table 46    Sector protection states"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Protection bit values"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Sector state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "PPB Lock"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "PPB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "DYB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Unprotected – PPB and DYB are changeable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Protected – PPB and DYB are changeable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Protected – PPB and DYB are changeable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Protected – PPB and DYB are changeable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Unprotected – PPB not changeable, DYB is changeable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Protected – PPB not changeable, DYB is changeable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Protected – PPB not changeable, DYB is changeable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Sector protection states summary",
        "Text": "Protected – PPB not changeable, DYB is changeable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Persistent Protection mode",
        "Text": "The Persistent Protection method sets the PPB Lock bit to ‘1’ during POR or Hardware Reset so that the PPB bits are unprotected by a device hardware reset. Software reset does not affect the PPB Lock bit. The PLBWR command can clear the PPB Lock bit to ‘0’ to protect the PPB. There is no command to set the PPB Lock bit therefore the PPB Lock bit will remain at ‘0’ until the next power-off or hardware reset."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "Password Protection mode allows an even higher level of security than the Persistent Sector Protection Mode, by requiring a 64-bit password for unlocking the PPB Lock bit. In addition to this password requirement, after power up and hardware reset, the PPB Lock bit is cleared to ‘0’ to ensure protection at power-up. Successful execution of the Password Unlock command by entering the entire password clears the PPB Lock bit, allowing for sector PPB modifications."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "Password Protection notes:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "Once the Password is programmed and verified, the Password Mode (ASPR[2] = 0) must be set in order to prevent reading the password.The Password Program Command is only capable of programming ‘0’s. Programming a ‘1’ after a cell is programmed as a ‘0’ results in the cell left as a ‘0’ with no programming error set.The password is all ‘1’s when shipped from Infineon. It is located in its own memory space and is accessible through the use of the Password Program and Password Read commands.All 64-bit password combinations are valid as a password.The Password Mode, once programmed, prevents reading the 64-bit password and further password programming. All further program and read commands to the password region are disabled and these commands are ignored. There is no means to verify what the password is after the Password Mode Lock Bit is selected. Password verification is only allowed before selecting the Password Protection mode.The Protection Mode Lock Bits are not erasable.The exact password must be entered in order for the unlocking function to occur. If the password unlock command provided password does not match the hidden internal password, the unlock operation fails in the same manner as a programming operation on a protected sector. The P_ERR bit is set to one and the WIP Bit remains set. In this case it is a failure to change the state of the PPB Lock bit because it is still protected by the lack of a valid password.The Password Unlock command cannot be accepted any faster than once every 100 µs ± 20 µs. This makes it take an unreasonably long time (58 million years) for a hacker to run through all the 64-bit combinations in an attempt to correctly match a password. The Read Status Register 1 command may be used to read the WIP bit to determine when the device has completed the password unlock command or is ready to accept a new password command. When a valid password is provided the password unlock command does not insert the 100 µs delay before returning the WIP bit to ‘0’.If the password is lost after selecting the Password Mode, there is no way to set the PPB Lock bit.ECC status may only be read from sectors that are readable. In read protection mode the addresses are forced to the boot sector address. ECC status is shown in that sector while read protection mode is active."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "Once the Password is programmed and verified, the Password Mode (ASPR[2] = 0) must be set in order to prevent reading the password."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "The Password Program Command is only capable of programming ‘0’s. Programming a ‘1’ after a cell is programmed as a ‘0’ results in the cell left as a ‘0’ with no programming error set."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "The password is all ‘1’s when shipped from Infineon. It is located in its own memory space and is accessible through the use of the Password Program and Password Read commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "All 64-bit password combinations are valid as a password."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "The Password Mode, once programmed, prevents reading the 64-bit password and further password programming. All further program and read commands to the password region are disabled and these commands are ignored. There is no means to verify what the password is after the Password Mode Lock Bit is selected. Password verification is only allowed before selecting the Password Protection mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "The Protection Mode Lock Bits are not erasable."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "The exact password must be entered in order for the unlocking function to occur. If the password unlock command provided password does not match the hidden internal password, the unlock operation fails in the same manner as a programming operation on a protected sector. The P_ERR bit is set to one and the WIP Bit remains set. In this case it is a failure to change the state of the PPB Lock bit because it is still protected by the lack of a valid password."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "The Password Unlock command cannot be accepted any faster than once every 100 µs ± 20 µs. This makes it take an unreasonably long time (58 million years) for a hacker to run through all the 64-bit combinations in an attempt to correctly match a password. The Read Status Register 1 command may be used to read the WIP bit to determine when the device has completed the password unlock command or is ready to accept a new password command. When a valid password is provided the password unlock command does not insert the 100 µs delay before returning the WIP bit to ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "If the password is lost after selecting the Password Mode, there is no way to set the PPB Lock bit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data protection",
        "Subsection": "Password Protection mode",
        "Text": "ECC status may only be read from sectors that are readable. In read protection mode the addresses are forced to the boot sector address. ECC status is shown in that sector while read protection mode is active."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "All communication between the host system and S25FL128S and S25FL256S memory devices is in the form of units called commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "All commands begin with an instruction that selects the type of information transfer or device operation to be performed. Commands may also have an address, instruction modifier, latency period, data transfer to the memory, or data transfer from the memory. All instruction, address, and data information is transferred serially between the host system and memory device."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "All instructions are transferred from host to memory as a single bit serial sequence on the SI signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Single bit wide commands may provide an address or data sent only on the SI signal. Data may be sent back to the host serially on SO signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Dual or Quad Output commands provide an address sent to the memory only on the SI signal. Data will be returned to the host as a sequence of bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Dual or Quad Input/Output (I/O) commands provide an address sent from the host as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as bit pairs on IO0 and IO1 or, four bit (nibble) groups on IO0, IO1, IO2, and IO3."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Commands are structured as follows:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Each command begins with an eight bit (byte) instruction.The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The address may be either a 24-bit or 32-bit byte boundary address.The Serial Peripheral Interface with Multiple IO provides the option for each transfer of address and data infor- mation to be done one, two, or four bits in parallel. This enables a trade off between the number of signal connections (IO bus width) and the speed of information transfer. If the host system can support a two or four bit wide IO bus the memory performance can be increased by using the instructions that provide parallel two bit (dual) or parallel four bit (Quad) transfers.The width of all transfers following the instruction are determined by the instruction sent.All single bits or parallel bit groups are transferred in most to least significant bit order.Some instructions send instruction modifier (mode) bits following the address to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands.The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host.Read latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles).All instruction, address, mode, and data information is transferred in byte granularity. Addresses are shifted into the device with the most significant byte first. All data is transferred with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e., the byte address increments.All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions. While a program, erase, or write operation is in progress, it is recommended to check that the Write-In Progress (WIP) bit is ‘0’ before issuing most commands to the device, to ensure the new command can be accepted.Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful.Although host software in some cases is used to directly control the SPI interface signals, the hardware interfaces of the host system and the memory device generally handle the details of signal relationships and timing. For this reason, signal relationships and timing are not covered in detail within this software interface focused section of the document. Instead, the focus is on the logical sequence of bits transferred in each command rather than the signal timing and relationships. Following are some general signal relationship descriptions to keep in mind. For additional information on the bit level format and signal timing relationships of commands, see “Command protocol” on page 21.The host always controls the Chip Select (CS#), Serial Clock (SCK), and Serial Input (SI) - SI for single bit wide transfers. The memory drives Serial Output (SO) for single bit read transfers. The host and memory alternately drive the IO0-IO3 signals during Dual and Quad transfers.All commands begin with the host selecting the memory by driving CS# LOW before the first rising edge of SCK. CS# is kept LOW throughout a command and when CS# is returned high the command ends. Generally, CS# remains LOW for 8-bit transfer multiples to transfer byte granularity information. Some commands will not be accepted if CS# is returned HIGH not at an 8-bit boundary."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Each command begins with an eight bit (byte) instruction."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "The instruction may be stand alone or may be followed by address bits to select a location within one of several address spaces in the device. The address may be either a 24-bit or 32-bit byte boundary address."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "The Serial Peripheral Interface with Multiple IO provides the option for each transfer of address and data infor- mation to be done one, two, or four bits in parallel. This enables a trade off between the number of signal connections (IO bus width) and the speed of information transfer. If the host system can support a two or four bit wide IO bus the memory performance can be increased by using the instructions that provide parallel two bit (dual) or parallel four bit (Quad) transfers."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "The width of all transfers following the instruction are determined by the instruction sent."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "All single bits or parallel bit groups are transferred in most to least significant bit order."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Some instructions send instruction modifier (mode) bits following the address to indicate that the next command will be of the same type with an implied, rather than an explicit, instruction. The next command thus does not provide an instruction byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "The address or mode bits may be followed by write data to be stored in the memory device or by a read latency period before read data is returned to the host."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Read latency may be ‘0’ to several SCK cycles (also referred to as dummy cycles)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "All instruction, address, mode, and data information is transferred in byte granularity. Addresses are shifted into the device with the most significant byte first. All data is transferred with the lowest address byte sent first. Following bytes of data are sent in lowest to highest byte address order i.e., the byte address increments."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "All attempts to read the flash memory array during a program, erase, or a write cycle (embedded operations) are ignored. The embedded operation will continue to execute without any affect. A very limited set of commands are accepted during an embedded operation. These are discussed in the individual command descriptions. While a program, erase, or write operation is in progress, it is recommended to check that the Write-In Progress (WIP) bit is ‘0’ before issuing most commands to the device, to ensure the new command can be accepted."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Depending on the command, the time for execution varies. A command to read status information from an executing command is available to determine when the command completes execution and whether the command was successful."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Although host software in some cases is used to directly control the SPI interface signals, the hardware interfaces of the host system and the memory device generally handle the details of signal relationships and timing. For this reason, signal relationships and timing are not covered in detail within this software interface focused section of the document. Instead, the focus is on the logical sequence of bits transferred in each command rather than the signal timing and relationships. Following are some general signal relationship descriptions to keep in mind. For additional information on the bit level format and signal timing relationships of commands, see “Command protocol” on page 21."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "The host always controls the Chip Select (CS#), Serial Clock (SCK), and Serial Input (SI) - SI for single bit wide transfers. The memory drives Serial Output (SO) for single bit read transfers. The host and memory alternately drive the IO0-IO3 signals during Dual and Quad transfers.All commands begin with the host selecting the memory by driving CS# LOW before the first rising edge of SCK. CS# is kept LOW throughout a command and when CS# is returned high the command ends. Generally, CS# remains LOW for 8-bit transfer multiples to transfer byte granularity information. Some commands will not be accepted if CS# is returned HIGH not at an 8-bit boundary."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "The host always controls the Chip Select (CS#), Serial Clock (SCK), and Serial Input (SI) - SI for single bit wide transfers. The memory drives Serial Output (SO) for single bit read transfers. The host and memory alternately drive the IO0-IO3 signals during Dual and Quad transfers."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "All commands begin with the host selecting the memory by driving CS# LOW before the first rising edge of SCK. CS# is kept LOW throughout a command and when CS# is returned high the command ends. Generally, CS# remains LOW for 8-bit transfer multiples to transfer byte granularity information. Some commands will not be accepted if CS# is returned HIGH not at an 8-bit boundary."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Protection mode",
        "Text": "Command set summaryExtended addressingTo accommodate addressing above 128 Mb, there are three options:New instructions are provided with 4-byte address, used to access up to 32 Gb of memory.Instruction nameDescriptionCode (Hex)4FAST_READRead Fast (4-byte address)0C4READRead (4-byte address)134DORRead Dual Out (4-byte address)3C4QORRead Quad Out (4-byte address)6C4DIORDual I/O Read (4-byte address)BC4QIORQuad I/O Read (4-byte address)EC4DDRFRRead DDR Fast (4-byte address)0E4DDRDIORDDR Dual I/O Read (4-byte address)BE4DDRQIORDDR Quad I/O Read (4-byte address)EE4PPPage Program (4-byte address)124QPPQuad Page Program (4-byte address)344P4EParameter 4-KB Erase (4-byte address)214SEErase 64/256 KB (4-byte address)DCFor backward compatibility to the 3-byte address instructions, the standard instructions can be used in conjunction with the EXTADD Bit in the Bank Address Register (BAR[7]). By default BAR[7] is cleared to ‘0’ (following power up and hardware reset), to enable 3-byte (24-bit) addressing. When set to 1, the legacy commands are changed to require 4 bytes (32 bits) for the address field. The following instructions can be used in conjunction with EXTADD bit to switch from 3 bytes to 4 bytes of address field.Instruction nameDescriptionCode (Hex)READRead (3-byte address)03FAST_READRead Fast (3-byte address)0BDORRead Dual Out (3-byte address)3BQORRead Quad Out (3-byte address)6BDIORDual I/O Read (3-byte address)BBQIORQuad I/O Read (3-byte address)EBInstruction nameDescriptionCode (Hex)DDRFRRead DDR Fast (3-byte address)0DDDRDIORDDR Dual I/O Read (3-byte address)BDDDRQIORDDR Quad I/O Read (3-byte address)EDPPPage Program (3-byte address)02QPPQuad Page Program (3-byte address)32P4EParameter 4-KB Erase (3-byte address)20SEErase 64 / 256 KB (3-byte address)D8For backward compatibility to the 3-byte addressing, the standard instructions can be used in conjunction with the Bank Address Register:a.The Bank Address Register is used to switch between 128-Mb (16-MB) banks of memory, The standard 3-byte address selects an address within the bank selected by the Bank Address Register.The host system writes the Bank Address Register to access beyond the first 128 Mb of memory.This applies to read, erase, and program commands.a. The Bank Register provides the high order (4th) byte of address, which is used to address the available memory at addresses greater than 16 MB.a. Bank Register bits are volatile.i. On power up, the default is Bank0 (the lowest address 16 MB).a. For Read, the device will continuously transfer out data until the end of the array.There is no bank to bank delay.The Bank Address Register is not updated.The Bank Address Register value is used only for the initial address of an access.Table 47    Bank address mapBank Address Register bitsBankMemory array address range (Hex)Bit 1Bit 00000000000000FFFFFF0110100000001FFFFFFTable 48    S25FL128S and S25FL256S command set (Sorted by function)FunctionCommand nameCommand descriptionInstruction value (Hex)Maximum frequency (MHz)Read Device IdentificationREAD_ID (REMS)Read Electronic Manufacturer Signature90133RDIDRead ID (JEDEC Manufacturer ID and JEDEC CFI)9F133RESRead Electronic SignatureAB50Register AccessRDSR1Read Status Register-105133RDSR2Read Status Register-207133RDCRRead Configuration Register-135133WRRWrite Register (Status-1, Configuration-1)01133WRDIWrite Disable04133WRENWrite Enable06133CLSRClear Status Register-1 - Erase/Program Fail Reset30133ECCRDECC Read (4-byte address)18133ABRDAutoBoot Register Read14133 (QUAD=0)104 (QUAD=1)ABWRAutoBoot Register Write15133BRRDBank Register Read16133BRWRBank Register Write17133BRACBank Register Access(Legacy command formerly used for Deep Power Down)B9133DLPRDData Learning Pattern Read41133PNVDLRProgram NV Data Learning Register43133WVDLRWrite Volatile Data Learning Register4A133Read Flash ArrayREADRead (3- or 4-byte address)0350Read Flash Array4READRead (4-byte address)1350FAST_READFast Read (3- or 4-byte address)0B1334FAST_READFast Read (4-byte address)0C133DDRFRDDR Fast Read (3- or 4-byte address)0D804DDRFRDDR Fast Read (4-byte address)0E80DORRead Dual Out (3- or 4-byte address)3B1044DORRead Dual Out (4-byte address)3C104QORRead Quad Out (3- or 4-byte address)6B1044QORRead Quad Out (4-byte address)6C104DIORDual I/O Read (3- or 4-byte address)BB1044DIORDual I/O Read (4-byte address)BC104DDRDIORDDR Dual I/O Read (3- or 4-byte address)BD80Table 48    S25FL128S and S25FL256S command set (Sorted by function) (continued)FunctionCommand nameCommand descriptionInstruction value (Hex)Maximum frequency (MHz)Read Flash Array4DDRDIORDDR Dual I/O Read (4-byte address)BE80QIORQuad I/O Read (3- or 4-byte address)EB1044QIORQuad I/O Read (4-byte address)EC104DDRQIORDDR Quad I/O Read (3- or 4-byte address)ED804DDRQIORDDR Quad I/O Read (4-byte address)EE80Program Flash ArrayPPPage Program (3- or 4-byte address)021334PPPage Program (4-byte address)12133QPPQuad Page Program (3- or 4-byte address)3280QPPQuad Page Program - Alternate instruction (3- or 4-byte address)38804QPPQuad Page Program (4-byte address)3480PGSPProgram Suspend85133PGRSProgram Resume8A133Erase Flash ArrayP4EParameter 4-KB, sector Erase (3- or 4-byte address)201334P4EParameter 4-KB, sector Erase (4-byte address)21133BEBulk Erase60133BEBulk Erase (alternate command)C7133SEErase 64 KB or 256 KB (3- or 4-byte address)D81334SEErase 64 KB or 256 KB (4-byte address)DC133ERSPErase Suspend75133ERRSErase Resume7A133One Time Program ArrayOTPPOTP Program42133OTPROTP Read4B133Advanced Sector ProtectionDYBRDDYB ReadE0133DYBWRDYB WriteE1133PPBRDPPB ReadE2133PPBPPPB ProgramE3133PPBEPPB EraseE4133ASPRDASP Read2B133ASPPASP Program2F133Advanced Sector ProtectionPLBRDPPB Lock Bit ReadA7133PLBWRPPB Lock Bit WriteA6133PASSRDPassword ReadE7133PASSPPassword ProgramE8133PASSUPassword UnlockE9133Table 48    S25FL128S and S25FL256S command set (Sorted by function) (continued)FunctionCommand nameCommand descriptionInstruction value (Hex)Maximum frequency (MHz)ResetRESETSoftware ResetF0133MBRMode Bit ResetFF133Reserved for Future UseMPMReserved for Multi-I/O-High Perf Mode (MPM)A3133RFUReserved-18Reserved18–RFUReserved-E5ReservedE5–RFUReserved-E6ReservedE6–Read device identificationThere are multiple commands to read information about the device manufacturer, device type, and device features. SPI memories from different vendors have used different commands and formats for reading infor- mation about the memories. The S25FL128S and S25FL256S devices support the three most common device information commands.Register read or writeThere are multiple registers for reporting embedded operation status or controlling device configuration options. There are commands for reading or writing these registers. Registers contain both volatile and non-volatile bits. Non-volatile bits in registers are automatically erased and programmed as a single (write) operation.Monitoring operation statusThe host system can determine when a write, program, erase, suspend or other embedded operation is complete by monitoring the Write in Progress (WIP) bit in the Status Register. The Read from Status Register-1 command provides the state of the WIP bit. The program error (P_ERR) and erase error (E_ERR) bits in the status register indicate whether the most recent program or erase command has not completed successfully. When P_ERR or E_ERR bits are set to one, the WIP bit will remain set to one indicating the device remains busy. Under this condition, only the CLSR, WRDI, RDSR1, RDSR2, and software RESET commands are valid commands. A Clear Status Register (CLSR) followed by a Write Disable (WRDI) command must be sent to return the device to standby state. CLSR clears the WIP, P_ERR, and E_ERR bits. WRDI clears the WEL bit. Alternatively, Hardware Reset, or Software Reset (RESET) may be used to return the device to standby state.ConfigurationThere are commands to read, write, and protect registers that control interface path width, interface timing, interface address length, and some aspects of data protection.Read flash arrayData may be read from the memory starting at any byte boundary. Data bytes are sequentially read from incre- mentally higher byte addresses until the host ends the data transfer by driving CS# input HIGH. If the byte address reaches the maximum address of the memory array, the read will continue at address ‘0’ of the array.There are several different read commands to specify different access latency and data path widths. Double Data Rate (DDR) commands also define the address and data bit relationship to both SCK edges:The Read command provides a single address bit per SCK rising edge on the SI signal with read data returning a single bit per SCK falling edge on the SO signal. This command has ‘0’ latency between the address and the returning data but is limited to a maximum SCK rate of 50 MHz.Other read commands have a latency period between the address and returning data but can operate at higher SCK frequencies. The latency depends on the configuration register latency code.The Fast Read command provides a single address bit per SCK rising edge on the SI signal with read data returning a single bit per SCK falling edge on the SO signal and may operate up to 133 MHz.Dual or Quad Output read commands provide address a single bit per SCK rising edge on the SI / IO0 signal with read data returning two bits, or four bits of data per SCK falling edge on the IO0-IO3 signals.Dual or Quad I/O Read commands provide address two bits or four bits per SCK rising edge with read data returning two bits, or four bits of data per SCK falling edge on the IO0-IO3 signals.Fast (Single), Dual, or Quad Double Data Rate read commands provide address one bit, two bits or four bits per every SCK edge with read data returning one bit, two bits, or four bits of data per every SCK edge on the IO0-IO3 signals. Double Data Rate (DDR) operation is only supported for core and I/O voltages of 3 to 3.6V.Program flash arrayProgramming data requires two commands: Write Enable (WREN), and Page Program (PP or QPP). The Page Program command accepts from 1-byte up to 256 or 512 consecutive bytes of data (page) to be programmed in one operation. Programming means that bits can either be left at ‘1’, or programmed from ‘1’ to ‘0’. Changing bits from ‘0’ to ‘1’ requires an erase operation.Erase flash arrayThe Sector Erase (SE) and Bulk Erase (BE) commands set all the bits in a sector or the entire memory array to ‘1’. A bit needs to be first erased to ‘1’ before programming can change it to a ‘0’. While bits can be individually programmed from a ‘1’ to ‘0’, erasing bits from ‘0’ to ‘1’ must be done on a sector-wide (SE) or array-wide (BE) level.OTP, block protection, and advanced sector protectionThere are commands to read and program a separate One Time Programmable (OTP) array for permanent data such as a serial number. There are commands to control a contiguous group (block) of flash memory array sectors that are protected from program and erase operations. There are commands to control which individual flash memory array sectors are protected from program and erase operations.ResetThere is a command to reset to the default conditions present after power on to the device. There is a command to reset (exit from) the Enhanced Performance Read Modes.ReservedSome instructions are reserved for future use. In this generation of the S25FL128S and S25FL256S some of these command instructions may be unused and not affect device operation, some may have undefined results.Some commands are reserved to ensure that a legacy or alternate source device command is allowed without affect. This allows legacy software to issue some commands that are not relevant for the current generation S25FL128S and S25FL256S devices with the assurance these commands do not cause some unexpected action.Some commands are reserved for use in special versions of the FL-S not addressed by this document or for a future generation. This allows new host memory controller designs to plan the flexibility to issue these command instructions. The command format is defined if known at the time this document revision is published.Identification commandsRead Identification - REMS (Read_ID or REMS 90h)The READ_ID command identifies the Device Manufacturer ID and the Device ID. The command is also referred to as Read Electronic Manufacturer and device Signature (REMS). READ-ID (REMS) is only supported for backward compatibility and should not be used for new software designs. New software designs should instead make use of the RDID command.The command is initiated by shifting on SI the instruction code “90h” followed by a 24-bit address of 00000h. Following this, the Manufacturer ID and the Device ID are shifted out on SO starting at the falling edge of SCK after address. The Manufacturer ID and the Device ID are always shifted out with the MSb first. If the 24-bit address is set to 000001h, then the Device ID is read out first followed by the Manufacturer ID. The Manufacturer ID and Device ID output data toggles between address 000000H and 000001H until terminated by a low to high transition on CS# input. The maximum clock frequency for the READ_ID command is 133 MHz.90hSISOCS#                                                                                                                        32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47SCKCS#SO23 22 21        3  2  1  0MSb7MSbSIADD (1)InstructionSCK0  1  2  3  4  5  6  7  8  9  10  28  29 30 31Device ID6  5  4  3  2  1  0High ImpedanceManufacture ID7  6  5  4  3  2  1  0MSbFigure 45   READ_ID command sequenceTable 49   Read_ID valuesDeviceManufacturer ID (Hex)Device ID (Hex)S25FL128S0117S25FL256S0118Read Identification (RDID 9Fh)The Read Identification (RDID) command provides read access to manufacturer identification, device identifi- cation, and Common Flash Interface (CFI) information. The manufacturer identification is assigned by JEDEC. The CFI structure is defined by JEDEC standard. The device identification and CFI values are assigned by Infineon.The JEDEC Common Flash Interface (CFI) specification defines a device information structure, which allows a vendor-specified software flash management program (driver) to be used for entire families of flash devices. Software support can then be device-independent, JEDEC manufacturer ID independent, forward and backward-compatible for the specified flash device families. System vendors can standardize their flash drivers for long-term software compatibility by using the CFI values to configure a family driver from the CFI information of the device in use.Any RDID command issued while a program, erase, or write cycle is in progress is ignored and has no effect on execution of the program, erase, or write cycle that is in progress.The RDID instruction is shifted on SI. After the last bit of the RDID instruction is shifted into the device, a byte of manufacturer identification, two bytes of device identification, extended device identification, and CFI infor- mation will be shifted sequentially out on SO. As a whole this information is referred to as ID-CFI. See “ID-CFI address space” on page 49 for the detail description of the ID-CFI contents.Continued shifting of output beyond the end of the defined ID-CFI address space will provide undefined data. The RDID command sequence is terminated by driving CS# to the logic HIGH state anytime during data output.The maximum clock frequency for the RDID command is 133 MHz.Extended Device InformationManufacturer / Device IdentificationSI InstructionSCK 0  1  2  3  4  5  6  7  8  9  10   28  29  30  31  32  33  34   652 653 654 655C S#High ImpedanceSO 0  1  2   20  21  22  23  24  25  26644  645  646 1 647Figure 46   Read Identification (RDID) command sequenceRead Electronic Signature (RES) (ABh)The RES command is used to read a single byte Electronic Signature from SO. RES is only supported for backward compatibility and should not be used for new software designs. New software designs should instead make use of the RDID command.The RES instruction is shifted in followed by three dummy bytes onto SI. After the last bit of the three dummy bytes are shifted into the device, a byte of Electronic Signature will be shifted out of SO. Each bit is shifted out by the falling edge of SCK. The maximum clock frequency for the RES command is 50 MHz.The Electronic Signature can be read repeatedly by applying multiples of eight clock cycles.The RES command sequence is terminated by driving CS# to the logic HIGH state anytime during data output.02 123 22 21        3MSbSI3 Dummy BytesInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39CS#SOHigh ImpedanceElectonic ID7  6  5  4  3  2  1  0MSbFigure 47    Read Electronic Signature (RES) command sequenceTable 50    RES valuesDeviceDevice ID (Hex)S25FL128S17S25FL256S18Register access commandsRead Status Register-1 (RDSR1 05h)The Read Status Register-1 (RDSR1) command allows the Status Register-1 contents to be read from SO. The Status Register-1 contents may be read at any time, even while a program, erase, or write operation is in progress. It is possible to read the Status Register-1 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read. The maximum clock frequency for the RDSR1 (05h) command is 133 MHz.MSbCS#MSbStatus Register-1 Out6  5  4  3  2  1  0  77MSbStatus Register-1 Out7  6  5  4  3  2  1  0SOHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23Figure 48   Read Status Register-1 (RDSR1) command sequenceRead Status Register-2 (RDSR2 07h)The Read Status Register (RDSR2) command allows the Status Register-2 contents to be read from SO. The Status Register-2 contents may be read at any time, even while a program, erase, or write operation is in progress. It is possible to read the Status Register-2 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read. The maximum clock frequency for the RDSR2 command is 133 MHz.7MSbSO7  6  5  4  3  2  1  0High ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23CS#Status Register-2 Out6  5  4  3  2  1  07MSbStatus Register-2 Out6  5  4  3  2  1  0  7MSbFigure 49   Read Status Register-2 (RDSR2) commandRead Configuration Register (RDCR 35h)CS# SCKSI SOPhaseThe Read Configuration Register (RDCR) command allows the Configuration Register contents to be read from SO. It is possible to read the Configuration Register continuously by providing multiples of eight clock cycles. The Configuration Register contents may be read at any time, even while a program, erase, or write operation is in progress.765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionRegister ReadRepeat Register ReadFigure 50   Read Configuration Register (RDCR) command sequenceBank Register Read (BRRD 16h)The Read the Bank Register (BRRD) command allows the Bank address Register contents to be read from SO. The instruction is first shifted in from SI. Then the 8-bit Bank Register is shifted out on SO. It is possible to read the Bank Register continuously by providing multiples of eight clock cycles. The maximum operating clock frequency for the BRRD command is 133 MHz.SCKCS#0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23MSb                MSb                MSbInstructionSI7  6  5  4  3  2  1  0MSBBank Register OutBank Register OutHigh ImpedanceSO7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0  7Figure 51   Read Bank Register (BRRD) commandBank Register Write (BRWR 17h)The Bank Register Write (BRWR) command is used to write address bits above A23, into the Bank Address Register (BAR). The command is also used to write the Extended address control bit (EXTADD) that is also in BAR[7]. BAR provides the high order addresses needed by devices having more than 128 Mb (16 MB), when using 3-byte address commands without extended addressing enabled (BAR[7] EXTADD = 0). Because this command is part of the addressing method and is not changing data in the flash memory, this command does not require the WREN command to precede it.The BRWR instruction is entered, followed by the data byte on SI. The Bank Register is one data byte in length.The BRWR command has no effect on the P_ERR, E_ERR or WIP bits of the Status and Configuration Registers. Any bank address bit reserved for the future should always be written as a ‘0’.SIBank Register InInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0MSb               MSbSOHigh ImpedanceFigure 52   Bank Register Write (BRWR) commandBank Register Access (BRAC B9h)The Bank Register Read and Write commands provide full access to the Bank Address Register (BAR) but they are both commands that are not present in legacy SPI memory devices. Host system SPI memory controller inter- faces may not be able to easily support such new commands. The Bank Register Access (BRAC) command uses the same command code and format as the Deep Power Down (DPD) command that is available in legacy SPI memories. The FL-S family does not support a DPD feature but assigns this legacy command code to the BRAC command to enable write access to the Bank Address Register for legacy systems that are able to send the legacy DPD (B9h) command.When the BRAC command is sent, the FL-S family device will then interpret an immediately following Write Register (WRR) command as a write to the lower address bits of the BAR. A WREN command is not used between the BRAC and WRR commands. Only the lower two bits of the first data byte following the WRR command code are used to load BAR[1:0]. The upper bits of that byte and the content of the optional WRR command second data byte are ignored. Following the WRR command, the access to BAR is closed and the device interface returns to the standby state. The combined BRAC followed by WRR command sequence has no affect on the value of the ExtAdd bit (BAR[7]).Commands other than WRR may immediately follow BRAC and execute normally. However, any command other than WRR, or any other sequence in which CS# goes LOW and returns HIGH, following a BRAC command, will close the access to BAR and return to the normal interpretation of a WRR command as a write to Status Register-1 and the Configuration Register.The BRAC + WRR sequence is allowed only when the device is in standby, program suspend, or erase suspend states. This command sequence is illegal when the device is performing an embedded algorithm or when the program (P_ERR) or erase (E_ERR) status bits are set to ‘1’.CS#SO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7Figure 53   BRAC (B9h) command sequenceWrite Registers (WRR 01h)The Write Registers (WRR) command allows new values to be written to both the Status Register-1 and Configu- ration Register. Before the Write Registers (WRR) command can be accepted by the device, a Write Enable (WREN) command must be received. After the Write Enable (WREN) command has been decoded successfully, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The Write Registers (WRR) command is entered by shifting the instruction and the data bytes on SI. The Status Register is one data byte in length.The Write Registers (WRR) command will set the P_ERR or E_ERR bits if there is a failure in the WRR operation. Any Status or Configuration Register bit reserved for the future must be written as a ‘0’.CS# must be driven to the logic HIGH state after the eighth or sixteenth bit of data has been latched. If not, the Write Registers (WRR) command is not executed. If CS# is driven HIGH after the eighth cycle then only the Status Register-1 is written; otherwise, after the sixteenth cycle both the Status and Configuration Registers are written. When the configuration register QUAD bit CR[1] is ‘1’, only the WRR command format with 16 data bits may be used.As soon as CS# is driven to the logic HIGH state, the self-timed Write Registers (WRR) operation is initiated. While the Write Registers (WRR) operation is in progress, the Status Register may still be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed Write Registers (WRR) operation, and is a ‘0’ when it is completed. When the Write Registers (WRR) operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The WRR command must be executed under continuous power. The maximum clock frequency for the WRR command is 133 MHz.InstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#High ImpedanceSO4  3  2  1  06  57MSbStatus Register InSIFigure 54   Write Registers (WRR) command sequence – 8 data bitsCS#6  5  4  3  27MSbSIConfiguration Register InStatus Register InInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  231  0High Impedance7MSb6  5  4  3  2  1  0SOFigure 55   Write Registers (WRR) command sequence – 16 data bitsThe Write Registers (WRR) command allows the user to change the values of the Block Protect (BP2, BP1, and BP0) bits to define the size of the area that is to be treated as read-only. The Write Registers (WRR) command also allows the user to set the Status Register Write Disable (SRWD) bit to a ‘1’ or a ‘0’. The Status Register Write Disable (SRWD) bit and Write Protect (WP#) signal allow the BP bits to be hardware protected.When the Status Register Write Disable (SRWD) bit of the Status Register is a ‘0’ (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) command, regardless of the whether Write Protect (WP#) signal is driven to the logic HIGH or logic LOW state.When the Status Register Write Disable (SRWD) bit of the Status Register is set to a ‘1’, two cases need to be considered, depending on the state of Write Protect (WP#):If Write Protect (WP#) signal is driven to the logic HIGH state, it is possible to write to the Status and Configuration Registers provided that the Write Enable Latch (WEL) bit has previously been set to a ‘1’ by initiating a Write Enable (WREN) command.If Write Protect (WP#) signal is driven to the logic LOW state, it is not possible to write to the Status and Config- uration Registers even if the Write Enable Latch (WEL) bit has previously been set to a ‘1’ by a Write Enable (WREN) command. Attempts to write to the Status and Configuration Registers are rejected, and are not accepted for execution. As a consequence, all the data bytes in the memory area that are protected by the Block Protect (BP2, BP1, BP0) bits of the Status Register, are also hardware protected by WP#.The WP# hardware protection can be provided:by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (WP#) signal to the logic LOW state;or by driving Write Protect (WP#) signal to the logic LOW state after setting the Status Register Write Disable (SRWD) bit to a ‘1’.The only way to release the hardware protection is to pull the Write Protect (WP#) signal to the logic HIGH state. If WP# is permanently tied HIGH, hardware protection of the BP bits can never be activated.Table 51    Block Protection modesWP#SRWDbitModeWrite Protection of RegistersMemory contentProtected areaUnprotected area11Software ProtectedStatus and Configuration Registers are Writable (if WREN command has set the WEL bit). The values in the SRWD, BP2, BP1, and BP0 bits and those in the Configuration Register can be changed.Protected against Page Program, Quad Input Program, Sector Erase, and Bulk EraseReady to accept Page Program, Quad Input Program and Sector Erase commands100001Hardware ProtectedStatus and Configuration Registers are Hardware Write Protected. The values in the SRWD, BP2, BP1, and BP0 bits and those in the Configuration Register cannot be changed.Protected against Page Program, Sector Erase, and Bulk EraseReady to accept Page Program or Erase commandsNotesThe Status Register originally shows 00h when the device is first shipped from Infineon to the customer.Hardware protection is disabled when Quad Mode is enabled (QUAD bit = 1 in Configuration Register). WP# becomes IO2; therefore, it cannot be utilized.The WRR command has an alternate function of loading the Bank Address Register if the command immediately follows a BRAC command. See “Bank Register Access (BRAC B9h)” on page 80.Write Enable (WREN 06h)The Write Enable (WREN) command sets the Write Enable Latch (WEL) bit of the Status Register 1 (SR1[1]) to a ‘1’. The Write Enable Latch (WEL) bit must be set to a ‘1’ by issuing the Write Enable (WREN) command to enable write, program and erase commands.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI, the write enable operation will not be executed.CS#0  1  2  3  4  5  6  7SCKInstructionSIFigure 56   Write Enable (WREN) command sequenceWrite Disable (WRDI 04h)The Write Disable (WRDI) command sets the Write Enable Latch (WEL) bit of the Status Register-1 (SR1[1]) to a ‘0’.The Write Enable Latch (WEL) bit may be set to a ‘0’ by issuing the Write Disable (WRDI) command to disable Page Program (PP), Sector Erase (SE), Bulk Erase (BE), Write Registers (WRR), OTP Program (OTPP), and other commands, that require WEL be set to ‘1’ for execution. The WRDI command can be used by the user to protect memory areas against inadvertent writes that can possibly corrupt the contents of the memory. The WRDI command is ignored during an embedded operation while WIP bit =1.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI, the write disable operation will not be executed.CS#0  1  2  3  4  5  6  7SCKInstructionSIFigure 57   Write Disable (WRDI) command sequenceClear Status Register (CLSR 30h)The Clear Status Register command resets bit SR1[5] (Erase Fail Flag) and bit SR1[6] (Program Fail Flag). It is not necessary to set the WEL bit before the Clear SR command is executed. The Clear SR command will be accepted even when the device remains busy with WIP set to 1, as the device does remain busy when either error bit is set. The WEL bit will be unchanged after this command is executed.SIInstructionSCK764  531  20CS#Figure 58   Clear Status Register (CLSR) command sequenceECC Status Register Read (ECCRD 18h)To read the ECC Status Register, the command is followed by the ECC unit (32 bit) address, the four least signif- icant bits (LSb) of address must be set to ‘0’. This is followed by eight dummy cycles. Then the 8-bit contents of the ECC Register, for the ECC unit selected, are shifted out on SO 16 times, once for each byte in the ECC Unit. If CS# remains LOW, the next ECC unit status is sent through SO 16 times, once for each byte in the ECC Unit, this continues until CS# goes HIGH. The maximum operating clock frequency for the ECC READ command is 133 MHz. See “Automatic ECC” on page 106 for details on ECC unit.1 0 7MSbDATA OUT 2DATA OUT 16 5 4 3 2SO                            High Impedance                                                                                     7MSb7  6  5  4  3  2  1  0  31 30 29      3  2  1  0  7  6  5  4  3  2  1  0SIDummy Byte32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9 10  36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55CS#Figure 59   ECC Status Register Read command sequenceAutoBootSPI devices normally require 32 or more cycles of command and address shifting to initiate a read command. And, in order to read boot code from an SPI device, the host memory controller or processor must supply the read command from a hardwired state machine or from some host processor internal ROM code.Parallel NOR devices need only an initial address, supplied in parallel in a single cycle, and initial access time to start reading boot code.The AutoBoot feature allows the host memory controller to take boot code from an S25FL128S and S25FL256S device immediately after the end of reset, without having to send a read command. This saves 32 or more cycles and simplifies the logic needed to initiate the reading of boot code.As part of the power up reset, hardware reset, or command reset process the AutoBoot feature automatically starts a read access from a pre-specified address. At the time the reset process is completed, the device is ready to deliver code from the starting address. The host memory controller only needs to drive CS# signal from HIGH to LOW and begin toggling the SCK signal. The S25FL128S and S25FL256S device will delay code output for a pre-specified number of clock cycles before code streams out.The Auto Boot Start Delay (ABSD) field of the AutoBoot register specifies the initial delay if any is needed by the host.The host cannot send commands during this time. If ABSD = 0, the maximum SCK frequency is 50 MHz.If ABSD > 0, the maximum SCK frequency is 133 MHz if the QUAD bit CR1[1] is ‘0’ or 104 MHz if the QUAD bit isset to ‘1’.The starting address of the boot code is selected by the value programmed into the AutoBoot Start Address (ABSA) field of the AutoBoot Register which specifies a 512-byte boundary aligned location; the default address is 00000000h.Data will continuously shift out until CS# returns HIGH.At any point after the first data byte is transferred, when CS# returns HIGH, the SPI device will reset to standard SPI mode; able to accept normal command operations.A minimum of one byte must be transferred.AutoBoot mode will not initiate again until another power cycle or a reset occurs.An AutoBoot Enable bit (ABE) is set to enable the AutoBoot feature.The AutoBoot register bits are non-volatile and provide:The starting address (512-byte boundary), set by the AutoBoot Start Address (ABSA). The size of the ABSA field is 23-bits for devices up to 32-Gb.The number of initial delay cycles, set by the AutoBoot Start Delay (ABSD) 8-bit count value.The AutoBoot Enable.If the configuration register QUAD bit CR1[1] is set to 1, the boot code will be provided 4 bits per cycle in the same manner as a Read Quad Out command. If the QUAD bit is ‘0’ the code is delivered serially in the same manner as a Read command.DATA OUT 1    DATA OUT 27  6  5  4  3  2  1  0  7MSb              MSbHigh ImpedanceSODon’t Care or High ImpedanceSIWait State tWSSCK0  -  -  -  -  -  -  n  n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9CS#Figure 60   AutoBoot sequence (CR1[1] = 0)CS#0  -  -  -  -  -  -  n  n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9SCKWait State tWSIO0High Impedance4  0  4  0  4  0  4  0  4DATA OUT 1                              High Impedance         IO15  1  5  1  5  1  5  1  5IO2High Impedance6  2  6  2  6  2  6  2  6IO3High Impedance7MSb3 73  7  3  7  3  7Figure 61   AutoBoot sequence (CR1[1] = 1)AutoBoot Register Read (ABRD 14h)The AutoBoot Register Read command is shifted into SI. Then the 32-bit AutoBoot Register is shifted out on SO, least significant byte first, most significant bit of each byte first. It is possible to read the AutoBoot Register contin- uously by providing multiples of 32 clock cycles. If the QUAD bit CR1[1] is cleared to 0, the maximum operating clock frequency for ABRD command is 133 MHz. If the QUAD bit CR1[1] is set to 1, the maximum operating clock frequency for ABRD command is 104 MHz.7  6  5  4SOHigh ImpedanceCS#1  06  5  4  3  27MSbSIInstructionSCK37 38 39 400  1  2  3  4  5  6  7  8  9  10  1126 25 24 7MSb               MSbAutoBoot RegisterFigure 62   AutoBoot Register Read (ABRD) commandAutoBoot Register Write (ABWR 15h)Before the ABWR command can be accepted, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The ABWR command is entered by shifting the instruction and the data bytes on SI, least significant byte first, most significant bit of each byte first. The ABWR data is 32-bits in length.The ABWR command has status reported in Status Register-1 as both an erase and a programming operation. An E_ERR or a P_ERR may be set depending on whether the erase or programming phase of updating the register fails.CS# must be driven to the logic HIGH state after the 32nd bit of data has been latched. If not, the ABWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed ABWR operation is initiated. While the ABWR operation is in progress, Status Register-1 may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed ABWR operation, and is a ‘0’. when it is completed. When the ABWR cycle is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the ABWR command is 133 MHz.CS#7  6  5  4  3  2  1  0MSbSIAutoBoot RegisterInstructionSCK36 37 38 390  1  2  3  4  5  6  7  8  9  106  527 26 25 24SOHigh Impedance7MSbFigure 63   AutoBoot Register Write (ABWR) commandProgram NVDLR (PNVDLR 43h)Before the Program NVDLR (PNVDLR) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded success- fully, the device will set the Write Enable Latch (WEL) to enable the PNVDLR operation.The PNVDLR command is entered by shifting the instruction and the data byte on SI.CS# must be driven to the logic HIGH state after the eighth (8th) bit of data has been latched. If not, the PNVDLR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PNVDLR operation is initiated. While the PNVDLR operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PNVDLR cycle, and is a ‘0’. when it is completed. The PNVDLR operation can report a program error in the P_ERR bit of the status register. When the PNVDLR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’ The maximum clock frequency for the PNVDLR command is 133 MHz.SO7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0MSb                  MSbSIData Learning PatternInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#High ImpedanceFigure 64   Program NVDLR (PNVDLR) command sequenceWrite VDLR (WVDLR 4Ah)Before the Write VDLR (WVDLR) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded successfully, the device will set the Write Enable Latch (WEL) to enable WVDLR operation.The WVDLR command is entered by shifting the instruction and the data byte on SI.CS# must be driven to the logic HIGH state after the eighth (8th) bit of data has been latched. If not, the WVDLR command is not executed. As soon as CS# is driven to the logic HIGH state, the WVDLR operation is initiated with no delays. The maximum clock frequency for the PNVDLR command is 133 MHz.SOMSbMSb7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0SIData Learning PatternInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#High ImpedanceFigure 65   Write VDLR (WVDLR) command sequenceData Learning Pattern Read (DLPRD 41h)The instruction is shifted on SI, then the 8-bit DLP is shifted out on SO. It is possible to read the DLP continuously by providing multiples of eight clock cycles. The maximum operating clock frequency for the DLPRD command is 133 MHz.7MSb4  3  2  1  06  57MSbCS#SO7  6  5  4  3  2  1  0MSbSIData Learning PatternData Learning PatternInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  236  5  4  3  2  1  0High ImpedanceFigure 66   DLP Read (DLPRD) command sequenceRead memory array commandsRead commands for the main flash array provide many options for prior generation SPI compatibility or enhanced performance SPI:Some commands transfer address or data on each rising edge of SCK. These are called Single Data Rate commands (SDR).Some SDR commands transfer address one bit per rising edge of SCK and return data 1-, 2-, or 4-bits of data per rising edge of SCK. These are called Read or Fast Read for 1-bit data; Dual Output Read for 2-bit data, and Quad Output for 4-bit data.Some SDR commands transfer both address and data 2- or 4-bits per rising edge of SCK. These are called Dual I/O for 2-bit and Quad I/O for 4-bit.Some commands transfer address and data on both the rising edge and falling edge of SCK. These are called Double Data Rate (DDR) commands.There are DDR commands for 1-, 2-, or 4-bits of address or data per SCK edge. These are called Fast DDR for 1-bit, Dual I/O DDR for 2-bit, and Quad I/O DDR for 4-bit per edge transfer.All of these commands begin with an instruction code that is transferred one bit per SCK rising edge. The instruction is followed by either a 3- or 4-byte address transferred at SDR or DDR. Commands transferring address or data 2- or 4-bits per clock edge are called Multiple I/O (MIO) commands. For FL-S devices at 256 Mb or higher density, the traditional SPI 3-byte addresses are unable to directly address all locations in the memory array.These device have a bank address register that is used with 3-byte address commands to supply the high order address bits beyond the address from the host system. The default bank address is ‘0’. Commands are provided to load and read the bank address register. These devices may also be configured to take a 4-byte address from the host system with the traditional 3-byte address commands. The 4-byte address mode for traditional commands is activated by setting the External Address (EXTADD) bit in the bank address register to ‘1’. In the FL128S, higher order address bits above A23 in the 4-byte address commands, commands using Extended Address mode, and the Bank Address Register are not relevant and are ignored because the flash array is only 128 Mb in size.The Quad I/O commands provide a performance improvement option controlled by mode bits that are sent following the address bits. The mode bits indicate whether the command following the end of the current read will be another read of the same type, without an instruction at the beginning of the read. These mode bits give the option to eliminate the instruction cycles when doing a series of Quad I/O read accesses.A device ordering option provides an enhanced high performance option by adding a similar mode bit scheme to the DDR Fast Read, Dual I/O, and Dual I/O DDR commands, in addition to the Quad I/O command.Some commands require delay cycles following the address or mode bits to allow time to access the memory array. The delay cycles are traditionally called dummy cycles. The dummy cycles are ignored by the memory thus any data provided by the host during these cycles is “don’t care” and the host may also leave the SI signal at high impedance during the dummy cycles. When MIO commands are used the host must stop driving the IO signals (outputs are high impedance) before the end of last dummy cycle. When DDR commands are used the host must not drive the I/O signals during any dummy cycle. The number of dummy cycles varies with the SCK frequency or performance option selected via the Configuration Register 1 (CR1) Latency Code (LC). Dummy cycles are measured from SCK falling edge to next SCK falling edge. SPI outputs are traditionally driven to a new value on the falling edge of each SCK. Zero dummy cycles means the returning data is driven by the memory on the same falling edge of SCK that the host stops driving address or mode bits.The DDR commands may optionally have an 8-edge Data Learning Pattern (DLP) driven by the memory, on all data outputs, in the dummy cycles immediately before the start of data. The DLP can help the host memory controller determine the phase shift from SCK to data edges so that the memory controller can capture data at the center of the data eye.When using SDR I/O commands at higher SCK frequencies (>50 MHz), an LC that provides ‘1’ or more dummy cycles should be selected to allow additional time for the host to stop driving before the memory starts driving data, to minimize I/O driver conflict. When using DDR I/O commands with the DLP enabled, an LC that provides 5 or more dummy cycles should be selected to allow ‘1’ cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP.Each read command ends when CS# is returned HIGH at any point during data return. CS# must not be returned HIGH during the mode or dummy cycles before data returns as this may cause mode bits to be captured incor- rectly; making it indeterminate as to whether the device remains in enhanced high performance read mode.Read (Read 03h or 4READ 13h)The instruction03h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or03h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or13h is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, are shifted out on SO. The maximum operating clock frequency for the READ command is 50 MHz.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.SI24-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28  29  30  31 32  33  34 35  36  37  38 39CS #23 22 213 2 1 0SOHigh ImpedanceDATA OUT 1    DATA OUT 27  6  5  4  3  2  1  0  7MSb              MSbFigure 67   Read command sequence (3-byte address, 03h [ExtAdd = 0])SI32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#31 30 293 2 1 0SOHigh ImpedanceDATA OUT 1    DATA OUT 27  6  5  4  3  2  1  0  7MSb             MSbFigure 68   Read command sequence (4-byte address, 13h or 03h [ExtAdd = 1])Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)The instruction0Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or0Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or0Ch is followed by a 4-byte address (A31-A0)The address is followed by zero or eight dummy cycles depending on the latency code set in the Configuration Register. The dummy cycles allow the device internal circuits additional time for accessing the initial address location. During the dummy cycles the data value on SO is “don’t care” and may be high impedance. Then the memory contents, at the address given, are shifted out on SO.The maximum operating clock frequency for FAST READ command is 133 MHz.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.CS#1 0 7MSbSO                               High Impedance                                                                                                 7MSbDATA OUT 2DATA OUT 16 5 4 3 23  2  1  0  7  6  5  4  3  2  1  023 22 21SIDummy Byte24-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47Figure 69   Fast Read (FAST_READ) command sequence (3-byte address, 0Bh [ExtAdd = 0, LC = 10b])DATA OUT 16 5 4 3 231 30 29   3  2  1  0  7  6  5  4  3  2  1  0SIDummy Byte32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55CS #DATA OUT 2SO                               High Impedance                                                                                                 7MSb1 0 7MSbFigure 70   Fast Read command sequence (4-byte Address, 0Ch or 0B [ExtAdd=1], LC=10b)CS#0   1   2   3   4   5   6   7   838  39  40  41  42  43  44  45  46  47  48  49SCKInstruction32 Bit AddressData 1Data 2SI    7   6   5   4   3   2   1   0  31     1   0SO                                     7   6   5   4   3   2   1   0   7   6Figure 71    Fast Read command sequence (4-byte address, 0Ch or 0B [ExtAdd = 1], LC = 11b)Dual Output Read (DOR 3Bh or 4DOR 3Ch)The instruction3Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or3Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or3Ch is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, is shifted out two bits at a time through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency by the falling edge of the SCK signal.The maximum operating clock frequency for the Dual Output Read command is 104 MHz. For Dual Output Read commands, there are zero or eight dummy cycles required after the last address bit is shifted into SI before data begins shifting out of IO0 and IO1. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to read from the initial address. During the dummy cycles, the data value on SI is a “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28).CS#SCKIO0 IO1PhaseThe address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Command set summary",
        "Text": "Extended addressingTo accommodate addressing above 128 Mb, there are three options:New instructions are provided with 4-byte address, used to access up to 32 Gb of memory.Instruction nameDescriptionCode (Hex)4FAST_READRead Fast (4-byte address)0C4READRead (4-byte address)134DORRead Dual Out (4-byte address)3C4QORRead Quad Out (4-byte address)6C4DIORDual I/O Read (4-byte address)BC4QIORQuad I/O Read (4-byte address)EC4DDRFRRead DDR Fast (4-byte address)0E4DDRDIORDDR Dual I/O Read (4-byte address)BE4DDRQIORDDR Quad I/O Read (4-byte address)EE4PPPage Program (4-byte address)124QPPQuad Page Program (4-byte address)344P4EParameter 4-KB Erase (4-byte address)214SEErase 64/256 KB (4-byte address)DCFor backward compatibility to the 3-byte address instructions, the standard instructions can be used in conjunction with the EXTADD Bit in the Bank Address Register (BAR[7]). By default BAR[7] is cleared to ‘0’ (following power up and hardware reset), to enable 3-byte (24-bit) addressing. When set to 1, the legacy commands are changed to require 4 bytes (32 bits) for the address field. The following instructions can be used in conjunction with EXTADD bit to switch from 3 bytes to 4 bytes of address field.Instruction nameDescriptionCode (Hex)READRead (3-byte address)03FAST_READRead Fast (3-byte address)0BDORRead Dual Out (3-byte address)3BQORRead Quad Out (3-byte address)6BDIORDual I/O Read (3-byte address)BBQIORQuad I/O Read (3-byte address)EBInstruction nameDescriptionCode (Hex)DDRFRRead DDR Fast (3-byte address)0DDDRDIORDDR Dual I/O Read (3-byte address)BDDDRQIORDDR Quad I/O Read (3-byte address)EDPPPage Program (3-byte address)02QPPQuad Page Program (3-byte address)32P4EParameter 4-KB Erase (3-byte address)20SEErase 64 / 256 KB (3-byte address)D8For backward compatibility to the 3-byte addressing, the standard instructions can be used in conjunction with the Bank Address Register:a.The Bank Address Register is used to switch between 128-Mb (16-MB) banks of memory, The standard 3-byte address selects an address within the bank selected by the Bank Address Register.The host system writes the Bank Address Register to access beyond the first 128 Mb of memory.This applies to read, erase, and program commands.a. The Bank Register provides the high order (4th) byte of address, which is used to address the available memory at addresses greater than 16 MB.a. Bank Register bits are volatile.i. On power up, the default is Bank0 (the lowest address 16 MB).a. For Read, the device will continuously transfer out data until the end of the array.There is no bank to bank delay.The Bank Address Register is not updated.The Bank Address Register value is used only for the initial address of an access.Table 47    Bank address mapBank Address Register bitsBankMemory array address range (Hex)Bit 1Bit 00000000000000FFFFFF0110100000001FFFFFFTable 48    S25FL128S and S25FL256S command set (Sorted by function)FunctionCommand nameCommand descriptionInstruction value (Hex)Maximum frequency (MHz)Read Device IdentificationREAD_ID (REMS)Read Electronic Manufacturer Signature90133RDIDRead ID (JEDEC Manufacturer ID and JEDEC CFI)9F133RESRead Electronic SignatureAB50Register AccessRDSR1Read Status Register-105133RDSR2Read Status Register-207133RDCRRead Configuration Register-135133WRRWrite Register (Status-1, Configuration-1)01133WRDIWrite Disable04133WRENWrite Enable06133CLSRClear Status Register-1 - Erase/Program Fail Reset30133ECCRDECC Read (4-byte address)18133ABRDAutoBoot Register Read14133 (QUAD=0)104 (QUAD=1)ABWRAutoBoot Register Write15133BRRDBank Register Read16133BRWRBank Register Write17133BRACBank Register Access(Legacy command formerly used for Deep Power Down)B9133DLPRDData Learning Pattern Read41133PNVDLRProgram NV Data Learning Register43133WVDLRWrite Volatile Data Learning Register4A133Read Flash ArrayREADRead (3- or 4-byte address)0350Read Flash Array4READRead (4-byte address)1350FAST_READFast Read (3- or 4-byte address)0B1334FAST_READFast Read (4-byte address)0C133DDRFRDDR Fast Read (3- or 4-byte address)0D804DDRFRDDR Fast Read (4-byte address)0E80DORRead Dual Out (3- or 4-byte address)3B1044DORRead Dual Out (4-byte address)3C104QORRead Quad Out (3- or 4-byte address)6B1044QORRead Quad Out (4-byte address)6C104DIORDual I/O Read (3- or 4-byte address)BB1044DIORDual I/O Read (4-byte address)BC104DDRDIORDDR Dual I/O Read (3- or 4-byte address)BD80Table 48    S25FL128S and S25FL256S command set (Sorted by function) (continued)FunctionCommand nameCommand descriptionInstruction value (Hex)Maximum frequency (MHz)Read Flash Array4DDRDIORDDR Dual I/O Read (4-byte address)BE80QIORQuad I/O Read (3- or 4-byte address)EB1044QIORQuad I/O Read (4-byte address)EC104DDRQIORDDR Quad I/O Read (3- or 4-byte address)ED804DDRQIORDDR Quad I/O Read (4-byte address)EE80Program Flash ArrayPPPage Program (3- or 4-byte address)021334PPPage Program (4-byte address)12133QPPQuad Page Program (3- or 4-byte address)3280QPPQuad Page Program - Alternate instruction (3- or 4-byte address)38804QPPQuad Page Program (4-byte address)3480PGSPProgram Suspend85133PGRSProgram Resume8A133Erase Flash ArrayP4EParameter 4-KB, sector Erase (3- or 4-byte address)201334P4EParameter 4-KB, sector Erase (4-byte address)21133BEBulk Erase60133BEBulk Erase (alternate command)C7133SEErase 64 KB or 256 KB (3- or 4-byte address)D81334SEErase 64 KB or 256 KB (4-byte address)DC133ERSPErase Suspend75133ERRSErase Resume7A133One Time Program ArrayOTPPOTP Program42133OTPROTP Read4B133Advanced Sector ProtectionDYBRDDYB ReadE0133DYBWRDYB WriteE1133PPBRDPPB ReadE2133PPBPPPB ProgramE3133PPBEPPB EraseE4133ASPRDASP Read2B133ASPPASP Program2F133Advanced Sector ProtectionPLBRDPPB Lock Bit ReadA7133PLBWRPPB Lock Bit WriteA6133PASSRDPassword ReadE7133PASSPPassword ProgramE8133PASSUPassword UnlockE9133Table 48    S25FL128S and S25FL256S command set (Sorted by function) (continued)FunctionCommand nameCommand descriptionInstruction value (Hex)Maximum frequency (MHz)ResetRESETSoftware ResetF0133MBRMode Bit ResetFF133Reserved for Future UseMPMReserved for Multi-I/O-High Perf Mode (MPM)A3133RFUReserved-18Reserved18–RFUReserved-E5ReservedE5–RFUReserved-E6ReservedE6–Read device identificationThere are multiple commands to read information about the device manufacturer, device type, and device features. SPI memories from different vendors have used different commands and formats for reading infor- mation about the memories. The S25FL128S and S25FL256S devices support the three most common device information commands.Register read or writeThere are multiple registers for reporting embedded operation status or controlling device configuration options. There are commands for reading or writing these registers. Registers contain both volatile and non-volatile bits. Non-volatile bits in registers are automatically erased and programmed as a single (write) operation.Monitoring operation statusThe host system can determine when a write, program, erase, suspend or other embedded operation is complete by monitoring the Write in Progress (WIP) bit in the Status Register. The Read from Status Register-1 command provides the state of the WIP bit. The program error (P_ERR) and erase error (E_ERR) bits in the status register indicate whether the most recent program or erase command has not completed successfully. When P_ERR or E_ERR bits are set to one, the WIP bit will remain set to one indicating the device remains busy. Under this condition, only the CLSR, WRDI, RDSR1, RDSR2, and software RESET commands are valid commands. A Clear Status Register (CLSR) followed by a Write Disable (WRDI) command must be sent to return the device to standby state. CLSR clears the WIP, P_ERR, and E_ERR bits. WRDI clears the WEL bit. Alternatively, Hardware Reset, or Software Reset (RESET) may be used to return the device to standby state.ConfigurationThere are commands to read, write, and protect registers that control interface path width, interface timing, interface address length, and some aspects of data protection.Read flash arrayData may be read from the memory starting at any byte boundary. Data bytes are sequentially read from incre- mentally higher byte addresses until the host ends the data transfer by driving CS# input HIGH. If the byte address reaches the maximum address of the memory array, the read will continue at address ‘0’ of the array.There are several different read commands to specify different access latency and data path widths. Double Data Rate (DDR) commands also define the address and data bit relationship to both SCK edges:The Read command provides a single address bit per SCK rising edge on the SI signal with read data returning a single bit per SCK falling edge on the SO signal. This command has ‘0’ latency between the address and the returning data but is limited to a maximum SCK rate of 50 MHz.Other read commands have a latency period between the address and returning data but can operate at higher SCK frequencies. The latency depends on the configuration register latency code.The Fast Read command provides a single address bit per SCK rising edge on the SI signal with read data returning a single bit per SCK falling edge on the SO signal and may operate up to 133 MHz.Dual or Quad Output read commands provide address a single bit per SCK rising edge on the SI / IO0 signal with read data returning two bits, or four bits of data per SCK falling edge on the IO0-IO3 signals.Dual or Quad I/O Read commands provide address two bits or four bits per SCK rising edge with read data returning two bits, or four bits of data per SCK falling edge on the IO0-IO3 signals.Fast (Single), Dual, or Quad Double Data Rate read commands provide address one bit, two bits or four bits per every SCK edge with read data returning one bit, two bits, or four bits of data per every SCK edge on the IO0-IO3 signals. Double Data Rate (DDR) operation is only supported for core and I/O voltages of 3 to 3.6V.Program flash arrayProgramming data requires two commands: Write Enable (WREN), and Page Program (PP or QPP). The Page Program command accepts from 1-byte up to 256 or 512 consecutive bytes of data (page) to be programmed in one operation. Programming means that bits can either be left at ‘1’, or programmed from ‘1’ to ‘0’. Changing bits from ‘0’ to ‘1’ requires an erase operation.Erase flash arrayThe Sector Erase (SE) and Bulk Erase (BE) commands set all the bits in a sector or the entire memory array to ‘1’. A bit needs to be first erased to ‘1’ before programming can change it to a ‘0’. While bits can be individually programmed from a ‘1’ to ‘0’, erasing bits from ‘0’ to ‘1’ must be done on a sector-wide (SE) or array-wide (BE) level.OTP, block protection, and advanced sector protectionThere are commands to read and program a separate One Time Programmable (OTP) array for permanent data such as a serial number. There are commands to control a contiguous group (block) of flash memory array sectors that are protected from program and erase operations. There are commands to control which individual flash memory array sectors are protected from program and erase operations.ResetThere is a command to reset to the default conditions present after power on to the device. There is a command to reset (exit from) the Enhanced Performance Read Modes.ReservedSome instructions are reserved for future use. In this generation of the S25FL128S and S25FL256S some of these command instructions may be unused and not affect device operation, some may have undefined results.Some commands are reserved to ensure that a legacy or alternate source device command is allowed without affect. This allows legacy software to issue some commands that are not relevant for the current generation S25FL128S and S25FL256S devices with the assurance these commands do not cause some unexpected action.Some commands are reserved for use in special versions of the FL-S not addressed by this document or for a future generation. This allows new host memory controller designs to plan the flexibility to issue these command instructions. The command format is defined if known at the time this document revision is published."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "To accommodate addressing above 128 Mb, there are three options:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "New instructions are provided with 4-byte address, used to access up to 32 Gb of memory.Instruction nameDescriptionCode (Hex)4FAST_READRead Fast (4-byte address)0C4READRead (4-byte address)134DORRead Dual Out (4-byte address)3C4QORRead Quad Out (4-byte address)6C4DIORDual I/O Read (4-byte address)BC4QIORQuad I/O Read (4-byte address)EC4DDRFRRead DDR Fast (4-byte address)0E4DDRDIORDDR Dual I/O Read (4-byte address)BE4DDRQIORDDR Quad I/O Read (4-byte address)EE4PPPage Program (4-byte address)124QPPQuad Page Program (4-byte address)344P4EParameter 4-KB Erase (4-byte address)214SEErase 64/256 KB (4-byte address)DCFor backward compatibility to the 3-byte address instructions, the standard instructions can be used in conjunction with the EXTADD Bit in the Bank Address Register (BAR[7]). By default BAR[7] is cleared to ‘0’ (following power up and hardware reset), to enable 3-byte (24-bit) addressing. When set to 1, the legacy commands are changed to require 4 bytes (32 bits) for the address field. The following instructions can be used in conjunction with EXTADD bit to switch from 3 bytes to 4 bytes of address field.Instruction nameDescriptionCode (Hex)READRead (3-byte address)03FAST_READRead Fast (3-byte address)0BDORRead Dual Out (3-byte address)3BQORRead Quad Out (3-byte address)6BDIORDual I/O Read (3-byte address)BBQIORQuad I/O Read (3-byte address)EBInstruction nameDescriptionCode (Hex)DDRFRRead DDR Fast (3-byte address)0DDDRDIORDDR Dual I/O Read (3-byte address)BDDDRQIORDDR Quad I/O Read (3-byte address)EDPPPage Program (3-byte address)02QPPQuad Page Program (3-byte address)32P4EParameter 4-KB Erase (3-byte address)20SEErase 64 / 256 KB (3-byte address)D8For backward compatibility to the 3-byte addressing, the standard instructions can be used in conjunction with the Bank Address Register:a.The Bank Address Register is used to switch between 128-Mb (16-MB) banks of memory, The standard 3-byte address selects an address within the bank selected by the Bank Address Register.The host system writes the Bank Address Register to access beyond the first 128 Mb of memory.This applies to read, erase, and program commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "New instructions are provided with 4-byte address, used to access up to 32 Gb of memory."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Instruction name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Code (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4FAST_READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Fast (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4DOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Dual Out (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "3C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4QOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Quad Out (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "6C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4DIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Dual I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4QIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Quad I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "EC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4DDRFR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read DDR Fast (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4DDRDIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDR Dual I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4DDRQIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDR Quad I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "EE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4PP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Page Program (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Quad Page Program (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "34"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4P4E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Parameter 4-KB Erase (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4SE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Erase 64/256 KB (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "For backward compatibility to the 3-byte address instructions, the standard instructions can be used in conjunction with the EXTADD Bit in the Bank Address Register (BAR[7]). By default BAR[7] is cleared to ‘0’ (following power up and hardware reset), to enable 3-byte (24-bit) addressing. When set to 1, the legacy commands are changed to require 4 bytes (32 bits) for the address field. The following instructions can be used in conjunction with EXTADD bit to switch from 3 bytes to 4 bytes of address field."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Instruction name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Code (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "03"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "FAST_READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Fast (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Dual Out (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "3B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "QOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Quad Out (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "6B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Dual I/O Read (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "QIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Quad I/O Read (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "EB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Instruction name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Code (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDRFR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read DDR Fast (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDRDIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDR Dual I/O Read (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDRQIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDR Quad I/O Read (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ED"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Page Program (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "02"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Quad Page Program (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "P4E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Parameter 4-KB Erase (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "SE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Erase 64 / 256 KB (3-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "D8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "For backward compatibility to the 3-byte addressing, the standard instructions can be used in conjunction with the Bank Address Register:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "a.The Bank Address Register is used to switch between 128-Mb (16-MB) banks of memory, The standard 3-byte address selects an address within the bank selected by the Bank Address Register."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "The host system writes the Bank Address Register to access beyond the first 128 Mb of memory.This applies to read, erase, and program commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "The host system writes the Bank Address Register to access beyond the first 128 Mb of memory."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "This applies to read, erase, and program commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "a. The Bank Register provides the high order (4th) byte of address, which is used to address the available memory at addresses greater than 16 MB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "a. Bank Register bits are volatile."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "i. On power up, the default is Bank0 (the lowest address 16 MB)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "a. For Read, the device will continuously transfer out data until the end of the array."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "There is no bank to bank delay.The Bank Address Register is not updated.The Bank Address Register value is used only for the initial address of an access."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "There is no bank to bank delay."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "The Bank Address Register is not updated."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "The Bank Address Register value is used only for the initial address of an access."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Table 47    Bank address map"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Bank Address Register bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Bank"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Memory array address range (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Bit 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Bit 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "00000000"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "00FFFFFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "01000000"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "01FFFFFF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Table 48    S25FL128S and S25FL256S command set (Sorted by function)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Command name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Command description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Instruction value (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Maximum frequency (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Device Identification"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "READ_ID (REMS)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Electronic Manufacturer Signature"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "90"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "RDID"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read ID (JEDEC Manufacturer ID and JEDEC CFI)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "9F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "RES"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Electronic Signature"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "AB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Register Access"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "RDSR1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Status Register-1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "05"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "RDSR2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Status Register-2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "07"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "RDCR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Configuration Register-1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "35"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "WRR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Write Register (Status-1, Configuration-1)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "WRDI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Write Disable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "04"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "WREN"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Write Enable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "06"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "CLSR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Clear Status Register-1 - Erase/Program Fail Reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ECCRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ECC Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ABRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "AutoBoot Register Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133 (QUAD=0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "104 (QUAD=1)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ABWR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "AutoBoot Register Write"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BRRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Bank Register Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BRWR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Bank Register Write"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BRAC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Bank Register Access"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "(Legacy command formerly used for Deep Power Down)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "B9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DLPRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Data Learning Pattern Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "41"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PNVDLR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Program NV Data Learning Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "43"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "WVDLR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Write Volatile Data Learning Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Flash Array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "03"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Flash Array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "FAST_READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Fast Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4FAST_READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Fast Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDRFR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDR Fast Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4DDRFR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDR Fast Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "0E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Dual Out (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "3B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4DOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Dual Out (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "3C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "QOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Quad Out (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "6B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4QOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Quad Out (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "6C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Dual I/O Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4DIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Dual I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDRDIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDR Dual I/O Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Table 48    S25FL128S and S25FL256S command set (Sorted by function) (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Command name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Command description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Instruction value (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Maximum frequency (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Read Flash Array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4DDRDIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDR Dual I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "QIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Quad I/O Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "EB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4QIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Quad I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "EC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDRQIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDR Quad I/O Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ED"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4DDRQIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DDR Quad I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "EE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Program Flash Array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Page Program (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "02"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4PP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Page Program (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Quad Page Program (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Quad Page Program - Alternate instruction (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "38"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Quad Page Program (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "34"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PGSP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Program Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "85"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PGRS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Program Resume"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "8A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Erase Flash Array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "P4E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Parameter 4-KB, sector Erase (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4P4E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Parameter 4-KB, sector Erase (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Bulk Erase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "60"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "BE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Bulk Erase (alternate command)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "C7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "SE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Erase 64 KB or 256 KB (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "D8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4SE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Erase 64 KB or 256 KB (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ERSP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Erase Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ERRS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Erase Resume"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "7A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "One Time Program Array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "OTPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "OTP Program"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "42"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "OTPR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "OTP Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "4B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Advanced Sector Protection"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DYBRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DYB Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "E0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DYBWR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "DYB Write"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "E1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PPBRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PPB Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "E2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PPBP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PPB Program"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "E3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PPBE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PPB Erase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "E4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ASPRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ASP Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "2B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ASPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "ASP Program"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "2F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Advanced Sector Protection"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PLBRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PPB Lock Bit Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "A7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PLBWR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PPB Lock Bit Write"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "A6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PASSRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Password Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "E7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PASSP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Password Program"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "E8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "PASSU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Password Unlock"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "E9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Table 48    S25FL128S and S25FL256S command set (Sorted by function) (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Command name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Command description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Instruction value (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Maximum frequency (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "RESET"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Software Reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "F0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "MBR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Mode Bit Reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "MPM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Reserved for Multi-I/O-High Perf Mode (MPM)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "A3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Reserved-18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Reserved-E5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "E5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Reserved-E6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "E6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Extended addressing",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read device identification",
        "Text": "There are multiple commands to read information about the device manufacturer, device type, and device features. SPI memories from different vendors have used different commands and formats for reading infor- mation about the memories. The S25FL128S and S25FL256S devices support the three most common device information commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Register read or write",
        "Text": "There are multiple registers for reporting embedded operation status or controlling device configuration options. There are commands for reading or writing these registers. Registers contain both volatile and non-volatile bits. Non-volatile bits in registers are automatically erased and programmed as a single (write) operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Register read or write",
        "Text": "Monitoring operation statusThe host system can determine when a write, program, erase, suspend or other embedded operation is complete by monitoring the Write in Progress (WIP) bit in the Status Register. The Read from Status Register-1 command provides the state of the WIP bit. The program error (P_ERR) and erase error (E_ERR) bits in the status register indicate whether the most recent program or erase command has not completed successfully. When P_ERR or E_ERR bits are set to one, the WIP bit will remain set to one indicating the device remains busy. Under this condition, only the CLSR, WRDI, RDSR1, RDSR2, and software RESET commands are valid commands. A Clear Status Register (CLSR) followed by a Write Disable (WRDI) command must be sent to return the device to standby state. CLSR clears the WIP, P_ERR, and E_ERR bits. WRDI clears the WEL bit. Alternatively, Hardware Reset, or Software Reset (RESET) may be used to return the device to standby state.ConfigurationThere are commands to read, write, and protect registers that control interface path width, interface timing, interface address length, and some aspects of data protection."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Monitoring operation status",
        "Text": "The host system can determine when a write, program, erase, suspend or other embedded operation is complete by monitoring the Write in Progress (WIP) bit in the Status Register. The Read from Status Register-1 command provides the state of the WIP bit. The program error (P_ERR) and erase error (E_ERR) bits in the status register indicate whether the most recent program or erase command has not completed successfully. When P_ERR or E_ERR bits are set to one, the WIP bit will remain set to one indicating the device remains busy. Under this condition, only the CLSR, WRDI, RDSR1, RDSR2, and software RESET commands are valid commands. A Clear Status Register (CLSR) followed by a Write Disable (WRDI) command must be sent to return the device to standby state. CLSR clears the WIP, P_ERR, and E_ERR bits. WRDI clears the WEL bit. Alternatively, Hardware Reset, or Software Reset (RESET) may be used to return the device to standby state."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Configuration",
        "Text": "There are commands to read, write, and protect registers that control interface path width, interface timing, interface address length, and some aspects of data protection."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read flash array",
        "Text": "Data may be read from the memory starting at any byte boundary. Data bytes are sequentially read from incre- mentally higher byte addresses until the host ends the data transfer by driving CS# input HIGH. If the byte address reaches the maximum address of the memory array, the read will continue at address ‘0’ of the array."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read flash array",
        "Text": "There are several different read commands to specify different access latency and data path widths. Double Data Rate (DDR) commands also define the address and data bit relationship to both SCK edges:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read flash array",
        "Text": "The Read command provides a single address bit per SCK rising edge on the SI signal with read data returning a single bit per SCK falling edge on the SO signal. This command has ‘0’ latency between the address and the returning data but is limited to a maximum SCK rate of 50 MHz.Other read commands have a latency period between the address and returning data but can operate at higher SCK frequencies. The latency depends on the configuration register latency code.The Fast Read command provides a single address bit per SCK rising edge on the SI signal with read data returning a single bit per SCK falling edge on the SO signal and may operate up to 133 MHz.Dual or Quad Output read commands provide address a single bit per SCK rising edge on the SI / IO0 signal with read data returning two bits, or four bits of data per SCK falling edge on the IO0-IO3 signals.Dual or Quad I/O Read commands provide address two bits or four bits per SCK rising edge with read data returning two bits, or four bits of data per SCK falling edge on the IO0-IO3 signals.Fast (Single), Dual, or Quad Double Data Rate read commands provide address one bit, two bits or four bits per every SCK edge with read data returning one bit, two bits, or four bits of data per every SCK edge on the IO0-IO3 signals. Double Data Rate (DDR) operation is only supported for core and I/O voltages of 3 to 3.6V."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read flash array",
        "Text": "The Read command provides a single address bit per SCK rising edge on the SI signal with read data returning a single bit per SCK falling edge on the SO signal. This command has ‘0’ latency between the address and the returning data but is limited to a maximum SCK rate of 50 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read flash array",
        "Text": "Other read commands have a latency period between the address and returning data but can operate at higher SCK frequencies. The latency depends on the configuration register latency code."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read flash array",
        "Text": "The Fast Read command provides a single address bit per SCK rising edge on the SI signal with read data returning a single bit per SCK falling edge on the SO signal and may operate up to 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read flash array",
        "Text": "Dual or Quad Output read commands provide address a single bit per SCK rising edge on the SI / IO0 signal with read data returning two bits, or four bits of data per SCK falling edge on the IO0-IO3 signals."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read flash array",
        "Text": "Dual or Quad I/O Read commands provide address two bits or four bits per SCK rising edge with read data returning two bits, or four bits of data per SCK falling edge on the IO0-IO3 signals."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read flash array",
        "Text": "Fast (Single), Dual, or Quad Double Data Rate read commands provide address one bit, two bits or four bits per every SCK edge with read data returning one bit, two bits, or four bits of data per every SCK edge on the IO0-IO3 signals. Double Data Rate (DDR) operation is only supported for core and I/O voltages of 3 to 3.6V."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program flash array",
        "Text": "Programming data requires two commands: Write Enable (WREN), and Page Program (PP or QPP). The Page Program command accepts from 1-byte up to 256 or 512 consecutive bytes of data (page) to be programmed in one operation. Programming means that bits can either be left at ‘1’, or programmed from ‘1’ to ‘0’. Changing bits from ‘0’ to ‘1’ requires an erase operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase flash array",
        "Text": "The Sector Erase (SE) and Bulk Erase (BE) commands set all the bits in a sector or the entire memory array to ‘1’. A bit needs to be first erased to ‘1’ before programming can change it to a ‘0’. While bits can be individually programmed from a ‘1’ to ‘0’, erasing bits from ‘0’ to ‘1’ must be done on a sector-wide (SE) or array-wide (BE) level."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP, block protection, and advanced sector protection",
        "Text": "There are commands to read and program a separate One Time Programmable (OTP) array for permanent data such as a serial number. There are commands to control a contiguous group (block) of flash memory array sectors that are protected from program and erase operations. There are commands to control which individual flash memory array sectors are protected from program and erase operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Reset",
        "Text": "There is a command to reset to the default conditions present after power on to the device. There is a command to reset (exit from) the Enhanced Performance Read Modes."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Reserved",
        "Text": "Some instructions are reserved for future use. In this generation of the S25FL128S and S25FL256S some of these command instructions may be unused and not affect device operation, some may have undefined results."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Reserved",
        "Text": "Some commands are reserved to ensure that a legacy or alternate source device command is allowed without affect. This allows legacy software to issue some commands that are not relevant for the current generation S25FL128S and S25FL256S devices with the assurance these commands do not cause some unexpected action."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Reserved",
        "Text": "Some commands are reserved for use in special versions of the FL-S not addressed by this document or for a future generation. This allows new host memory controller designs to plan the flexibility to issue these command instructions. The command format is defined if known at the time this document revision is published."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Identification commands",
        "Text": "Read Identification - REMS (Read_ID or REMS 90h)The READ_ID command identifies the Device Manufacturer ID and the Device ID. The command is also referred to as Read Electronic Manufacturer and device Signature (REMS). READ-ID (REMS) is only supported for backward compatibility and should not be used for new software designs. New software designs should instead make use of the RDID command.The command is initiated by shifting on SI the instruction code “90h” followed by a 24-bit address of 00000h. Following this, the Manufacturer ID and the Device ID are shifted out on SO starting at the falling edge of SCK after address. The Manufacturer ID and the Device ID are always shifted out with the MSb first. If the 24-bit address is set to 000001h, then the Device ID is read out first followed by the Manufacturer ID. The Manufacturer ID and Device ID output data toggles between address 000000H and 000001H until terminated by a low to high transition on CS# input. The maximum clock frequency for the READ_ID command is 133 MHz.90hSISOCS#                                                                                                                        32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47SCKCS#SO23 22 21        3  2  1  0MSb7MSbSIADD (1)InstructionSCK0  1  2  3  4  5  6  7  8  9  10  28  29 30 31Device ID6  5  4  3  2  1  0High ImpedanceManufacture ID7  6  5  4  3  2  1  0MSbFigure 45   READ_ID command sequenceTable 49   Read_ID valuesDeviceManufacturer ID (Hex)Device ID (Hex)S25FL128S0117S25FL256S0118Read Identification (RDID 9Fh)The Read Identification (RDID) command provides read access to manufacturer identification, device identifi- cation, and Common Flash Interface (CFI) information. The manufacturer identification is assigned by JEDEC. The CFI structure is defined by JEDEC standard. The device identification and CFI values are assigned by Infineon.The JEDEC Common Flash Interface (CFI) specification defines a device information structure, which allows a vendor-specified software flash management program (driver) to be used for entire families of flash devices. Software support can then be device-independent, JEDEC manufacturer ID independent, forward and backward-compatible for the specified flash device families. System vendors can standardize their flash drivers for long-term software compatibility by using the CFI values to configure a family driver from the CFI information of the device in use.Any RDID command issued while a program, erase, or write cycle is in progress is ignored and has no effect on execution of the program, erase, or write cycle that is in progress.The RDID instruction is shifted on SI. After the last bit of the RDID instruction is shifted into the device, a byte of manufacturer identification, two bytes of device identification, extended device identification, and CFI infor- mation will be shifted sequentially out on SO. As a whole this information is referred to as ID-CFI. See “ID-CFI address space” on page 49 for the detail description of the ID-CFI contents.Continued shifting of output beyond the end of the defined ID-CFI address space will provide undefined data. The RDID command sequence is terminated by driving CS# to the logic HIGH state anytime during data output.The maximum clock frequency for the RDID command is 133 MHz.Extended Device InformationManufacturer / Device IdentificationSI InstructionSCK 0  1  2  3  4  5  6  7  8  9  10   28  29  30  31  32  33  34   652 653 654 655C S#High ImpedanceSO 0  1  2   20  21  22  23  24  25  26644  645  646 1 647Figure 46   Read Identification (RDID) command sequenceRead Electronic Signature (RES) (ABh)The RES command is used to read a single byte Electronic Signature from SO. RES is only supported for backward compatibility and should not be used for new software designs. New software designs should instead make use of the RDID command.The RES instruction is shifted in followed by three dummy bytes onto SI. After the last bit of the three dummy bytes are shifted into the device, a byte of Electronic Signature will be shifted out of SO. Each bit is shifted out by the falling edge of SCK. The maximum clock frequency for the RES command is 50 MHz.The Electronic Signature can be read repeatedly by applying multiples of eight clock cycles.The RES command sequence is terminated by driving CS# to the logic HIGH state anytime during data output.02 123 22 21        3MSbSI3 Dummy BytesInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39CS#SOHigh ImpedanceElectonic ID7  6  5  4  3  2  1  0MSbFigure 47    Read Electronic Signature (RES) command sequenceTable 50    RES valuesDeviceDevice ID (Hex)S25FL128S17S25FL256S18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "The READ_ID command identifies the Device Manufacturer ID and the Device ID. The command is also referred to as Read Electronic Manufacturer and device Signature (REMS). READ-ID (REMS) is only supported for backward compatibility and should not be used for new software designs. New software designs should instead make use of the RDID command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "The command is initiated by shifting on SI the instruction code “90h” followed by a 24-bit address of 00000h. Following this, the Manufacturer ID and the Device ID are shifted out on SO starting at the falling edge of SCK after address. The Manufacturer ID and the Device ID are always shifted out with the MSb first. If the 24-bit address is set to 000001h, then the Device ID is read out first followed by the Manufacturer ID. The Manufacturer ID and Device ID output data toggles between address 000000H and 000001H until terminated by a low to high transition on CS# input. The maximum clock frequency for the READ_ID command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "90h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "CS#                                                                                                                        "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "23 22 21        3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "ADD (1)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  28  29 30 31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "Device ID"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "Manufacture ID"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "Figure 45   READ_ID command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "Table 49   Read_ID values"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "Device"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "Manufacturer ID (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "Device ID (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "S25FL128S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "S25FL256S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification - REMS (Read_ID or REMS 90h)",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "The Read Identification (RDID) command provides read access to manufacturer identification, device identifi- cation, and Common Flash Interface (CFI) information. The manufacturer identification is assigned by JEDEC. The CFI structure is defined by JEDEC standard. The device identification and CFI values are assigned by Infineon."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "The JEDEC Common Flash Interface (CFI) specification defines a device information structure, which allows a vendor-specified software flash management program (driver) to be used for entire families of flash devices. Software support can then be device-independent, JEDEC manufacturer ID independent, forward and backward-compatible for the specified flash device families. System vendors can standardize their flash drivers for long-term software compatibility by using the CFI values to configure a family driver from the CFI information of the device in use."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "Any RDID command issued while a program, erase, or write cycle is in progress is ignored and has no effect on execution of the program, erase, or write cycle that is in progress."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "The RDID instruction is shifted on SI. After the last bit of the RDID instruction is shifted into the device, a byte of manufacturer identification, two bytes of device identification, extended device identification, and CFI infor- mation will be shifted sequentially out on SO. As a whole this information is referred to as ID-CFI. See “ID-CFI address space” on page 49 for the detail description of the ID-CFI contents."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "Continued shifting of output beyond the end of the defined ID-CFI address space will provide undefined data. The RDID command sequence is terminated by driving CS# to the logic HIGH state anytime during data output."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "The maximum clock frequency for the RDID command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "Extended Device Information"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "Manufacturer / Device Identification"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "SI "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "SCK "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10   28  29  30  31  32  33  34   652 653 654 655"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "C S#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "SO "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "0  1  2   20  21  22  23  24  25  26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "644  645  646 1 647"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Identification (RDID 9Fh)",
        "Text": "Figure 46   Read Identification (RDID) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "The RES command is used to read a single byte Electronic Signature from SO. RES is only supported for backward compatibility and should not be used for new software designs. New software designs should instead make use of the RDID command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "The RES instruction is shifted in followed by three dummy bytes onto SI. After the last bit of the three dummy bytes are shifted into the device, a byte of Electronic Signature will be shifted out of SO. Each bit is shifted out by the falling edge of SCK. The maximum clock frequency for the RES command is 50 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "The Electronic Signature can be read repeatedly by applying multiples of eight clock cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "The RES command sequence is terminated by driving CS# to the logic HIGH state anytime during data output."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "2 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "23 22 21        3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "3 Dummy Bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "Electonic ID"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "Figure 47    Read Electronic Signature (RES) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "Table 50    RES values"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "Device"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "Device ID (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "S25FL128S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "S25FL256S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Electronic Signature (RES) (ABh)",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Register access commands",
        "Text": "Read Status Register-1 (RDSR1 05h)The Read Status Register-1 (RDSR1) command allows the Status Register-1 contents to be read from SO. The Status Register-1 contents may be read at any time, even while a program, erase, or write operation is in progress. It is possible to read the Status Register-1 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read. The maximum clock frequency for the RDSR1 (05h) command is 133 MHz.MSbCS#MSbStatus Register-1 Out6  5  4  3  2  1  0  77MSbStatus Register-1 Out7  6  5  4  3  2  1  0SOHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23Figure 48   Read Status Register-1 (RDSR1) command sequenceRead Status Register-2 (RDSR2 07h)The Read Status Register (RDSR2) command allows the Status Register-2 contents to be read from SO. The Status Register-2 contents may be read at any time, even while a program, erase, or write operation is in progress. It is possible to read the Status Register-2 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read. The maximum clock frequency for the RDSR2 command is 133 MHz.7MSbSO7  6  5  4  3  2  1  0High ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23CS#Status Register-2 Out6  5  4  3  2  1  07MSbStatus Register-2 Out6  5  4  3  2  1  0  7MSbFigure 49   Read Status Register-2 (RDSR2) commandRead Configuration Register (RDCR 35h)CS# SCKSI SOPhaseThe Read Configuration Register (RDCR) command allows the Configuration Register contents to be read from SO. It is possible to read the Configuration Register continuously by providing multiples of eight clock cycles. The Configuration Register contents may be read at any time, even while a program, erase, or write operation is in progress.765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionRegister ReadRepeat Register ReadFigure 50   Read Configuration Register (RDCR) command sequenceBank Register Read (BRRD 16h)The Read the Bank Register (BRRD) command allows the Bank address Register contents to be read from SO. The instruction is first shifted in from SI. Then the 8-bit Bank Register is shifted out on SO. It is possible to read the Bank Register continuously by providing multiples of eight clock cycles. The maximum operating clock frequency for the BRRD command is 133 MHz.SCKCS#0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23MSb                MSb                MSbInstructionSI7  6  5  4  3  2  1  0MSBBank Register OutBank Register OutHigh ImpedanceSO7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0  7Figure 51   Read Bank Register (BRRD) commandBank Register Write (BRWR 17h)The Bank Register Write (BRWR) command is used to write address bits above A23, into the Bank Address Register (BAR). The command is also used to write the Extended address control bit (EXTADD) that is also in BAR[7]. BAR provides the high order addresses needed by devices having more than 128 Mb (16 MB), when using 3-byte address commands without extended addressing enabled (BAR[7] EXTADD = 0). Because this command is part of the addressing method and is not changing data in the flash memory, this command does not require the WREN command to precede it.The BRWR instruction is entered, followed by the data byte on SI. The Bank Register is one data byte in length.The BRWR command has no effect on the P_ERR, E_ERR or WIP bits of the Status and Configuration Registers. Any bank address bit reserved for the future should always be written as a ‘0’.SIBank Register InInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0MSb               MSbSOHigh ImpedanceFigure 52   Bank Register Write (BRWR) commandBank Register Access (BRAC B9h)The Bank Register Read and Write commands provide full access to the Bank Address Register (BAR) but they are both commands that are not present in legacy SPI memory devices. Host system SPI memory controller inter- faces may not be able to easily support such new commands. The Bank Register Access (BRAC) command uses the same command code and format as the Deep Power Down (DPD) command that is available in legacy SPI memories. The FL-S family does not support a DPD feature but assigns this legacy command code to the BRAC command to enable write access to the Bank Address Register for legacy systems that are able to send the legacy DPD (B9h) command.When the BRAC command is sent, the FL-S family device will then interpret an immediately following Write Register (WRR) command as a write to the lower address bits of the BAR. A WREN command is not used between the BRAC and WRR commands. Only the lower two bits of the first data byte following the WRR command code are used to load BAR[1:0]. The upper bits of that byte and the content of the optional WRR command second data byte are ignored. Following the WRR command, the access to BAR is closed and the device interface returns to the standby state. The combined BRAC followed by WRR command sequence has no affect on the value of the ExtAdd bit (BAR[7]).Commands other than WRR may immediately follow BRAC and execute normally. However, any command other than WRR, or any other sequence in which CS# goes LOW and returns HIGH, following a BRAC command, will close the access to BAR and return to the normal interpretation of a WRR command as a write to Status Register-1 and the Configuration Register.The BRAC + WRR sequence is allowed only when the device is in standby, program suspend, or erase suspend states. This command sequence is illegal when the device is performing an embedded algorithm or when the program (P_ERR) or erase (E_ERR) status bits are set to ‘1’.CS#SO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7Figure 53   BRAC (B9h) command sequenceWrite Registers (WRR 01h)The Write Registers (WRR) command allows new values to be written to both the Status Register-1 and Configu- ration Register. Before the Write Registers (WRR) command can be accepted by the device, a Write Enable (WREN) command must be received. After the Write Enable (WREN) command has been decoded successfully, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The Write Registers (WRR) command is entered by shifting the instruction and the data bytes on SI. The Status Register is one data byte in length.The Write Registers (WRR) command will set the P_ERR or E_ERR bits if there is a failure in the WRR operation. Any Status or Configuration Register bit reserved for the future must be written as a ‘0’.CS# must be driven to the logic HIGH state after the eighth or sixteenth bit of data has been latched. If not, the Write Registers (WRR) command is not executed. If CS# is driven HIGH after the eighth cycle then only the Status Register-1 is written; otherwise, after the sixteenth cycle both the Status and Configuration Registers are written. When the configuration register QUAD bit CR[1] is ‘1’, only the WRR command format with 16 data bits may be used.As soon as CS# is driven to the logic HIGH state, the self-timed Write Registers (WRR) operation is initiated. While the Write Registers (WRR) operation is in progress, the Status Register may still be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed Write Registers (WRR) operation, and is a ‘0’ when it is completed. When the Write Registers (WRR) operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The WRR command must be executed under continuous power. The maximum clock frequency for the WRR command is 133 MHz.InstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#High ImpedanceSO4  3  2  1  06  57MSbStatus Register InSIFigure 54   Write Registers (WRR) command sequence – 8 data bitsCS#6  5  4  3  27MSbSIConfiguration Register InStatus Register InInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  231  0High Impedance7MSb6  5  4  3  2  1  0SOFigure 55   Write Registers (WRR) command sequence – 16 data bitsThe Write Registers (WRR) command allows the user to change the values of the Block Protect (BP2, BP1, and BP0) bits to define the size of the area that is to be treated as read-only. The Write Registers (WRR) command also allows the user to set the Status Register Write Disable (SRWD) bit to a ‘1’ or a ‘0’. The Status Register Write Disable (SRWD) bit and Write Protect (WP#) signal allow the BP bits to be hardware protected.When the Status Register Write Disable (SRWD) bit of the Status Register is a ‘0’ (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) command, regardless of the whether Write Protect (WP#) signal is driven to the logic HIGH or logic LOW state.When the Status Register Write Disable (SRWD) bit of the Status Register is set to a ‘1’, two cases need to be considered, depending on the state of Write Protect (WP#):If Write Protect (WP#) signal is driven to the logic HIGH state, it is possible to write to the Status and Configuration Registers provided that the Write Enable Latch (WEL) bit has previously been set to a ‘1’ by initiating a Write Enable (WREN) command.If Write Protect (WP#) signal is driven to the logic LOW state, it is not possible to write to the Status and Config- uration Registers even if the Write Enable Latch (WEL) bit has previously been set to a ‘1’ by a Write Enable (WREN) command. Attempts to write to the Status and Configuration Registers are rejected, and are not accepted for execution. As a consequence, all the data bytes in the memory area that are protected by the Block Protect (BP2, BP1, BP0) bits of the Status Register, are also hardware protected by WP#.The WP# hardware protection can be provided:by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (WP#) signal to the logic LOW state;or by driving Write Protect (WP#) signal to the logic LOW state after setting the Status Register Write Disable (SRWD) bit to a ‘1’.The only way to release the hardware protection is to pull the Write Protect (WP#) signal to the logic HIGH state. If WP# is permanently tied HIGH, hardware protection of the BP bits can never be activated.Table 51    Block Protection modesWP#SRWDbitModeWrite Protection of RegistersMemory contentProtected areaUnprotected area11Software ProtectedStatus and Configuration Registers are Writable (if WREN command has set the WEL bit). The values in the SRWD, BP2, BP1, and BP0 bits and those in the Configuration Register can be changed.Protected against Page Program, Quad Input Program, Sector Erase, and Bulk EraseReady to accept Page Program, Quad Input Program and Sector Erase commands100001Hardware ProtectedStatus and Configuration Registers are Hardware Write Protected. The values in the SRWD, BP2, BP1, and BP0 bits and those in the Configuration Register cannot be changed.Protected against Page Program, Sector Erase, and Bulk EraseReady to accept Page Program or Erase commandsNotesThe Status Register originally shows 00h when the device is first shipped from Infineon to the customer.Hardware protection is disabled when Quad Mode is enabled (QUAD bit = 1 in Configuration Register). WP# becomes IO2; therefore, it cannot be utilized.The WRR command has an alternate function of loading the Bank Address Register if the command immediately follows a BRAC command. See “Bank Register Access (BRAC B9h)” on page 80.Write Enable (WREN 06h)The Write Enable (WREN) command sets the Write Enable Latch (WEL) bit of the Status Register 1 (SR1[1]) to a ‘1’. The Write Enable Latch (WEL) bit must be set to a ‘1’ by issuing the Write Enable (WREN) command to enable write, program and erase commands.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI, the write enable operation will not be executed.CS#0  1  2  3  4  5  6  7SCKInstructionSIFigure 56   Write Enable (WREN) command sequenceWrite Disable (WRDI 04h)The Write Disable (WRDI) command sets the Write Enable Latch (WEL) bit of the Status Register-1 (SR1[1]) to a ‘0’.The Write Enable Latch (WEL) bit may be set to a ‘0’ by issuing the Write Disable (WRDI) command to disable Page Program (PP), Sector Erase (SE), Bulk Erase (BE), Write Registers (WRR), OTP Program (OTPP), and other commands, that require WEL be set to ‘1’ for execution. The WRDI command can be used by the user to protect memory areas against inadvertent writes that can possibly corrupt the contents of the memory. The WRDI command is ignored during an embedded operation while WIP bit =1.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI, the write disable operation will not be executed.CS#0  1  2  3  4  5  6  7SCKInstructionSIFigure 57   Write Disable (WRDI) command sequenceClear Status Register (CLSR 30h)The Clear Status Register command resets bit SR1[5] (Erase Fail Flag) and bit SR1[6] (Program Fail Flag). It is not necessary to set the WEL bit before the Clear SR command is executed. The Clear SR command will be accepted even when the device remains busy with WIP set to 1, as the device does remain busy when either error bit is set. The WEL bit will be unchanged after this command is executed.SIInstructionSCK764  531  20CS#Figure 58   Clear Status Register (CLSR) command sequenceECC Status Register Read (ECCRD 18h)To read the ECC Status Register, the command is followed by the ECC unit (32 bit) address, the four least signif- icant bits (LSb) of address must be set to ‘0’. This is followed by eight dummy cycles. Then the 8-bit contents of the ECC Register, for the ECC unit selected, are shifted out on SO 16 times, once for each byte in the ECC Unit. If CS# remains LOW, the next ECC unit status is sent through SO 16 times, once for each byte in the ECC Unit, this continues until CS# goes HIGH. The maximum operating clock frequency for the ECC READ command is 133 MHz. See “Automatic ECC” on page 106 for details on ECC unit.1 0 7MSbDATA OUT 2DATA OUT 16 5 4 3 2SO                            High Impedance                                                                                     7MSb7  6  5  4  3  2  1  0  31 30 29      3  2  1  0  7  6  5  4  3  2  1  0SIDummy Byte32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9 10  36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55CS#Figure 59   ECC Status Register Read command sequenceAutoBootSPI devices normally require 32 or more cycles of command and address shifting to initiate a read command. And, in order to read boot code from an SPI device, the host memory controller or processor must supply the read command from a hardwired state machine or from some host processor internal ROM code.Parallel NOR devices need only an initial address, supplied in parallel in a single cycle, and initial access time to start reading boot code.The AutoBoot feature allows the host memory controller to take boot code from an S25FL128S and S25FL256S device immediately after the end of reset, without having to send a read command. This saves 32 or more cycles and simplifies the logic needed to initiate the reading of boot code.As part of the power up reset, hardware reset, or command reset process the AutoBoot feature automatically starts a read access from a pre-specified address. At the time the reset process is completed, the device is ready to deliver code from the starting address. The host memory controller only needs to drive CS# signal from HIGH to LOW and begin toggling the SCK signal. The S25FL128S and S25FL256S device will delay code output for a pre-specified number of clock cycles before code streams out.The Auto Boot Start Delay (ABSD) field of the AutoBoot register specifies the initial delay if any is needed by the host.The host cannot send commands during this time. If ABSD = 0, the maximum SCK frequency is 50 MHz.If ABSD > 0, the maximum SCK frequency is 133 MHz if the QUAD bit CR1[1] is ‘0’ or 104 MHz if the QUAD bit isset to ‘1’.The starting address of the boot code is selected by the value programmed into the AutoBoot Start Address (ABSA) field of the AutoBoot Register which specifies a 512-byte boundary aligned location; the default address is 00000000h.Data will continuously shift out until CS# returns HIGH.At any point after the first data byte is transferred, when CS# returns HIGH, the SPI device will reset to standard SPI mode; able to accept normal command operations.A minimum of one byte must be transferred.AutoBoot mode will not initiate again until another power cycle or a reset occurs.An AutoBoot Enable bit (ABE) is set to enable the AutoBoot feature.The AutoBoot register bits are non-volatile and provide:The starting address (512-byte boundary), set by the AutoBoot Start Address (ABSA). The size of the ABSA field is 23-bits for devices up to 32-Gb.The number of initial delay cycles, set by the AutoBoot Start Delay (ABSD) 8-bit count value.The AutoBoot Enable.If the configuration register QUAD bit CR1[1] is set to 1, the boot code will be provided 4 bits per cycle in the same manner as a Read Quad Out command. If the QUAD bit is ‘0’ the code is delivered serially in the same manner as a Read command.DATA OUT 1    DATA OUT 27  6  5  4  3  2  1  0  7MSb              MSbHigh ImpedanceSODon’t Care or High ImpedanceSIWait State tWSSCK0  -  -  -  -  -  -  n  n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9CS#Figure 60   AutoBoot sequence (CR1[1] = 0)CS#0  -  -  -  -  -  -  n  n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9SCKWait State tWSIO0High Impedance4  0  4  0  4  0  4  0  4DATA OUT 1                              High Impedance         IO15  1  5  1  5  1  5  1  5IO2High Impedance6  2  6  2  6  2  6  2  6IO3High Impedance7MSb3 73  7  3  7  3  7Figure 61   AutoBoot sequence (CR1[1] = 1)AutoBoot Register Read (ABRD 14h)The AutoBoot Register Read command is shifted into SI. Then the 32-bit AutoBoot Register is shifted out on SO, least significant byte first, most significant bit of each byte first. It is possible to read the AutoBoot Register contin- uously by providing multiples of 32 clock cycles. If the QUAD bit CR1[1] is cleared to 0, the maximum operating clock frequency for ABRD command is 133 MHz. If the QUAD bit CR1[1] is set to 1, the maximum operating clock frequency for ABRD command is 104 MHz.7  6  5  4SOHigh ImpedanceCS#1  06  5  4  3  27MSbSIInstructionSCK37 38 39 400  1  2  3  4  5  6  7  8  9  10  1126 25 24 7MSb               MSbAutoBoot RegisterFigure 62   AutoBoot Register Read (ABRD) commandAutoBoot Register Write (ABWR 15h)Before the ABWR command can be accepted, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The ABWR command is entered by shifting the instruction and the data bytes on SI, least significant byte first, most significant bit of each byte first. The ABWR data is 32-bits in length.The ABWR command has status reported in Status Register-1 as both an erase and a programming operation. An E_ERR or a P_ERR may be set depending on whether the erase or programming phase of updating the register fails.CS# must be driven to the logic HIGH state after the 32nd bit of data has been latched. If not, the ABWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed ABWR operation is initiated. While the ABWR operation is in progress, Status Register-1 may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed ABWR operation, and is a ‘0’. when it is completed. When the ABWR cycle is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the ABWR command is 133 MHz.CS#7  6  5  4  3  2  1  0MSbSIAutoBoot RegisterInstructionSCK36 37 38 390  1  2  3  4  5  6  7  8  9  106  527 26 25 24SOHigh Impedance7MSbFigure 63   AutoBoot Register Write (ABWR) commandProgram NVDLR (PNVDLR 43h)Before the Program NVDLR (PNVDLR) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded success- fully, the device will set the Write Enable Latch (WEL) to enable the PNVDLR operation.The PNVDLR command is entered by shifting the instruction and the data byte on SI.CS# must be driven to the logic HIGH state after the eighth (8th) bit of data has been latched. If not, the PNVDLR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PNVDLR operation is initiated. While the PNVDLR operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PNVDLR cycle, and is a ‘0’. when it is completed. The PNVDLR operation can report a program error in the P_ERR bit of the status register. When the PNVDLR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’ The maximum clock frequency for the PNVDLR command is 133 MHz.SO7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0MSb                  MSbSIData Learning PatternInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#High ImpedanceFigure 64   Program NVDLR (PNVDLR) command sequenceWrite VDLR (WVDLR 4Ah)Before the Write VDLR (WVDLR) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded successfully, the device will set the Write Enable Latch (WEL) to enable WVDLR operation.The WVDLR command is entered by shifting the instruction and the data byte on SI.CS# must be driven to the logic HIGH state after the eighth (8th) bit of data has been latched. If not, the WVDLR command is not executed. As soon as CS# is driven to the logic HIGH state, the WVDLR operation is initiated with no delays. The maximum clock frequency for the PNVDLR command is 133 MHz.SOMSbMSb7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0SIData Learning PatternInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15CS#High ImpedanceFigure 65   Write VDLR (WVDLR) command sequenceData Learning Pattern Read (DLPRD 41h)The instruction is shifted on SI, then the 8-bit DLP is shifted out on SO. It is possible to read the DLP continuously by providing multiples of eight clock cycles. The maximum operating clock frequency for the DLPRD command is 133 MHz.7MSb4  3  2  1  06  57MSbCS#SO7  6  5  4  3  2  1  0MSbSIData Learning PatternData Learning PatternInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  236  5  4  3  2  1  0High ImpedanceFigure 66   DLP Read (DLPRD) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "The Read Status Register-1 (RDSR1) command allows the Status Register-1 contents to be read from SO. The Status Register-1 contents may be read at any time, even while a program, erase, or write operation is in progress. It is possible to read the Status Register-1 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read. The maximum clock frequency for the RDSR1 (05h) command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "Status Register-1 Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "6  5  4  3  2  1  0  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "Status Register-1 Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-1 (RDSR1 05h)",
        "Text": "Figure 48   Read Status Register-1 (RDSR1) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "The Read Status Register (RDSR2) command allows the Status Register-2 contents to be read from SO. The Status Register-2 contents may be read at any time, even while a program, erase, or write operation is in progress. It is possible to read the Status Register-2 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read. The maximum clock frequency for the RDSR2 command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "Status Register-2 Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "Status Register-2 Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "6  5  4  3  2  1  0  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Status Register-2 (RDSR2 07h)",
        "Text": "Figure 49   Read Status Register-2 (RDSR2) command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "CS# SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "SI SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "The Read Configuration Register (RDCR) command allows the Configuration Register contents to be read from SO. It is possible to read the Configuration Register continuously by providing multiples of eight clock cycles. The Configuration Register contents may be read at any time, even while a program, erase, or write operation is in progress."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "Register Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "Repeat Register Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read Configuration Register (RDCR 35h)",
        "Text": "Figure 50   Read Configuration Register (RDCR) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "The Read the Bank Register (BRRD) command allows the Bank address Register contents to be read from SO. The instruction is first shifted in from SI. Then the 8-bit Bank Register is shifted out on SO. It is possible to read the Bank Register continuously by providing multiples of eight clock cycles. The maximum operating clock frequency for the BRRD command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "MSb                MSb                MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "MSB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "Bank Register Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "Bank Register Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Read (BRRD 16h)",
        "Text": "Figure 51   Read Bank Register (BRRD) command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "The Bank Register Write (BRWR) command is used to write address bits above A23, into the Bank Address Register (BAR). The command is also used to write the Extended address control bit (EXTADD) that is also in BAR[7]. BAR provides the high order addresses needed by devices having more than 128 Mb (16 MB), when using 3-byte address commands without extended addressing enabled (BAR[7] EXTADD = 0). Because this command is part of the addressing method and is not changing data in the flash memory, this command does not require the WREN command to precede it."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "The BRWR instruction is entered, followed by the data byte on SI. The Bank Register is one data byte in length."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "The BRWR command has no effect on the P_ERR, E_ERR or WIP bits of the Status and Configuration Registers. Any bank address bit reserved for the future should always be written as a ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "Bank Register In"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "MSb               MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Write (BRWR 17h)",
        "Text": "Figure 52   Bank Register Write (BRWR) command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "The Bank Register Read and Write commands provide full access to the Bank Address Register (BAR) but they are both commands that are not present in legacy SPI memory devices. Host system SPI memory controller inter- faces may not be able to easily support such new commands. The Bank Register Access (BRAC) command uses the same command code and format as the Deep Power Down (DPD) command that is available in legacy SPI memories. The FL-S family does not support a DPD feature but assigns this legacy command code to the BRAC command to enable write access to the Bank Address Register for legacy systems that are able to send the legacy DPD (B9h) command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "When the BRAC command is sent, the FL-S family device will then interpret an immediately following Write Register (WRR) command as a write to the lower address bits of the BAR. A WREN command is not used between the BRAC and WRR commands. Only the lower two bits of the first data byte following the WRR command code are used to load BAR[1:0]. The upper bits of that byte and the content of the optional WRR command second data byte are ignored. Following the WRR command, the access to BAR is closed and the device interface returns to the standby state. The combined BRAC followed by WRR command sequence has no affect on the value of the ExtAdd bit (BAR[7])."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "Commands other than WRR may immediately follow BRAC and execute normally. However, any command other than WRR, or any other sequence in which CS# goes LOW and returns HIGH, following a BRAC command, will close the access to BAR and return to the normal interpretation of a WRR command as a write to Status Register-1 and the Configuration Register."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "The BRAC + WRR sequence is allowed only when the device is in standby, program suspend, or erase suspend states. This command sequence is illegal when the device is performing an embedded algorithm or when the program (P_ERR) or erase (E_ERR) status bits are set to ‘1’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "0  1  2  3  4  5  6  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bank Register Access (BRAC B9h)",
        "Text": "Figure 53   BRAC (B9h) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "The Write Registers (WRR) command allows new values to be written to both the Status Register-1 and Configu- ration Register. Before the Write Registers (WRR) command can be accepted by the device, a Write Enable (WREN) command must be received. After the Write Enable (WREN) command has been decoded successfully, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "The Write Registers (WRR) command is entered by shifting the instruction and the data bytes on SI. The Status Register is one data byte in length."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "The Write Registers (WRR) command will set the P_ERR or E_ERR bits if there is a failure in the WRR operation. Any Status or Configuration Register bit reserved for the future must be written as a ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "CS# must be driven to the logic HIGH state after the eighth or sixteenth bit of data has been latched. If not, the Write Registers (WRR) command is not executed. If CS# is driven HIGH after the eighth cycle then only the Status Register-1 is written; otherwise, after the sixteenth cycle both the Status and Configuration Registers are written. When the configuration register QUAD bit CR[1] is ‘1’, only the WRR command format with 16 data bits may be used."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "As soon as CS# is driven to the logic HIGH state, the self-timed Write Registers (WRR) operation is initiated. While the Write Registers (WRR) operation is in progress, the Status Register may still be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed Write Registers (WRR) operation, and is a ‘0’ when it is completed. When the Write Registers (WRR) operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The WRR command must be executed under continuous power. The maximum clock frequency for the WRR command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "6  5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Status Register In"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Figure 54   Write Registers (WRR) command sequence – 8 data bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "6  5  4  3  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Configuration Register In"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Status Register In"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Figure 55   Write Registers (WRR) command sequence – 16 data bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "The Write Registers (WRR) command allows the user to change the values of the Block Protect (BP2, BP1, and BP0) bits to define the size of the area that is to be treated as read-only. The Write Registers (WRR) command also allows the user to set the Status Register Write Disable (SRWD) bit to a ‘1’ or a ‘0’. The Status Register Write Disable (SRWD) bit and Write Protect (WP#) signal allow the BP bits to be hardware protected."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "When the Status Register Write Disable (SRWD) bit of the Status Register is a ‘0’ (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) command, regardless of the whether Write Protect (WP#) signal is driven to the logic HIGH or logic LOW state."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "When the Status Register Write Disable (SRWD) bit of the Status Register is set to a ‘1’, two cases need to be considered, depending on the state of Write Protect (WP#):"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "If Write Protect (WP#) signal is driven to the logic HIGH state, it is possible to write to the Status and Configuration Registers provided that the Write Enable Latch (WEL) bit has previously been set to a ‘1’ by initiating a Write Enable (WREN) command.If Write Protect (WP#) signal is driven to the logic LOW state, it is not possible to write to the Status and Config- uration Registers even if the Write Enable Latch (WEL) bit has previously been set to a ‘1’ by a Write Enable (WREN) command. Attempts to write to the Status and Configuration Registers are rejected, and are not accepted for execution. As a consequence, all the data bytes in the memory area that are protected by the Block Protect (BP2, BP1, BP0) bits of the Status Register, are also hardware protected by WP#.The WP# hardware protection can be provided:by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (WP#) signal to the logic LOW state;or by driving Write Protect (WP#) signal to the logic LOW state after setting the Status Register Write Disable (SRWD) bit to a ‘1’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "If Write Protect (WP#) signal is driven to the logic HIGH state, it is possible to write to the Status and Configuration Registers provided that the Write Enable Latch (WEL) bit has previously been set to a ‘1’ by initiating a Write Enable (WREN) command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "If Write Protect (WP#) signal is driven to the logic LOW state, it is not possible to write to the Status and Config- uration Registers even if the Write Enable Latch (WEL) bit has previously been set to a ‘1’ by a Write Enable (WREN) command. Attempts to write to the Status and Configuration Registers are rejected, and are not accepted for execution. As a consequence, all the data bytes in the memory area that are protected by the Block Protect (BP2, BP1, BP0) bits of the Status Register, are also hardware protected by WP#."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "The WP# hardware protection can be provided:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (WP#) signal to the logic LOW state;"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "or by driving Write Protect (WP#) signal to the logic LOW state after setting the Status Register Write Disable (SRWD) bit to a ‘1’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "The only way to release the hardware protection is to pull the Write Protect (WP#) signal to the logic HIGH state. If WP# is permanently tied HIGH, hardware protection of the BP bits can never be activated."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Table 51    Block Protection modes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "WP#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "SRWD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "bit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Write Protection of Registers"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Memory content"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Protected area"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Unprotected area"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Software Protected"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Status and Configuration Registers are Writable (if WREN command has set the WEL bit). The values in the SRWD, BP2, BP1, and BP0 bits and those in the Configuration Register can be changed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Protected against Page Program, Quad Input Program, Sector Erase, and Bulk Erase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Ready to accept Page Program, Quad Input Program and Sector Erase commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Hardware Protected"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Status and Configuration Registers are Hardware Write Protected. The values in the SRWD, BP2, BP1, and BP0 bits and those in the Configuration Register cannot be changed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Protected against Page Program, Sector Erase, and Bulk Erase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Ready to accept Page Program or Erase commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "The Status Register originally shows 00h when the device is first shipped from Infineon to the customer.Hardware protection is disabled when Quad Mode is enabled (QUAD bit = 1 in Configuration Register). WP# becomes IO2; therefore, it cannot be utilized."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "The Status Register originally shows 00h when the device is first shipped from Infineon to the customer."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "Hardware protection is disabled when Quad Mode is enabled (QUAD bit = 1 in Configuration Register). WP# becomes IO2; therefore, it cannot be utilized."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Registers (WRR 01h)",
        "Text": "The WRR command has an alternate function of loading the Bank Address Register if the command immediately follows a BRAC command. See “Bank Register Access (BRAC B9h)” on page 80."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Enable (WREN 06h)",
        "Text": "The Write Enable (WREN) command sets the Write Enable Latch (WEL) bit of the Status Register 1 (SR1[1]) to a ‘1’. The Write Enable Latch (WEL) bit must be set to a ‘1’ by issuing the Write Enable (WREN) command to enable write, program and erase commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Enable (WREN 06h)",
        "Text": "CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI, the write enable operation will not be executed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Enable (WREN 06h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Enable (WREN 06h)",
        "Text": "0  1  2  3  4  5  6  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Enable (WREN 06h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Enable (WREN 06h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Enable (WREN 06h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Enable (WREN 06h)",
        "Text": "Figure 56   Write Enable (WREN) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Disable (WRDI 04h)",
        "Text": "The Write Disable (WRDI) command sets the Write Enable Latch (WEL) bit of the Status Register-1 (SR1[1]) to a ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Disable (WRDI 04h)",
        "Text": "The Write Enable Latch (WEL) bit may be set to a ‘0’ by issuing the Write Disable (WRDI) command to disable Page Program (PP), Sector Erase (SE), Bulk Erase (BE), Write Registers (WRR), OTP Program (OTPP), and other commands, that require WEL be set to ‘1’ for execution. The WRDI command can be used by the user to protect memory areas against inadvertent writes that can possibly corrupt the contents of the memory. The WRDI command is ignored during an embedded operation while WIP bit =1."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Disable (WRDI 04h)",
        "Text": "CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI, the write disable operation will not be executed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Disable (WRDI 04h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Disable (WRDI 04h)",
        "Text": "0  1  2  3  4  5  6  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Disable (WRDI 04h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Disable (WRDI 04h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Disable (WRDI 04h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write Disable (WRDI 04h)",
        "Text": "Figure 57   Write Disable (WRDI) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "The Clear Status Register command resets bit SR1[5] (Erase Fail Flag) and bit SR1[6] (Program Fail Flag). It is not necessary to set the WEL bit before the Clear SR command is executed. The Clear SR command will be accepted even when the device remains busy with WIP set to 1, as the device does remain busy when either error bit is set. The WEL bit will be unchanged after this command is executed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "4  5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "1  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Clear Status Register (CLSR 30h)",
        "Text": "Figure 58   Clear Status Register (CLSR) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "To read the ECC Status Register, the command is followed by the ECC unit (32 bit) address, the four least signif- icant bits (LSb) of address must be set to ‘0’. This is followed by eight dummy cycles. Then the 8-bit contents of the ECC Register, for the ECC unit selected, are shifted out on SO 16 times, once for each byte in the ECC Unit. If CS# remains LOW, the next ECC unit status is sent through SO 16 times, once for each byte in the ECC Unit, this continues until CS# goes HIGH. The maximum operating clock frequency for the ECC READ command is 133 MHz. See “Automatic ECC” on page 106 for details on ECC unit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "1 0 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "DATA OUT 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "DATA OUT 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "6 5 4 3 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "SO                            High Impedance                                                                                     7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "7  6  5  4  3  2  1  0  31 30 29      3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "Dummy Byte"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "32-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "0  1  2  3  4  5  6  7  8  9 10  36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ECC Status Register Read (ECCRD 18h)",
        "Text": "Figure 59   ECC Status Register Read command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "SPI devices normally require 32 or more cycles of command and address shifting to initiate a read command. And, in order to read boot code from an SPI device, the host memory controller or processor must supply the read command from a hardwired state machine or from some host processor internal ROM code."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "Parallel NOR devices need only an initial address, supplied in parallel in a single cycle, and initial access time to start reading boot code."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "The AutoBoot feature allows the host memory controller to take boot code from an S25FL128S and S25FL256S device immediately after the end of reset, without having to send a read command. This saves 32 or more cycles and simplifies the logic needed to initiate the reading of boot code."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "As part of the power up reset, hardware reset, or command reset process the AutoBoot feature automatically starts a read access from a pre-specified address. At the time the reset process is completed, the device is ready to deliver code from the starting address. The host memory controller only needs to drive CS# signal from HIGH to LOW and begin toggling the SCK signal. The S25FL128S and S25FL256S device will delay code output for a pre-specified number of clock cycles before code streams out.The Auto Boot Start Delay (ABSD) field of the AutoBoot register specifies the initial delay if any is needed by the host.The host cannot send commands during this time. If ABSD = 0, the maximum SCK frequency is 50 MHz.If ABSD > 0, the maximum SCK frequency is 133 MHz if the QUAD bit CR1[1] is ‘0’ or 104 MHz if the QUAD bit isset to ‘1’.The starting address of the boot code is selected by the value programmed into the AutoBoot Start Address (ABSA) field of the AutoBoot Register which specifies a 512-byte boundary aligned location; the default address is 00000000h.Data will continuously shift out until CS# returns HIGH.At any point after the first data byte is transferred, when CS# returns HIGH, the SPI device will reset to standard SPI mode; able to accept normal command operations.A minimum of one byte must be transferred.AutoBoot mode will not initiate again until another power cycle or a reset occurs.An AutoBoot Enable bit (ABE) is set to enable the AutoBoot feature.The AutoBoot register bits are non-volatile and provide:The starting address (512-byte boundary), set by the AutoBoot Start Address (ABSA). The size of the ABSA field is 23-bits for devices up to 32-Gb.The number of initial delay cycles, set by the AutoBoot Start Delay (ABSD) 8-bit count value.The AutoBoot Enable."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "As part of the power up reset, hardware reset, or command reset process the AutoBoot feature automatically starts a read access from a pre-specified address. At the time the reset process is completed, the device is ready to deliver code from the starting address. The host memory controller only needs to drive CS# signal from HIGH to LOW and begin toggling the SCK signal. The S25FL128S and S25FL256S device will delay code output for a pre-specified number of clock cycles before code streams out."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "The Auto Boot Start Delay (ABSD) field of the AutoBoot register specifies the initial delay if any is needed by the host.The host cannot send commands during this time. If ABSD = 0, the maximum SCK frequency is 50 MHz.If ABSD > 0, the maximum SCK frequency is 133 MHz if the QUAD bit CR1[1] is ‘0’ or 104 MHz if the QUAD bit isset to ‘1’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "The Auto Boot Start Delay (ABSD) field of the AutoBoot register specifies the initial delay if any is needed by the host."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "The host cannot send commands during this time. If ABSD = 0, the maximum SCK frequency is 50 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "If ABSD > 0, the maximum SCK frequency is 133 MHz if the QUAD bit CR1[1] is ‘0’ or 104 MHz if the QUAD bit is"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "set to ‘1’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "The starting address of the boot code is selected by the value programmed into the AutoBoot Start Address (ABSA) field of the AutoBoot Register which specifies a 512-byte boundary aligned location; the default address is 00000000h."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "Data will continuously shift out until CS# returns HIGH."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "Data will continuously shift out until CS# returns HIGH."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "At any point after the first data byte is transferred, when CS# returns HIGH, the SPI device will reset to standard SPI mode; able to accept normal command operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "A minimum of one byte must be transferred.AutoBoot mode will not initiate again until another power cycle or a reset occurs."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "A minimum of one byte must be transferred."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "AutoBoot mode will not initiate again until another power cycle or a reset occurs."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "An AutoBoot Enable bit (ABE) is set to enable the AutoBoot feature."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "The AutoBoot register bits are non-volatile and provide:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "The starting address (512-byte boundary), set by the AutoBoot Start Address (ABSA). The size of the ABSA field is 23-bits for devices up to 32-Gb."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "The number of initial delay cycles, set by the AutoBoot Start Delay (ABSD) 8-bit count value."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "The AutoBoot Enable."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "If the configuration register QUAD bit CR1[1] is set to 1, the boot code will be provided 4 bits per cycle in the same manner as a Read Quad Out command. If the QUAD bit is ‘0’ the code is delivered serially in the same manner as a Read command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "DATA OUT 1    DATA OUT 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "7  6  5  4  3  2  1  0  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "MSb              MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "Don’t Care or High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "Wait State tWS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "0  -  -  -  -  -  -  n  n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "Figure 60   AutoBoot sequence (CR1[1] = 0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "0  -  -  -  -  -  -  n  n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "Wait State tWS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "4  0  4  0  4  0  4  0  4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "DATA OUT 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "                              High Impedance         "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "5  1  5  1  5  1  5  1  5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "6  2  6  2  6  2  6  2  6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "3 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "3  7  3  7  3  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot",
        "Text": "Figure 61   AutoBoot sequence (CR1[1] = 1)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "The AutoBoot Register Read command is shifted into SI. Then the 32-bit AutoBoot Register is shifted out on SO, least significant byte first, most significant bit of each byte first. It is possible to read the AutoBoot Register contin- uously by providing multiples of 32 clock cycles. If the QUAD bit CR1[1] is cleared to 0, the maximum operating clock frequency for ABRD command is 133 MHz. If the QUAD bit CR1[1] is set to 1, the maximum operating clock frequency for ABRD command is 104 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "7  6  5  4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "6  5  4  3  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "37 38 39 40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "26 25 24 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "MSb               MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "AutoBoot Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Read (ABRD 14h)",
        "Text": "Figure 62   AutoBoot Register Read (ABRD) command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "Before the ABWR command can be accepted, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "The ABWR command is entered by shifting the instruction and the data bytes on SI, least significant byte first, most significant bit of each byte first. The ABWR data is 32-bits in length."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "The ABWR command has status reported in Status Register-1 as both an erase and a programming operation. An E_ERR or a P_ERR may be set depending on whether the erase or programming phase of updating the register fails."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "CS# must be driven to the logic HIGH state after the 32nd bit of data has been latched. If not, the ABWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed ABWR operation is initiated. While the ABWR operation is in progress, Status Register-1 may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed ABWR operation, and is a ‘0’. when it is completed. When the ABWR cycle is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the ABWR command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "AutoBoot Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "36 37 38 39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "6  5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "27 26 25 24"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "AutoBoot Register Write (ABWR 15h)",
        "Text": "Figure 63   AutoBoot Register Write (ABWR) command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "Before the Program NVDLR (PNVDLR) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded success- fully, the device will set the Write Enable Latch (WEL) to enable the PNVDLR operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "The PNVDLR command is entered by shifting the instruction and the data byte on SI."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "CS# must be driven to the logic HIGH state after the eighth (8th) bit of data has been latched. If not, the PNVDLR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PNVDLR operation is initiated. While the PNVDLR operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PNVDLR cycle, and is a ‘0’. when it is completed. The PNVDLR operation can report a program error in the P_ERR bit of the status register. When the PNVDLR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’ The maximum clock frequency for the PNVDLR command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "MSb                  MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "Data Learning Pattern"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program NVDLR (PNVDLR 43h)",
        "Text": "Figure 64   Program NVDLR (PNVDLR) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "Before the Write VDLR (WVDLR) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded successfully, the device will set the Write Enable Latch (WEL) to enable WVDLR operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "The WVDLR command is entered by shifting the instruction and the data byte on SI."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "CS# must be driven to the logic HIGH state after the eighth (8th) bit of data has been latched. If not, the WVDLR command is not executed. As soon as CS# is driven to the logic HIGH state, the WVDLR operation is initiated with no delays. The maximum clock frequency for the PNVDLR command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "Data Learning Pattern"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Write VDLR (WVDLR 4Ah)",
        "Text": "Figure 65   Write VDLR (WVDLR) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "The instruction is shifted on SI, then the 8-bit DLP is shifted out on SO. It is possible to read the DLP continuously by providing multiples of eight clock cycles. The maximum operating clock frequency for the DLPRD command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "6  5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "Data Learning Pattern"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "Data Learning Pattern"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Data Learning Pattern Read (DLPRD 41h)",
        "Text": "Figure 66   DLP Read (DLPRD) command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "Read commands for the main flash array provide many options for prior generation SPI compatibility or enhanced performance SPI:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "Some commands transfer address or data on each rising edge of SCK. These are called Single Data Rate commands (SDR).Some SDR commands transfer address one bit per rising edge of SCK and return data 1-, 2-, or 4-bits of data per rising edge of SCK. These are called Read or Fast Read for 1-bit data; Dual Output Read for 2-bit data, and Quad Output for 4-bit data.Some SDR commands transfer both address and data 2- or 4-bits per rising edge of SCK. These are called Dual I/O for 2-bit and Quad I/O for 4-bit.Some commands transfer address and data on both the rising edge and falling edge of SCK. These are called Double Data Rate (DDR) commands.There are DDR commands for 1-, 2-, or 4-bits of address or data per SCK edge. These are called Fast DDR for 1-bit, Dual I/O DDR for 2-bit, and Quad I/O DDR for 4-bit per edge transfer."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "Some commands transfer address or data on each rising edge of SCK. These are called Single Data Rate commands (SDR)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "Some SDR commands transfer address one bit per rising edge of SCK and return data 1-, 2-, or 4-bits of data per rising edge of SCK. These are called Read or Fast Read for 1-bit data; Dual Output Read for 2-bit data, and Quad Output for 4-bit data."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "Some SDR commands transfer both address and data 2- or 4-bits per rising edge of SCK. These are called Dual I/O for 2-bit and Quad I/O for 4-bit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "Some commands transfer address and data on both the rising edge and falling edge of SCK. These are called Double Data Rate (DDR) commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "There are DDR commands for 1-, 2-, or 4-bits of address or data per SCK edge. These are called Fast DDR for 1-bit, Dual I/O DDR for 2-bit, and Quad I/O DDR for 4-bit per edge transfer."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "All of these commands begin with an instruction code that is transferred one bit per SCK rising edge. The instruction is followed by either a 3- or 4-byte address transferred at SDR or DDR. Commands transferring address or data 2- or 4-bits per clock edge are called Multiple I/O (MIO) commands. For FL-S devices at 256 Mb or higher density, the traditional SPI 3-byte addresses are unable to directly address all locations in the memory array."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "These device have a bank address register that is used with 3-byte address commands to supply the high order address bits beyond the address from the host system. The default bank address is ‘0’. Commands are provided to load and read the bank address register. These devices may also be configured to take a 4-byte address from the host system with the traditional 3-byte address commands. The 4-byte address mode for traditional commands is activated by setting the External Address (EXTADD) bit in the bank address register to ‘1’. In the FL128S, higher order address bits above A23 in the 4-byte address commands, commands using Extended Address mode, and the Bank Address Register are not relevant and are ignored because the flash array is only 128 Mb in size."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "The Quad I/O commands provide a performance improvement option controlled by mode bits that are sent following the address bits. The mode bits indicate whether the command following the end of the current read will be another read of the same type, without an instruction at the beginning of the read. These mode bits give the option to eliminate the instruction cycles when doing a series of Quad I/O read accesses."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "A device ordering option provides an enhanced high performance option by adding a similar mode bit scheme to the DDR Fast Read, Dual I/O, and Dual I/O DDR commands, in addition to the Quad I/O command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "Some commands require delay cycles following the address or mode bits to allow time to access the memory array. The delay cycles are traditionally called dummy cycles. The dummy cycles are ignored by the memory thus any data provided by the host during these cycles is “don’t care” and the host may also leave the SI signal at high impedance during the dummy cycles. When MIO commands are used the host must stop driving the IO signals (outputs are high impedance) before the end of last dummy cycle. When DDR commands are used the host must not drive the I/O signals during any dummy cycle. The number of dummy cycles varies with the SCK frequency or performance option selected via the Configuration Register 1 (CR1) Latency Code (LC). Dummy cycles are measured from SCK falling edge to next SCK falling edge. SPI outputs are traditionally driven to a new value on the falling edge of each SCK. Zero dummy cycles means the returning data is driven by the memory on the same falling edge of SCK that the host stops driving address or mode bits."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "The DDR commands may optionally have an 8-edge Data Learning Pattern (DLP) driven by the memory, on all data outputs, in the dummy cycles immediately before the start of data. The DLP can help the host memory controller determine the phase shift from SCK to data edges so that the memory controller can capture data at the center of the data eye."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "When using SDR I/O commands at higher SCK frequencies (>50 MHz), an LC that provides ‘1’ or more dummy cycles should be selected to allow additional time for the host to stop driving before the memory starts driving data, to minimize I/O driver conflict. When using DDR I/O commands with the DLP enabled, an LC that provides 5 or more dummy cycles should be selected to allow ‘1’ cycle of additional time for the host to stop driving before the memory starts driving the 4 cycle DLP."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "Each read command ends when CS# is returned HIGH at any point during data return. CS# must not be returned HIGH during the mode or dummy cycles before data returns as this may cause mode bits to be captured incor- rectly; making it indeterminate as to whether the device remains in enhanced high performance read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read memory array commands",
        "Text": "Read (Read 03h or 4READ 13h)The instruction03h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or03h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or13h is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, are shifted out on SO. The maximum operating clock frequency for the READ command is 50 MHz.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.SI24-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28  29  30  31 32  33  34 35  36  37  38 39CS #23 22 213 2 1 0SOHigh ImpedanceDATA OUT 1    DATA OUT 27  6  5  4  3  2  1  0  7MSb              MSbFigure 67   Read command sequence (3-byte address, 03h [ExtAdd = 0])SI32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#31 30 293 2 1 0SOHigh ImpedanceDATA OUT 1    DATA OUT 27  6  5  4  3  2  1  0  7MSb             MSbFigure 68   Read command sequence (4-byte address, 13h or 03h [ExtAdd = 1])Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)The instruction0Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or0Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or0Ch is followed by a 4-byte address (A31-A0)The address is followed by zero or eight dummy cycles depending on the latency code set in the Configuration Register. The dummy cycles allow the device internal circuits additional time for accessing the initial address location. During the dummy cycles the data value on SO is “don’t care” and may be high impedance. Then the memory contents, at the address given, are shifted out on SO.The maximum operating clock frequency for FAST READ command is 133 MHz.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.CS#1 0 7MSbSO                               High Impedance                                                                                                 7MSbDATA OUT 2DATA OUT 16 5 4 3 23  2  1  0  7  6  5  4  3  2  1  023 22 21SIDummy Byte24-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47Figure 69   Fast Read (FAST_READ) command sequence (3-byte address, 0Bh [ExtAdd = 0, LC = 10b])DATA OUT 16 5 4 3 231 30 29   3  2  1  0  7  6  5  4  3  2  1  0SIDummy Byte32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55CS #DATA OUT 2SO                               High Impedance                                                                                                 7MSb1 0 7MSbFigure 70   Fast Read command sequence (4-byte Address, 0Ch or 0B [ExtAdd=1], LC=10b)CS#0   1   2   3   4   5   6   7   838  39  40  41  42  43  44  45  46  47  48  49SCKInstruction32 Bit AddressData 1Data 2SI    7   6   5   4   3   2   1   0  31     1   0SO                                     7   6   5   4   3   2   1   0   7   6Figure 71    Fast Read command sequence (4-byte address, 0Ch or 0B [ExtAdd = 1], LC = 11b)Dual Output Read (DOR 3Bh or 4DOR 3Ch)The instruction3Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or3Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or3Ch is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, is shifted out two bits at a time through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency by the falling edge of the SCK signal.The maximum operating clock frequency for the Dual Output Read command is 104 MHz. For Dual Output Read commands, there are zero or eight dummy cycles required after the last address bit is shifted into SI before data begins shifting out of IO0 and IO1. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to read from the initial address. During the dummy cycles, the data value on SI is a “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28).CS#SCKIO0 IO1PhaseThe address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "03h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or03h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or13h is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "03h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "03h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "13h is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "Then the memory contents, at the address given, are shifted out on SO. The maximum operating clock frequency for the READ command is 50 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "24-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  28  29  30  31 32  33  34 35  36  37  38 39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "CS #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "23 22 21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "3 2 1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "DATA OUT 1    DATA OUT 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "7  6  5  4  3  2  1  0  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "MSb              MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "Figure 67   Read command sequence (3-byte address, 03h [ExtAdd = 0])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "32-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "31 30 29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "3 2 1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "DATA OUT 1    DATA OUT 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "7  6  5  4  3  2  1  0  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "MSb             MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Read (Read 03h or 4READ 13h)",
        "Text": "Figure 68   Read command sequence (4-byte address, 13h or 03h [ExtAdd = 1])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "0Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or0Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or0Ch is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "0Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "0Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "0Ch is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "The address is followed by zero or eight dummy cycles depending on the latency code set in the Configuration Register. The dummy cycles allow the device internal circuits additional time for accessing the initial address location. During the dummy cycles the data value on SO is “don’t care” and may be high impedance. Then the memory contents, at the address given, are shifted out on SO."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "The maximum operating clock frequency for FAST READ command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "1 0 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "SO                               High Impedance                                                                                                 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "DATA OUT 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "DATA OUT 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "6 5 4 3 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "23 22 21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "Dummy Byte"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "24-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "Figure 69   Fast Read (FAST_READ) command sequence (3-byte address, 0Bh [ExtAdd = 0, LC = 10b])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "DATA OUT 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "6 5 4 3 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "31 30 29   3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "Dummy Byte"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "32-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "CS #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "DATA OUT 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "SO                               High Impedance                                                                                                 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "1 0 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "Figure 70   Fast Read command sequence (4-byte Address, 0Ch or 0B [ExtAdd=1], LC=10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "0   1   2   3   4   5   6   7   8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "38  39  40  41  42  43  44  45  46  47  48  49"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "SI    7   6   5   4   3   2   1   0  31     1   0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "SO                                     7   6   5   4   3   2   1   0   7   6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Fast Read (FAST_READ 0Bh or 4FAST_READ 0Ch)",
        "Text": "Figure 71    Fast Read command sequence (4-byte address, 0Ch or 0B [ExtAdd = 1], LC = 11b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "3Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or3Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or3Ch is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "3Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "3Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "3Ch is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Then the memory contents, at the address given, is shifted out two bits at a time through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency by the falling edge of the SCK signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "The maximum operating clock frequency for the Dual Output Read command is 104 MHz. For Dual Output Read commands, there are zero or eight dummy cycles required after the last address bit is shifted into SI before data begins shifting out of IO0 and IO1. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to read from the initial address. During the dummy cycles, the data value on SI is a “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "IO0 IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "8 Dummy Cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Figure 72    Dual Output Read command sequence (3-byte address, 3Bh [ExtAdd = 0], LC = 10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "7  6  5  4  3  2  1  0 31 30 29  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "6  4  2  0  6  4  2  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "7  5  3  1  7  5  3  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "8 Dummy Cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "IO0 IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "IO0 IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Figure 73    Dual Output Read command sequence (4-byte address, 3Ch or 3Bh [ExtAdd = 1, LC = 10b])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "7  6  5  4  3  2  1  0  31 30 29  0  6  4  2  0  6  4  2  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "7  5  3  1  7  5  3  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Figure 74    Dual Output Read command sequence (4-byte address, 3Ch or 3Bh [ExtAdd = 1, LC = 11b])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)The instruction6Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or6Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or6Ch is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, is shifted out four bits at a time through IO0-IO3. Each nibble (4-bits) is shifted out at the SCK frequency by the falling edge of the SCK signal.The maximum operating clock frequency for Quad Output Read command is 104 MHz. For Quad Output Read mode, there may be dummy cycles required after the last address bit is shifted into SI before data begins shifting out of IO0-IO3. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to set up for the initial address. During the dummy cycles, the data value on IO0-IO3 is a “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28).The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.The QUAD bit of Configuration Register must be set (CR Bit1=1) to enable the Quad mode capability.7  3  7  3IO36  2  6  2IO25  1  5  1IO1IO0   7   6  5  4  3  2  1  0  23     1   0                       4   0  4  0Data 1  Data 28 Dummy Cycles24 Bit AddressInstructionSCK30  31  32  33  34  35  36  37  38  39  40  41  42  430  1  2  3  4  5  6  7  8CS#Figure 75   Quad Output Read command sequence (3-byte address, 6Bh [ExtAdd = 0, LC = 01b])7  3  7  3IO36  2  6  2IO25  1  5  1IO1IO0   7   6  5  4  3  2  1  0  31     1   0                       4   0  4  0Data 1  Data 28 Dummy Cycles32 Bit AddressInstructionSCK38  39  40  41  42  43  44  45  46  47  48  49  50  510  1  2  3  4  5  6  7  8CS#Figure 76    Quad Output Read command sequence (4-byte address, 6Ch or 6Bh [ExtAdd = 1, LC = 01b])7   3   7   3   7   3   7   3IO36   2   6   2   6   2   6   2IO25   1   5   1   5   1   5   1IO11   0   4   0   4   0   4   0   4   07   6   5   4   3   2   1   0  31IO0Data 1   Data 2   Data 3   Data 332 Bit AddressInstructionSCK38  39  40  41  42  43  44  45  46  470   1   2   3   4   5   6   7   8CS#Figure 77    Quad Output Read command sequence (4-byte address, 6Ch or 6Bh [ExtAdd = 1], LC = 11b)Dual I/O Read (DIOR BBh or 4DIOR BCh)The instructionBBh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orBBh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orBCh is followed by a 4-byte address (A31-A0)The Dual I/O Read commands improve throughput with two I/O signals — IO0 (SI) and IO1 (SO). It is similar to the Dual Output Read command but takes input of the address two bits per SCK rising edge. In some applications, the reduced address input time might allow for code execution in place (XIP) i.e. directly from the memory device.The maximum operating clock frequency for Dual I/O Read is 104 MHz.For the Dual I/O Read command, there is a latency required after the last address bits are shifted into SI and SO before data begins shifting out of IO0 and IO1. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 26) or the Enhanced High Performance LC (EHPLC) table (see Table 28). The HPLC table does not provide cycles for mode bits so each Dual I/O Read command starts with the 8 bit instruction, followed by address, followed by a latency period.This latency period (dummy cycles) allows the device internal circuitry enough time to access data at the initial address. During the dummy cycles, the data value on SI and SO are “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).The EHPLC table does provide cycles for mode bits so a series of Dual I/O Read commands may eliminate the 8-bit instruction after the first Dual I/O Read command sends a mode bit pattern of Axh that indicates the following command will also be a Dual I/O Read command. The first Dual I/O Read command in a series starts with the 8-bit instruction, followed by address, followed by four cycles of mode bits, followed by a latency period. If the mode bit pattern is Axh the next command is assumed to be an additional Dual I/O Read command that does not provide instruction bits. That command starts with address, followed by mode bits, followed by latency.The Enhanced High Performance feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Dual I/O Read command through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are “don’t care” (“x”) and may be high impedance. If the Mode bits equal Axh, then the device remains in Dual I/O Enhanced High Performance Read Mode and the next address can be entered (after CS# is raised high and then asserted LOW) without the BBh or BCh instruction, as shown in Figure 81; thus, eliminating eight cycles for the command sequence. The following sequence will release the device from Dual I/O Enhanced High Perfor- mance Read mode; after which, the device can accept standard SPI commands:During the Dual I/O Enhanced High Performance Command Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised HIGH the device will be released from Dual I/O Read Enhanced High Perfor- mance Read mode.During any operation, if CS# toggles HIGH to LOW to high for eight cycles (or less) and data input (IO0 and IO1) are not set for a valid instruction sequence, then the device will be released from Dual I/O Enhanced High Perfor- mance Read mode. Note that the four mode bit cycles are part of the device’s internal circuitry latency time to access the initial address after the last address cycle that is clocked into IO0 (SI) and IO1 (SO).It is important that the I/O signals be set to high-impedance at or before the falling edge of the first data out clock. At higher clock speeds the time available to turn off the host outputs before the memory device begins to drive (bus turn around) is diminished. It is allowed and may be helpful in preventing I/O signal contention, for the host system to turn off the I/O signal outputs (make them high impedance) during the last two “don’t care” mode cycles or during any dummy cycles.Following the latency period the memory content, at the address given, is shifted out two bits at a time through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency at the falling edge of SCK signal.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.1196"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)The instruction6Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or6Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or6Ch is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, is shifted out four bits at a time through IO0-IO3. Each nibble (4-bits) is shifted out at the SCK frequency by the falling edge of the SCK signal.The maximum operating clock frequency for Quad Output Read command is 104 MHz. For Quad Output Read mode, there may be dummy cycles required after the last address bit is shifted into SI before data begins shifting out of IO0-IO3. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to set up for the initial address. During the dummy cycles, the data value on IO0-IO3 is a “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28).The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.The QUAD bit of Configuration Register must be set (CR Bit1=1) to enable the Quad mode capability.7  3  7  3IO36  2  6  2IO25  1  5  1IO1IO0   7   6  5  4  3  2  1  0  23     1   0                       4   0  4  0Data 1  Data 28 Dummy Cycles24 Bit AddressInstructionSCK30  31  32  33  34  35  36  37  38  39  40  41  42  430  1  2  3  4  5  6  7  8CS#Figure 75   Quad Output Read command sequence (3-byte address, 6Bh [ExtAdd = 0, LC = 01b])7  3  7  3IO36  2  6  2IO25  1  5  1IO1IO0   7   6  5  4  3  2  1  0  31     1   0                       4   0  4  0Data 1  Data 28 Dummy Cycles32 Bit AddressInstructionSCK38  39  40  41  42  43  44  45  46  47  48  49  50  510  1  2  3  4  5  6  7  8CS#Figure 76    Quad Output Read command sequence (4-byte address, 6Ch or 6Bh [ExtAdd = 1, LC = 01b])7   3   7   3   7   3   7   3IO36   2   6   2   6   2   6   2IO25   1   5   1   5   1   5   1IO11   0   4   0   4   0   4   0   4   07   6   5   4   3   2   1   0  31IO0Data 1   Data 2   Data 3   Data 332 Bit AddressInstructionSCK38  39  40  41  42  43  44  45  46  470   1   2   3   4   5   6   7   8CS#Figure 77    Quad Output Read command sequence (4-byte address, 6Ch or 6Bh [ExtAdd = 1], LC = 11b)Dual I/O Read (DIOR BBh or 4DIOR BCh)The instructionBBh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orBBh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orBCh is followed by a 4-byte address (A31-A0)The Dual I/O Read commands improve throughput with two I/O signals — IO0 (SI) and IO1 (SO). It is similar to the Dual Output Read command but takes input of the address two bits per SCK rising edge. In some applications, the reduced address input time might allow for code execution in place (XIP) i.e. directly from the memory device.The maximum operating clock frequency for Dual I/O Read is 104 MHz.For the Dual I/O Read command, there is a latency required after the last address bits are shifted into SI and SO before data begins shifting out of IO0 and IO1. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 26) or the Enhanced High Performance LC (EHPLC) table (see Table 28). The HPLC table does not provide cycles for mode bits so each Dual I/O Read command starts with the 8 bit instruction, followed by address, followed by a latency period.This latency period (dummy cycles) allows the device internal circuitry enough time to access data at the initial address. During the dummy cycles, the data value on SI and SO are “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).The EHPLC table does provide cycles for mode bits so a series of Dual I/O Read commands may eliminate the 8-bit instruction after the first Dual I/O Read command sends a mode bit pattern of Axh that indicates the following command will also be a Dual I/O Read command. The first Dual I/O Read command in a series starts with the 8-bit instruction, followed by address, followed by four cycles of mode bits, followed by a latency period. If the mode bit pattern is Axh the next command is assumed to be an additional Dual I/O Read command that does not provide instruction bits. That command starts with address, followed by mode bits, followed by latency.The Enhanced High Performance feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Dual I/O Read command through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are “don’t care” (“x”) and may be high impedance. If the Mode bits equal Axh, then the device remains in Dual I/O Enhanced High Performance Read Mode and the next address can be entered (after CS# is raised high and then asserted LOW) without the BBh or BCh instruction, as shown in Figure 81; thus, eliminating eight cycles for the command sequence. The following sequence will release the device from Dual I/O Enhanced High Perfor- mance Read mode; after which, the device can accept standard SPI commands:During the Dual I/O Enhanced High Performance Command Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised HIGH the device will be released from Dual I/O Read Enhanced High Perfor- mance Read mode.During any operation, if CS# toggles HIGH to LOW to high for eight cycles (or less) and data input (IO0 and IO1) are not set for a valid instruction sequence, then the device will be released from Dual I/O Enhanced High Perfor- mance Read mode. Note that the four mode bit cycles are part of the device’s internal circuitry latency time to access the initial address after the last address cycle that is clocked into IO0 (SI) and IO1 (SO).It is important that the I/O signals be set to high-impedance at or before the falling edge of the first data out clock. At higher clock speeds the time available to turn off the host outputs before the memory device begins to drive (bus turn around) is diminished. It is allowed and may be helpful in preventing I/O signal contention, for the host system to turn off the I/O signal outputs (make them high impedance) during the last two “don’t care” mode cycles or during any dummy cycles.Following the latency period the memory content, at the address given, is shifted out two bits at a time through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency at the falling edge of SCK signal.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.1196"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual Output Read (DOR 3Bh or 4DOR 3Ch)",
        "Text": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)The instruction6Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or6Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or6Ch is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, is shifted out four bits at a time through IO0-IO3. Each nibble (4-bits) is shifted out at the SCK frequency by the falling edge of the SCK signal.The maximum operating clock frequency for Quad Output Read command is 104 MHz. For Quad Output Read mode, there may be dummy cycles required after the last address bit is shifted into SI before data begins shifting out of IO0-IO3. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to set up for the initial address. During the dummy cycles, the data value on IO0-IO3 is a “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28).The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.The QUAD bit of Configuration Register must be set (CR Bit1=1) to enable the Quad mode capability.7  3  7  3IO36  2  6  2IO25  1  5  1IO1IO0   7   6  5  4  3  2  1  0  23     1   0                       4   0  4  0Data 1  Data 28 Dummy Cycles24 Bit AddressInstructionSCK30  31  32  33  34  35  36  37  38  39  40  41  42  430  1  2  3  4  5  6  7  8CS#Figure 75   Quad Output Read command sequence (3-byte address, 6Bh [ExtAdd = 0, LC = 01b])7  3  7  3IO36  2  6  2IO25  1  5  1IO1IO0   7   6  5  4  3  2  1  0  31     1   0                       4   0  4  0Data 1  Data 28 Dummy Cycles32 Bit AddressInstructionSCK38  39  40  41  42  43  44  45  46  47  48  49  50  510  1  2  3  4  5  6  7  8CS#Figure 76    Quad Output Read command sequence (4-byte address, 6Ch or 6Bh [ExtAdd = 1, LC = 01b])7   3   7   3   7   3   7   3IO36   2   6   2   6   2   6   2IO25   1   5   1   5   1   5   1IO11   0   4   0   4   0   4   0   4   07   6   5   4   3   2   1   0  31IO0Data 1   Data 2   Data 3   Data 332 Bit AddressInstructionSCK38  39  40  41  42  43  44  45  46  470   1   2   3   4   5   6   7   8CS#Figure 77    Quad Output Read command sequence (4-byte address, 6Ch or 6Bh [ExtAdd = 1], LC = 11b)Dual I/O Read (DIOR BBh or 4DIOR BCh)The instructionBBh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orBBh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orBCh is followed by a 4-byte address (A31-A0)The Dual I/O Read commands improve throughput with two I/O signals — IO0 (SI) and IO1 (SO). It is similar to the Dual Output Read command but takes input of the address two bits per SCK rising edge. In some applications, the reduced address input time might allow for code execution in place (XIP) i.e. directly from the memory device.The maximum operating clock frequency for Dual I/O Read is 104 MHz.For the Dual I/O Read command, there is a latency required after the last address bits are shifted into SI and SO before data begins shifting out of IO0 and IO1. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 26) or the Enhanced High Performance LC (EHPLC) table (see Table 28). The HPLC table does not provide cycles for mode bits so each Dual I/O Read command starts with the 8 bit instruction, followed by address, followed by a latency period.This latency period (dummy cycles) allows the device internal circuitry enough time to access data at the initial address. During the dummy cycles, the data value on SI and SO are “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).The EHPLC table does provide cycles for mode bits so a series of Dual I/O Read commands may eliminate the 8-bit instruction after the first Dual I/O Read command sends a mode bit pattern of Axh that indicates the following command will also be a Dual I/O Read command. The first Dual I/O Read command in a series starts with the 8-bit instruction, followed by address, followed by four cycles of mode bits, followed by a latency period. If the mode bit pattern is Axh the next command is assumed to be an additional Dual I/O Read command that does not provide instruction bits. That command starts with address, followed by mode bits, followed by latency.The Enhanced High Performance feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Dual I/O Read command through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are “don’t care” (“x”) and may be high impedance. If the Mode bits equal Axh, then the device remains in Dual I/O Enhanced High Performance Read Mode and the next address can be entered (after CS# is raised high and then asserted LOW) without the BBh or BCh instruction, as shown in Figure 81; thus, eliminating eight cycles for the command sequence. The following sequence will release the device from Dual I/O Enhanced High Perfor- mance Read mode; after which, the device can accept standard SPI commands:During the Dual I/O Enhanced High Performance Command Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised HIGH the device will be released from Dual I/O Read Enhanced High Perfor- mance Read mode.During any operation, if CS# toggles HIGH to LOW to high for eight cycles (or less) and data input (IO0 and IO1) are not set for a valid instruction sequence, then the device will be released from Dual I/O Enhanced High Perfor- mance Read mode. Note that the four mode bit cycles are part of the device’s internal circuitry latency time to access the initial address after the last address cycle that is clocked into IO0 (SI) and IO1 (SO).It is important that the I/O signals be set to high-impedance at or before the falling edge of the first data out clock. At higher clock speeds the time available to turn off the host outputs before the memory device begins to drive (bus turn around) is diminished. It is allowed and may be helpful in preventing I/O signal contention, for the host system to turn off the I/O signal outputs (make them high impedance) during the last two “don’t care” mode cycles or during any dummy cycles.Following the latency period the memory content, at the address given, is shifted out two bits at a time through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency at the falling edge of SCK signal.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.1196"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "6Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or6Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or6Ch is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "6Bh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "6Bh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "6Ch is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "Then the memory contents, at the address given, is shifted out four bits at a time through IO0-IO3. Each nibble (4-bits) is shifted out at the SCK frequency by the falling edge of the SCK signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "The maximum operating clock frequency for Quad Output Read command is 104 MHz. For Quad Output Read mode, there may be dummy cycles required after the last address bit is shifted into SI before data begins shifting out of IO0-IO3. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to set up for the initial address. During the dummy cycles, the data value on IO0-IO3 is a “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "The QUAD bit of Configuration Register must be set (CR Bit1=1) to enable the Quad mode capability."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO0   7   6  5  4  3  2  1  0  23     1   0                       4   0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "Data 1  Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "8 Dummy Cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "24 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "30  31  32  33  34  35  36  37  38  39  40  41  42  43"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "0  1  2  3  4  5  6  7  8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "Figure 75   Quad Output Read command sequence (3-byte address, 6Bh [ExtAdd = 0, LC = 01b])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO0   7   6  5  4  3  2  1  0  31     1   0                       4   0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "Data 1  Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "8 Dummy Cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "38  39  40  41  42  43  44  45  46  47  48  49  50  51"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "0  1  2  3  4  5  6  7  8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "Figure 76    Quad Output Read command sequence (4-byte address, 6Ch or 6Bh [ExtAdd = 1, LC = 01b])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "7   3   7   3   7   3   7   3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "6   2   6   2   6   2   6   2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "5   1   5   1   5   1   5   1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "1   0   4   0   4   0   4   0   4   0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "7   6   5   4   3   2   1   0  31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "Data 1   Data 2   Data 3   Data 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "38  39  40  41  42  43  44  45  46  47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "0   1   2   3   4   5   6   7   8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Output Read (QOR 6Bh or 4QOR 6Ch)",
        "Text": "Figure 77    Quad Output Read command sequence (4-byte address, 6Ch or 6Bh [ExtAdd = 1], LC = 11b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "BBh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orBBh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orBCh is followed by a 4-byte address (A31-A0)The Dual I/O Read commands improve throughput with two I/O signals — IO0 (SI) and IO1 (SO). It is similar to the Dual Output Read command but takes input of the address two bits per SCK rising edge. In some applications, the reduced address input time might allow for code execution in place (XIP) i.e. directly from the memory device.The maximum operating clock frequency for Dual I/O Read is 104 MHz.For the Dual I/O Read command, there is a latency required after the last address bits are shifted into SI and SO before data begins shifting out of IO0 and IO1. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 26) or the Enhanced High Performance LC (EHPLC) table (see Table 28). The HPLC table does not provide cycles for mode bits so each Dual I/O Read command starts with the 8 bit instruction, followed by address, followed by a latency period.This latency period (dummy cycles) allows the device internal circuitry enough time to access data at the initial address. During the dummy cycles, the data value on SI and SO are “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).The EHPLC table does provide cycles for mode bits so a series of Dual I/O Read commands may eliminate the 8-bit instruction after the first Dual I/O Read command sends a mode bit pattern of Axh that indicates the following command will also be a Dual I/O Read command. The first Dual I/O Read command in a series starts with the 8-bit instruction, followed by address, followed by four cycles of mode bits, followed by a latency period. If the mode bit pattern is Axh the next command is assumed to be an additional Dual I/O Read command that does not provide instruction bits. That command starts with address, followed by mode bits, followed by latency.The Enhanced High Performance feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Dual I/O Read command through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are “don’t care” (“x”) and may be high impedance. If the Mode bits equal Axh, then the device remains in Dual I/O Enhanced High Performance Read Mode and the next address can be entered (after CS# is raised high and then asserted LOW) without the BBh or BCh instruction, as shown in Figure 81; thus, eliminating eight cycles for the command sequence. The following sequence will release the device from Dual I/O Enhanced High Perfor- mance Read mode; after which, the device can accept standard SPI commands:During the Dual I/O Enhanced High Performance Command Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised HIGH the device will be released from Dual I/O Read Enhanced High Perfor- mance Read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "BBh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "BBh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "BCh is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "The Dual I/O Read commands improve throughput with two I/O signals — IO0 (SI) and IO1 (SO). It is similar to the Dual Output Read command but takes input of the address two bits per SCK rising edge. In some applications, the reduced address input time might allow for code execution in place (XIP) i.e. directly from the memory device."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "The maximum operating clock frequency for Dual I/O Read is 104 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "For the Dual I/O Read command, there is a latency required after the last address bits are shifted into SI and SO before data begins shifting out of IO0 and IO1. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 26) or the Enhanced High Performance LC (EHPLC) table (see Table 28). The HPLC table does not provide cycles for mode bits so each Dual I/O Read command starts with the 8 bit instruction, followed by address, followed by a latency period."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "This latency period (dummy cycles) allows the device internal circuitry enough time to access data at the initial address. During the dummy cycles, the data value on SI and SO are “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (see Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "The EHPLC table does provide cycles for mode bits so a series of Dual I/O Read commands may eliminate the 8-bit instruction after the first Dual I/O Read command sends a mode bit pattern of Axh that indicates the following command will also be a Dual I/O Read command. The first Dual I/O Read command in a series starts with the 8-bit instruction, followed by address, followed by four cycles of mode bits, followed by a latency period. If the mode bit pattern is Axh the next command is assumed to be an additional Dual I/O Read command that does not provide instruction bits. That command starts with address, followed by mode bits, followed by latency."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "The Enhanced High Performance feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Dual I/O Read command through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are “don’t care” (“x”) and may be high impedance. If the Mode bits equal Axh, then the device remains in Dual I/O Enhanced High Performance Read Mode and the next address can be entered (after CS# is raised high and then asserted LOW) without the BBh or BCh instruction, as shown in Figure 81; thus, eliminating eight cycles for the command sequence. The following sequence will release the device from Dual I/O Enhanced High Perfor- mance Read mode; after which, the device can accept standard SPI commands:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "During the Dual I/O Enhanced High Performance Command Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised HIGH the device will be released from Dual I/O Read Enhanced High Perfor- mance Read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "During any operation, if CS# toggles HIGH to LOW to high for eight cycles (or less) and data input (IO0 and IO1) are not set for a valid instruction sequence, then the device will be released from Dual I/O Enhanced High Perfor- mance Read mode. Note that the four mode bit cycles are part of the device’s internal circuitry latency time to access the initial address after the last address cycle that is clocked into IO0 (SI) and IO1 (SO)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "It is important that the I/O signals be set to high-impedance at or before the falling edge of the first data out clock. At higher clock speeds the time available to turn off the host outputs before the memory device begins to drive (bus turn around) is diminished. It is allowed and may be helpful in preventing I/O signal contention, for the host system to turn off the I/O signal outputs (make them high impedance) during the last two “don’t care” mode cycles or during any dummy cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Following the latency period the memory content, at the address given, is shifted out two bits at a time through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency at the falling edge of SCK signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "19"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "IO0 IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4 Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "IO0 IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Figure 78   Dual I/O Read command sequence (3-byte address, BBh [ExtAdd = 0], HPLC = 00b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "6 Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Figure 79   Dual I/O Read command sequence (4-byte address, BBh [ExtAdd = 1], HPLC = 10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "7  5  3  1  7  5  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "3  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "3  1  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "6  4  2  0  6  4  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2  0  6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "IO0  7  6  5  4  3  2  1  0  30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "16 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "22  23  24  25  26  27  28  29  30  31  32  33  34  35  36"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "0  1  2  3  4  5  6  7  8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Figure 80    Dual I/O Read command sequence (4-byte address, BCh or BBh [ExtAdd = 1], EHPLC = 10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "7  5  3  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "3  1  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "3  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "7  5  3  1  7  5  3  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "6  4  2  0  6  4  2  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2  0  6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "6  4  2  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "16 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Data N"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "14  15  16  17  18  19  20  21  22  23  24  25  26  27  28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Figure 81    Continuous Dual I/O Read command sequence (4-byte address, BCh or BBh [ExtAdd = 1], EHPLC = 10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Quad I/O Read (QIOR EBh or 4QIOR ECh)The instructionEBh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orEBh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orECh is followed by a 4-byte address (A31-A0)The Quad I/O Read command improves throughput with four I/O signals — IO0-IO3. It is similar to the Quad Output Read command but allows input of the address bits four bits per serial SCK clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices. The QUAD bit of the Configuration Register must be set (CR Bit1=1) to enable the Quad capability of S25FL128S and S25FL256S devices.The maximum operating clock frequency for Quad I/O Read is 104 MHz.For the Quad I/O Read command, there is a latency required after the mode bits (described below) before data begins shifting out of IO0-IO3. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to access data at the initial address. During latency cycles, the data value on IO0-IO3 are “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK and the latency code table (see Table 28). There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 26) or the Enhanced High Performance LC (EHPLC) table (see Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1). However, both latency code tables use the same latency values for the Quad I/O Read command.Following the latency period, the memory contents at the address given, is shifted out four bits at a time through IO0-IO3. Each nibble (4 bits) is shifted out at the SCK frequency by the falling edge of the SCK signal.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.Address jumps can be done without the need for additional Quad I/O Read instructions. This is controlled through the setting of the Mode bits (after the address sequence, as shown in Figure 82 or Figure 84). This added feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are “don’t care” (“x”). If the Mode bits equal Axh, then the device remains in Quad I/O High Performance Read Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the EBh or ECh instruction, as shown in Figure 83 or Figure 85; thus, eliminating eight cycles for the command sequence. The following sequence will release the device from Quad I/O High Performance Read mode; after which, the device can accept standard SPI commands:During the Quad I/O Read Command Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised HIGH the device will be released from Quad I/O High Performance Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0-IO3) are not set for a valid instruction sequence, then the device will be released from Quad I/O High Performance Read mode. Note that the two mode bit clock cycles and additional wait states (i.e., dummy cycles) allow the device’s internal circuitry latency time to access the initial address after the last address cycle that is clocked into IO0-IO3.It is important that the IO0-IO3 signals be set to high-impedance at or before the falling edge of the first data out clock. At higher clock speeds the time available to turn off the host outputs before the memory device begins to drive (bus turn around) is diminished. It is allowed and may be helpful in preventing IO0-IO3 signal contention, for the host system to turn off the IO0-IO3 signal outputs (make them high impedance) during the last “don’t care” mode cycle or during any dummy cycles.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate.5  17  3  7  1515  1  5  1IO2226  2626  2  6  1IO3237  37321IO14  0  4  0044  0IO0   7   6   5   4   3   2   1   0  202 cyclesData 1  Data 24 cyclesDummy2 cyclesMode6 cycles24 Bit Address8 cyclesInstructionSCK12  13  14  15  16  17  18  19  20  21  22  230   1   2   3   4   5   6   7   8CS#Figure 82   Quad I/O Read command sequence (3-byte address, EBh [ExtAdd = 0], LC = 00b)5  17   3   7   1515   1   5   1IO2   6   2   6   2226  2626   2   6   1IO3   7   3   7   3237  3732 cycles  2 cyclesData 1  Data 2CS#04   5   6   7   8   9   10  11  12  13  14SCK2 cycles  2 cyclesData N  Data N+16 cycles24 Bit Address2 cyclesMode4 cyclesDummy21IO0   4   0   4   0204  0404   0   4   0IO1   5   1   5   1Figure 83   Continuous Quad I/O Read command sequence (3-byte address), LC = 00b2515  1  5  1IO2306  26296  2  6  1IO3317  3737  3  7  15  1IO14  0  4  0044  0IO0   7   6   5   4   3   2   1   0  282 cyclesData 1  Data 24 cyclesDummy2 cyclesMode8 cycles32 Bit Address8 cyclesInstructionSCK14  15  16  17  18  19  20  21  22  23  24  250   1   2   3   4   5   6   7   8CS#Figure 84   Quad I/O Read command sequence(4-byte address, ECh or EBh [ExtAdd = 1], LC = 00b)7  3731IO3   7   3   7   36   2   6   1266  230IO2   6   2   6   25   1   5   1157   3   7   15  12 cyclesMode4   0   4   0044  028IO0   4   0   4   0294 cyclesDummyIO1   5   1   5   18 cycles32 Bit Address2 cycles  2 cyclesData N  Data N+1SCK6   7   8   9   10  11  12  13  14  15  160CS#2 cycles  2 cyclesData 1  Data 23Figure 85   Continuous Quad I/O Read command sequence (4-byte address), LC = 00bDDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)The instruction0Dh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or0Dh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or0Eh is followed by a 4-byte address (A31-A0)The DDR Fast Read command improves throughput by transferring address and data on both the falling and rising edge of SCK. It is similar to the Fast Read command but allows transfer of address and data on every edge of the clock.The maximum operating clock frequency for DDR Fast Read command is 80 MHz.For the DDR Fast Read command, there is a latency required after the last address bits are shifted into SI before data begins shifting out of SO. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Perfor- mance LC (EHPLC) table (see Table 29). The HPLC table does not provide cycles for mode bits so each DDR Fast Read command starts with the 8 bit instruction, followed by address, followed by a latency period.This latency period (dummy cycles) allows the device internal circuitry enough time to access data at the initial address. During the dummy cycles, the data value on SI is “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).Then the memory contents, at the address given, is shifted out, in DDR fashion, one bit at a time on each clock edge through SO. Each bit is shifted out at the SCK frequency by the rising and falling edge of the SCK signal.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.The EHPLC table does provide cycles for mode bits so a series of DDR Fast Read commands may eliminate the 8-bit instruction after the first DDR Fast Read command sends a mode bit pattern of complementary first and second Nibbles, e.g., A5h, 5Ah, 0Fh, etc., that indicates the following command will also be a DDR Fast Read command. The first DDR Fast Read command in a series starts with the 8-bit instruction, followed by address,followed by four cycles of mode bits, followed by a latency period. If the mode bit pattern is complementary the next command is assumed to be an additional DDR Fast Read command that does not provide instruction bits. That command starts with address, followed by mode bits, followed by latency.When the EHPLC table is used, address jumps can be done without the need for additional DDR Fast Read instruc- tions. This is controlled through the setting of the Mode bits (after the address sequence, as shown in Figure 86 and Figure 88. This added feature removes the need for the eight bit SDR instruction sequence to reduce initial access time (improves XIP performance). The Mode bits control the length of the next DDR Fast Read operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) then the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the 0Dh or 0Eh instruction, as shown in Figure 87 and Figure 89, thus, eliminating eight cycles from the command sequence. The following sequences will release the device from this continuous DDR Fast Read mode; after which, the device can accept standard SPI commands:During the DDR Fast Read command sequence, if the Mode bits are not complementary the next time CS# is raised HIGH the device will be released from the continuous DDR Fast Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (SI) are not set for a valid instruction sequence, then the device will be released from DDR Fast Read mode.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during any part of a Fast DDR Command.Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four IOs on a x4 device, both IOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition (101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details.IO0    7    6   5   4   3   2   1   0   2  2  1  0  7  6  5  4  3  2  1  0IO1                                                        7  6  5  4  3  2  1  0  7  64 cyclesper data1 cycDummy4 cyclesMode12 cycles24 Bit Address8 cyclesInstructionSCK0   1   2   3   4   5   6   7   8   19   20   21   22   23   24   25   26   27   28   29CS#Figure 86    DDR Fast Read initial access (3-byte address, 0Dh [ExtAdd = 0, EHPLC = 11b])197  6  5  4  3  2  1  0  7  6IO123  22  1  0  7  6  5  4  3  2  1  0IO04 cyclesper data1 cycDummy4 cyclesMode12 cycles24 Bit AddressSCK212018171615141312110CS#Figure 87    Continuous DDR Fast read subsequent access (3-byte address [ExtAdd = 0, EHPLC = 11b])7 61 05  4  3  27 61 05  4  3  27 6SO1 025 4 37 631 22 1 00123456SI          74 cycles per data4 cycles Dummy Optional DLP4 cycles Mode16 cycles 32b Add8 cycles InstructionSCK0   1   2   3   4   5   6   7   8   23   24   25   26   27   28   29   30   31   32   33   34   35   36CS#Figure 88    DDR Fast Read initial access (4-byte address, 0Eh or 0Dh [ExtAdd = 1], EHPLC = 01b)[54]7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0  7  6SO31  22  1  0  7  6  5  4  3  2  1  0SI4 cyclesper data4 cycles DummyOptional DLP4 cyclesMode16 cycles32b AddSCK282726252422  23212019181716150CS#Figure 89    Continuous DDR Fast Read subsequent access (4-byte address [ExtAdd = 1], EHPLC = 01b)[54]CS#0   1   2   3   4   5   6   7   8   23   24   25   26   27   28   29   30   31   32   33   34SCK8 cyclesInstruction16 cycles32b Add6 cyclesDummy4 cyclesper dataSI7   6   5   4   3   2   1   0  31 22 1  0SO7 6 5 4 3 2 1 0 7 6Figure 90    DDR Fast Read subsequent access (4-byte address, HPLC = 01b)NoteExample DLP of 34h (or 00110100).DDR Dual I/O Read (BDh, BEh)The instructionBDh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orBDh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orBEh is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, is shifted out, in a DDR fashion, two bits at a time on each clock edge through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency by the rising and falling edge of the SCK signal.The DDR Dual I/O Read command improves throughput with two I/O signals — IO0 (SI) and IO1 (SO). It is similar to the Dual I/O Read command but transfers two address, mode, or data bits on every edge of the clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices.The maximum operating clock frequency for DDR Dual I/O Read command is 80 MHz.For DDR Dual I/O Read commands, there is a latency required after the last address bits are shifted into IO0 and IO1, before data begins shifting out of IO0 and IO1. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Performance LC (EHPLC) table (see Table 29). The number of latency (dummy) clocks is deter- mined by the frequency of SCK (see Table 27 or Table 29). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).The HPLC table does not provide cycles for mode bits so each Dual I/O command starts with the 8 bit instruction, followed by address, followed by a latency period. This latency period allows the device’s internal circuitry enough time to access the initial address. During these latency cycles, the data value on SI (IO0) and SO (IO1) are “don’t care” and may be high impedance. When the Data Learning Pattern (DLP) is enabled the host system must not drive the IO signals during the dummy cycles. The IO signals must be left high impedance by the host so that the memory device can drive the DLP during the dummy cycles.The EHPLC table does provide cycles for mode bits so a series of Dual I/O DDR commands may eliminate the 8-bit instruction after the first command sends a complementary mode bit pattern, as shown in Figure 91 and Figure 93. This added feature removes the need for the eight bit SDR instruction sequence and dramatically reduces initial access times (improves XIP performance). The Mode bits control the length of the next DDR Dual I/O Read operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) the device transitions to Continuous DDR Dual I/O Read Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the BDh or BEh instruction, as shown in Figure 92, and thus, eliminating eight cycles from the command sequence. The following sequences will release the device from Continuous DDR Dual I/O Read mode; after which, the device can accept standard SPI commands:During the DDR Dual I/O Read command Sequence, if the Mode bits are not complementary the next time CS# is raised HIGH and then asserted LOW the device will be released from DDR Dual I/O Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0 and IO1) are not set for a valid instruction sequence, then the device will be released from DDR Dual I/O Read mode.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during Dual I/O DDR commands.Note that the memory devices may drive the IOs with a preamble prior to the first data value. The preamble is a data learning pattern (DLP) that is used by the host controller to optimize data capture at higher frequencies. The preamble DLP drives the IO bus for the four clock cycles immediately before data is output. The host must be sure to stop driving the IO bus prior to the time that the memory starts outputting the preamble.The preamble is intended to give the host controller an indication about the round trip time from when the host drives a clock edge to when the corresponding data value returns from the memory device. The host controller will skew the data capture point during the preamble period to optimize timing margins and then use the same skew time to capture the data during the rest of the read operation. The optimized capture point will be deter- mined during the preamble period of every read operation. This optimization strategy is intended to compensate for both the PVT (process, voltage, temperature) of both the memory device and the host controller as well as any system level delays caused by flight time on the PCB.Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four SIOs on a x4 device, both SIOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition(101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details.30 22 22  1  0  7  5  3  1  706  4  207  6  5  4  321 06  4  2  06IO131 22 31  7  5  317  6  5  4  30123456IO0          72 cycles per data5 cycles Dummy Optional DLP2 cycles Mode8 cycles 32b Add8 cycles InstructionSCK0    1    2    3    4    5    6    7    8   15   16   17   18   19   20   21   22   23   24   25CS#Figure 91   DDR Dual I/O Read initial access (4-byte address, BEh or BDh [ExtAdd = 1], EHPLC = 01b)7   6   5   4   3   2   1   0   7   5   3   1   731  22  3   1   7   5   3   1IO17   6   5   4   3   2   1   0   6   4   2   0   630  22  2   0   6   4   2   0IO02 cyclesper data5 cycles DummyOptional DLP2 cyclesMode8 cycles32b AddSCK17161581413121110980CS#Figure 92    Continuous DDR Dual I/O Read subsequent access (4-byte address, EHPLC = 01b)CS#012345678   15   16   17   18   19   20   21   22   23   24SCK8 cyclesInstruction8 cycles32b Add6 cyclesDummy2 cyclesper dataIO076543210   30   2  06  4  2  0  6IO1313 17  5  3  1  7  2Figure 93   DDR Dual I/O Read (4-byte address, BEh or BDh [ExtAdd = 1], HPLC = 00b)DDR Quad I/O Read (EDh, EEh)The Read DDR Quad I/O command improves throughput with four I/O signals - IO0-IO3. It is similar to the Quad I/O Read command but allows input of the address four bits on every edge of the clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices. The QUAD bit of the Configuration Register must be set (CR Bit1=1) to enable the Quad capability.The instructionEDh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orEDh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orEEh is followed by a 4-byte address (A31-A0)The address is followed by mode bits. Then the memory contents, at the address given, is shifted out, in a DDR fashion, with four bits at a time on each clock edge through IO0-IO3.The maximum operating clock frequency for Read DDR Quad I/O command is 80 MHz.For Read DDR Quad I/O, there is a latency required after the last address and mode bits are shifted into the IO0-IO3 signals before data begins shifting out of IO0-IO3. This latency period (dummy cycles) allows the device’s internal circuitry enough time to access the initial address. During these latency cycles, the data value on IO0-IO3 are “don’t care” and may be high impedance. When the Data Learning Pattern (DLP) is enabled the host system must not drive the IO signals during the dummy cycles. The IO signals must be left high impedance by the host so that the memory device can drive the DLP during the dummy cycles.There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Performance LC (EHPLC) table (see Table 29). The number of dummy cycles is determined by the frequency of SCK (see Table 27). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).Both latency tables provide cycles for mode bits so a series of Quad I/O DDR commands may eliminate the 8 bit instruction after the first command sends a complementary mode bit pattern, as shown in Figure 94 and Figure 96. This feature removes the need for the eight bit SDR instruction sequence and dramatically reduces initial access times (improves XIP performance). The Mode bits control the length of the next Read DDR Quad I/O operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) the device transitions to Continuous Read DDR Quad I/O Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the EDh or EEh instruction, as shown in Figure 95 and Figure 97 thus, eliminating eight cycles from the command sequence. The following sequences will release the device from Continuous Read DDR Quad I/O mode; after which, the device can accept standard SPI commands:During the Read DDR Quad I/O Command Sequence, if the Mode bits are not complementary the next time CS# is raised HIGH and then asserted LOW the device will be released from Read DDR Quad I/O mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0, IO1, IO2, and IO3) are not set for a valid instruction sequence, then the device will be released from Read DDR Quad I/O mode.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during Quad I/O DDR commands.Note that the memory devices drive the IOs with a preamble prior to the first data value. The preamble is a pattern that is used by the host controller to optimize data capture at higher frequencies. The preamble drives the IO bus for the four clock cycles immediately before data is output. The host must be sure to stop driving the IO bus prior to the time that the memory starts outputting the preamble.The preamble is intended to give the host controller an indication about the round trip time from when the host drives a clock edge to when the corresponding data value returns from the memory device. The host controller will skew the data capture point during the preamble period to optimize timing margins and then use the same skew time to capture the data during the rest of the read operation. The optimized capture point will be deter- mined during the preamble period of every read operation. This optimization strategy is intended to compensate for both the PVT (process, voltage, temperature) of both the memory device and the host controller as well as any system level delays caused by flight time on the PCB.Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four SIOs on a x4 device, both SIOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition(101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details.6  2  6  2IO322  18  14  10  6  2  6  2IO25  1  5  121  17  13  9  5  1  5  1IO14  0  4  00   20  16  12  8  4  0  4  01234567IO0Data 17  3  7  3Data 071 cycleMode3 cyclesAddress8 cyclesInstructionSCK161512   13   1411101 cycle per data83 cycle DummyHigh-Z Bus Turn-around6543210CS#923  19  15  11  7  3  7  3Figure 94    DDR Quad I/O Read initial access (3-byte address, EDh [ExtAdd = 0], HPLC = 11b)3726262IO323   19   15   11   7373351515151IO222   18   14   10   6221   17   13   963 cycleAddress404040420   16   12   8IO0Data 1Data 01 cycle per dataIO11 cycleMode0SCK876543210CS#3 cycle DummyHigh-Z Bus Turn-around7Figure 95   Continuous DDR Quad I/O Read subsequent access (3-byte address, HPLC = 11b)CS#0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15   16   17   18   19   20   21SCK8 cycles Instruction4 cycles32 Bit Address1 cycle Mode7 cycle Dummy          1 cycle per dataHigh-Z Bus Turn-around   Optional Data Learning PatternData 0Data 1IO07    6   5   4   3   2   1   0  28 24 20 16 12  8  4  0  4  07  6  5  4  3  2  1  0  4  0  4  0IO1                               29  25 21 17 13  9  5  1  5  1            7  6  5  4  3  2  1  0  5  1  5  1IO2                               30  26 22 18 14 10  6  2  6  2            7  6  5  4  3  2  1  0  6  2  6  2IO3                               31  27 23 19 15 11  7  3  7  3            7  6  5  4  3  2  1  0  7  3  7  3Figure 96    DDR Quad I/O Read initial access (4-byte address, EEh or EDh [ExtAdd = 1], EHPLC = 01b)[55]7  6  5  4  3  2  1  0  7  3  7  331  27 23 19 15 11  7  3  7  3IO37  6  5  4  3  2  1  0  6  2  6  230  26 22 18 14 10  6  2  6  2IO27  6  5  4  3  2  1  0  5  1  5  129  25 21 17 13  9  5  1  5  1IO17  6  5  4  3  2  1  0  4  0  4  028  24 20 16 12  8  4  0  4  0IO0Data 1Data 01 cycle per data7 cycle DummyOptional Data Learning Pattern1 cycleMode  High-Z Bus Turn-around4 cycles32 Bit AddressSCK10   11   12   137    8    96543210CS#Figure 97   Continuous DDR Quad I/O Read subsequent access (4-byte address, EHPLC = 01b)[56]Program flash array commandsProgram granularityAutomatic ECCEach 16-byte aligned and 16-byte length Programming Block has an automatic Error Correction Code (ECC) value. The data block plus ECC form an ECC unit. In combination with Error Detection and Correction (EDC) logic the ECC is used to detect and correct any single bit error found during a read access. When data is first programmed within an ECC unit the ECC value is set for the entire ECC unit. If the same ECC unit is programmed more than once the ECC value is changed to disable the Error Detection and Correction (EDC) function. A sector erase is needed to again enable Automatic ECC on that Programming Block. The 16 byte Program Block is the smallest program granularity on which Automatic ECC is enabled.These are automatic operations transparent to the user. The transparency of the Automatic ECC feature enhances data accuracy for typical programming operations which write data once to each ECC unit but, facili- tates software compatibility to previous generations of FL-S family of products by allowing for single byte programming and bit walking in which the same ECC unit is programmed more than once. When an ECC unit has Automatic ECC disabled, EDC is not done on data read from the ECC unit location.An ECC status register is provided for determining if ECC is enabled on an ECC unit and whether any errors have been detected and corrected in the ECC unit data or the ECC (See “ECC Status Register (ECCSR)” on page 58.) The ECC Status Register Read (ECCRD) command is used to read the ECC status on any ECC unit.EDC is applied to all parts of the Flash address spaces other than registers. An ECC is calculated for each group of bytes protected and the ECC is stored in a hidden area related to the group of bytes. The group of protected bytes and the related ECC are together called an ECC unit.ECC is calculated for each 16 byte aligned and length ECC unit.NoteExample DLP of 34h (or 00110100).Example DLP of 34h (or 00110100).Single Bit EDC is supported with 8 ECC bits per ECC unit, plus ‘1’ bit for an ECC disable Flag.Sector erase resets all ECC bits and ECC disable flags in a sector to the default state (enabled).ECC is programmed as part of the standard Program commands operation.ECC is disabled automatically if multiple programming operations are done on the same ECC unit.Single byte programming or bit walking is allowed but disables ECC on the second program to the same 16-byte ECC unit.The ECC disable flag is programmed when ECC is disabled.To re-enable ECC for an ECC unit that has been disabled, the Sector that includes the ECC unit must be erased.To ensure the best data integrity provided by EDC, each ECC unit should be programmed only once so that ECC is stored for that unit and not disabled.The calculation, programming, and disabling of ECC is done automatically as part of a programming operation. The detection and correction, if needed, is done automatically as part of read operations. The host system sees only corrected data from a read operation.ECC protects the OTP region - however a second program operation on the same ECC unit will disable ECC permanently on that ECC unit (OTP is one time programmable, hence an erase operation to re-enable the ECC enable/indicator bit is prohibited).Page programmingPage Programming is done by loading a Page Buffer with data to be programmed and issuing a programming command to move data from the buffer to the memory array. This sets an upper limit on the amount of data that can be programmed with a single programming command. Page Programming allows up to a page size (either 256- or 512-bytes) to be programmed in one operation. The page size is determined by the Ordering Part Number (OPN). The page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. For the very best performance, programming should be done in full pages of512-bytes aligned on 512-byte boundaries with each Page being programmed only once.Single byte programmingSingle Byte Programming allows full backward compatibility to the standard SPI Page Programming (PP) command by allowing a single byte to be programmed anywhere in the memory array. While single byte programming is supported, this will disable Automatic ECC on the 16 byte ECC unit where the byte is located.Page Program (PP 02h or 4PP 12h)The Page Program (PP) commands allows bytes to be programmed in the memory (changing bits from 1 to 0). Before the Page Program (PP) commands can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded successfully, the device sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The instruction02h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or02h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or12h is followed by a 4-byte address (A31-A0)and at least one data byte on SI. Depending on the device OPN, the page size can either be 256 or 512 bytes. Up to a page can be provided on SI after the 3-byte address with instruction 02h or 4-byte address with instruction 12h has been provided. If the 9 least significant address bits (A8-A0) are not all ‘0’, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 9 least significant bits (A8-A0) are all ‘0’) i.e., the address wraps within the page aligned address bound- aries. This is a result of only requiring the user to enter one single page address to cover the entire page boundary.If less than a page of data is sent to the device, these data bytes will be programmed in sequence, starting at the provided address within the page, without having any affect on the other bytes of the same page.For optimized timings, using the Page Program (PP) command to load the entire page size program buffer within the page boundary will save overall programming time versus loading less than a page size into the program buffer.7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0MSb             MSb               MSbSIData Byte 512Data Byte 3Data Byte 2SCK40 41 42 43 44 45 46 47 48 49 59 51 52 53 54 55CS#3  2  1  0  7  6  5  4  3  2  1  0MSb23 22 21MSbSIData Byte 124-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39CS#The programming process is managed by the flash memory device internal control logic. After a programming command is issued, the programming operation status can be checked using the Read Status Register-1 command. The WIP bit (SR1[0]) will indicate when the programming operation is completed. The P_ERR bit (SR1[6]) will indicate if an error occurs in the programming operation that prevents successful completion of programming.7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0MSb             MSb               MSbSIData Byte 512Data Byte 3Data Byte 2SCK48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63CS#31 30 29   3  2  1  0  7  6  5  4  3  2  1  0MSb           MSbSIData Byte 132-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#41204121412241234124412541264127Figure 98   Page Program (PP) command sequence (3-byte address, 02h)41284129413041314132413341344135Figure 99   Page Program (4PP) command sequence (4-byte address, 12h)Quad Page Program (QPP 32h or 38h, or 4QPP 34h)The Quad-input Page Program (QPP) command allows bytes to be programmed in the memory (changing bits from ‘1’ to ‘0’). The Quad-input Page Program (QPP) command allows up to a page size (either 256- or 512-bytes) of data to be loaded into the Page Buffer using four signals: IO0-IO3. QPP can improve performance for PROM Programmer and applications that have slower clock speeds (< 12 MHz) by loading 4-bits of data per clock cycle. Systems with faster clock speeds do not realize as much benefit for the QPP command since the inherent page program time becomes greater than the time it takes to clock-in the data. The maximum frequency for the QPP command is 80 MHz.To use Quad Page Program the Quad Enable Bit in the Configuration Register must be set (QUAD=1). A Write Enable command must be executed before the device will accept the QPP command (Status Register 1, WEL=1).The instruction32h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or32h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or38h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or38h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or34h is followed by a 4-byte address (A31-A0)and at least one data byte, into the IO signals. Data must be programmed at previously erased (FFh) memory locations.The programming page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. This insures that Automatic ECC is not disabled.12Byte 509 Byte 510Byte 511 Byte 512IO37  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3*  *  *Byte 5Byte 6*Byte 7*Byte 8*Byte 9 Byte 10 Byte 11 Byte 12*   *   *   *7 3***MSb0  4  0  4  0  4  01  5 1  56 1  5 1CS#0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39SCKInstruction24-Bit AddressIO023 22 21   3  2  1  0  4IO1                                       *                         556IO2                                     6  2  6  2  6  2  6  2IO3                                     7  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4CS#40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55SCKIO0              4 0IO1      5  14  0  4  0  4  0  4  0  4  0  4  0  4  05  1  5  1  5  1  5  1  5  1  5  1  5  1IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  24 0  4 0  45 1 5 1  56 2 6 2  60124 0All other functions of QPP are identical to Page Program. The QPP command sequence is shown in Figure 100.536537538539540541542543Figure 100   Quad 512-Byte Page Program command sequence (3-byte address, 32h or 38h)Byte 253 Byte 254Byte 255 Byte 256*MSb7 3 7 3*  **   *   *   *Byte 9 Byte 10 Byte 11 Byte 12*Byte 8*Byte 7*Byte 6*Byte 5IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3*  *IO1                                       *                         5  1  5  1  56  1  5  1IO2                                     6  2  6  2  6  2  6  2IO3                                     7  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4CS#40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55SCKIO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  1   5  1  5  1  5  1  5  1IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2   6  2  6  2  6  2  6  223 22 21   3  2  1  0  4  0  4  0  4  0  4  0IO024-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39CS#Byte  Byte  Byte  Byte*MSb                                     509   510   511   512*****   *   *   *   *Byte 8 Byte 9 Byte 10 Byte 11 Byte 12*  *Byte 6 Byte 7*Byte 5CS#48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63SCKIO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  1   5  1  5  1  5  1  5  1IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2   6  2  6  2  6  2  6  2IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3  7  37  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4IO30  4  0  4  0  4  01  5 1  56 1  5 16  2  6  2  6  2  6  23  2 1 0  457  6  5  4  3  2  1  0 31 30 29*           *IO0IO1 IO232-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#280281282283284285286287                                                                                                                        Figure 101   Quad 256-byte Page Program command sequence (3-byte address, 32h or 38h)544545546547548549550551Figure 102   Quad 512-byte Page Program command sequence (4-byte address, 34h or 32h or 38h [ExtAdd = 1])Byte  Byte  Byte  Byte*MSb                                     253   254   255   256*****   *   *   *   *Byte 8 Byte 9 Byte 10 Byte 11 Byte 12*  *Byte 6 Byte 7*Byte 5IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3  7  35  1  5  1  5  1  5  16  2  6  2  6  2  6  2IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2IO1             *                          *                         5  1  5  1  56  1  5  1IO2                                     6  2  6  2  6  2  6  2IO3                                     7  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4CS#48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63SCKIO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  17  6  5  4  3  2  1  0  31 30 29   3  2  1  0  4  0  4  0  4  0  4  0IO032-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#288289290291292293294295Figure 103   Quad 256-byte Page Program command sequence (4-Byte Address, 34h or 32h or 38h [ExtAdd=1])Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)The Program Suspend command allows the system to interrupt a programming operation and then read from any other non-erase-suspended sector or non-program-suspended-page. Program Suspend is valid only during a programming operation.Commands allowed after the Program Suspend command is issued:Read Status Register 1 (RDSR1 05h)Read Status Register 2 (RDSR2 07h)The Write in Progress (WIP) bit in Status Register 1 (SR1[0]) must be checked to know when the programming operation has stopped. The Program Suspend Status bit in the Status Register-2 (SR2[0]) can be used to determine if a programming operation has been suspended or was completed at the time WIP changes to ‘0’. The time required for the suspend operation to complete is tPSL, see Table 42.See Table 52 for the commands allowed while programming is suspend.The Program Resume command 8Ah must be written to resume the programming operation after a Program Suspend. If the programming operation was completed during the suspend operation, a resume command is not needed and has no effect if issued. Program Resume commands will be ignored unless a Program operation is suspended.After a Program Resume command is issued, the WIP bit in the Status Register-1 will be set to a ‘1’ and the programming operation will resume. Program operations may be interrupted as often as necessary e.g., a program suspend command could immediately follow a program resume command but, in order for a program operation to progress to completion there must be some periods of time between resume and the next suspend command greater than or equal to tPRS. See Table 42.07SO7  6  5Read Status0SI    7   6   5   4   3   2   1   0      7   6Prog. Suspend Mode CommandProgram Suspend InstructionCS#SCKtPSLtPSLFigure 104  Program Suspend command sequenceResume ProgrammingSO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstruction (8Ah)SCK0  1  2  3  4  5  6  7CS#Figure 105  Program Resume command sequenceErase flash array commandsParameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)The P4E command is implemented only in FL128S and FL256S. The P4E command is ignored when the device is configured with the 256-KB sector option.The Parameter 4-KB Sector Erase (P4E) command sets all the bits of a 4-KB parameter sector to ‘1’ (all bytes are FFh). Before the P4E command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The instruction20h [ExtAdd = 0] is followed by a 3-byte address (A23-A0), or20h [ExtAdd = 1] is followed by a 4-byte address (A31-A0), or21h is followed by a 4-byte address (A31-A0)CS# must be driven into the logic HIGH state after the twenty-fourth or thirty-second bit of the address has been latched in on SI. This will initiate the beginning of internal erase cycle, which involves the pre-programming and erase of the chosen sector of the flash memory array. If CS# is not driven high after the last bit of address, the sector erase operation will not be executed.As soon as CS# is driven HIGH, the internal erase cycle will be initiated. With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to determine when the operation has been completed. The WIP bit will indicate a ‘1’. when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed.A P4E command applied to a sector that has been write protected through the Block Protection bits or ASP, will not be executed and will set the E_ERR status. A P4E command applied to a sector that is larger than 4 KB will not be executed and will not set the E_ERR status.3 2 1 023 22 21MSbSI24 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28  29 30 31CS #Figure 106   Parameter Sector Erase command sequence (3-byte address, 20h)3 2 1 031 30 29MSbSI32 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36  37 38 39CS #Figure 107   Parameter Sector Erase command sequence (ExtAdd = 1, 20h or 4-byte address, 21h)Sector Erase (SE D8h or 4SE DCh)The Sector Erase (SE) command sets all bits in the addressed sector to ‘1’ (all bytes are FFh). Before the Sector Erase (SE) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write opera- tions.The instructionD8h [ExtAdd = 0] is followed by a 3-byte address (A23-A0), orD8h [ExtAdd = 1] is followed by a 4-byte address (A31-A0), orDCh is followed by a 4-byte address (A31-A0)CS# must be driven into the logic HIGH state after the twenty-fourth or thirty-second bit of address has been latched in on SI. This will initiate the erase cycle, which involves the pre-programming and erase of the chosen sector. If CS# is not driven HIGH after the last bit of address, the sector erase operation will not be executed.As soon as CS# is driven into the logic HIGH state, the internal erase cycle will be initiated. With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to check if the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a0 when the erase cycle has been completed.A Sector Erase (SE) command applied to a sector that has been Write Protected through the Block Protection bits or ASP, will not be executed and will set the E_ERR status.A device ordering option determines whether the SE command erases 64 KB or 256 KB. The option to use this command to always erase 256 KB provides for software compatibility with higher density and future S25FL family devices.ASP has a PPB and a DYB protection bit for each sector, including any 4-KB sectors. If a sector erase command is applied to a 64-KB range that includes a protected 4-KB sector, or to a 256-KB range that includes a 64-KB protected address range, the erase will not be executed on the range and will set the E_ERR status.3 2 1 023 22 21MSbSI24 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31CS #Figure 108   Sector Erase command sequence (ExtAdd = 0, 3-byte address, D8h)3 2 1 031 30 29MSbSI32 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39CS #Figure 109   Sector Erase command sequence (ExtAdd = 1, D8h or 4-byte address, DCh)Bulk Erase (BE 60h or C7h)The Bulk Erase (BE) command sets all bits to ‘1’ (all bytes are FFh) inside the entire flash memory array. Before the BE command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. This will initiate the erase cycle, which involves the pre-programming and erase of the entire flash memory array. If CS# is not driven HIGH after the last bit of instruction, the BE operation will not be executed.As soon as CS# is driven into the logic HIGH state, the erase cycle will be initiated. With the erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to determine when the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed.A BE command can be executed only when the Block Protection (BP2, BP1, BP0) bits are set to 0’s. If the BP bits are not ‘0’, the BE command is not executed and E_ERR is not set. The BE command will skip any sectors protected by the DYB or PPB and the E_ERR status will not be set.CS#0  1  2  3  4  5  6  7SCKInstructionSIFigure 110  Bulk Erase command sequenceErase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)The Erase Suspend command, allows the system to interrupt a sector erase operation and then read from or program data to, any other sector. Erase Suspend is valid only during a sector erase operation. The Erase Suspend command is ignored if written during the Bulk Erase operation.When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of tESL (erase suspend latency) to suspend the erase operation and update the status bits. See Table 43.Commands allowed after the Erase Suspend command is issued:Read Status Register 1 (RDSR1 05h)Read Status Register 2 (RDSR2 07h)The Write in Progress (WIP) bit in Status Register 1 (SR1[0]) must be checked to know when the erase operation has stopped. The Erase Suspend bit in Status Register-2 (SR2[1]) can be used to determine if an erase operation has been suspended or was completed at the time WIP changes to ‘0’.If the erase operation was completed during the suspend operation, a resume command is not needed and has no effect if issued. Erase Resume commands will be ignored unless an Erase operation is suspended.See Table 52 for the commands allowed while erase is suspend.After the erase operation has been suspended, the sector enters the erase-suspend mode. The system can read data from or program data to the device. Reading at any address within an erase-suspended sector produces undetermined data.A WREN command is required before any command that will change non-volatile data, even during erase suspend.The WRR and PPB Erase commands are not allowed during Erase Suspend, it is therefore not possible to alter the Block Protection or PPB bits during Erase Suspend. If there are sectors that may need programming during Erase suspend, these sectors should be protected only by DYB bits that can be turned off during Erase Suspend.However, WRR is allowed immediately following the BRAC command; in this special case the WRR is interpreted as a write to the Bank Address Register, not a write to SR1 or CR1.If a program command is sent for a location within an erase suspended sector the program operation will fail with the P_ERR bit set.After an erase-suspended program operation is complete, the device returns to the erase-suspend mode. The system can determine the status of the program operation by reading the WIP bit in the Status Register, just as in the standard program operation.The Erase Resume command 7Ah must be written to resume the erase operation if an Erase is suspend. Erase Resume commands will be ignored unless an Erase is Suspend.After an Erase Resume command is sent, the WIP bit in the status register will be set to a ‘1’ and the erase operation will continue. Further Resume commands are ignored.Erase operations may be interrupted as often as necessary e.g., an erase suspend command could immediately follow an erase resume command but, in order for an erase operation to progress to completion there must be some periods of time between resume and the next suspend command greater than or equal to tERS. SeetESLTable 43.tESLCS#SCKErase Suspend InstructionRead StatusErase Suspend Mode CommandSI    7   6   5   4   3   2   1   0      7   6   0                7   6   5SO70Figure 111  Erase Suspend command sequenceResume Sector or Block EraseSO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstruction (7Ah)SCK0  1  2  3  4  5  6  7CS#Figure 112  Erase Resume command sequenceTable 52    Commands allowed during Program or Erase SuspendInstruction nameInstruction code (Hex)Allowed during Erase SuspendAllowed during Program SuspendCommentBRACB9XXBank address register may need to be changed during a suspend to reach a sector for read or program.BRRD16XXBank address register may need to be changed during a suspend to reach a sector for read or program.BRWR17XXBank address register may need to be changed during a suspend to reach a sector for read or program.CLSR30X–Clear status may be used if a program operation fails during erase suspend.DYBRDE0X–It may be necessary to remove and restore dynamic protection during erase suspend to allow programming during erase suspend.DYBWRE1X–It may be necessary to remove and restore dynamic protection during erase suspend to allow programming during erase suspend.ERRS7AX–Required to resume from erase suspend.Table 52    Commands allowed during Program or Erase Suspend (continued)Instruction nameInstruction code (Hex)Allowed during Erase SuspendAllowed during Program SuspendCommentDDRFR0DXXAll array reads allowed in suspend.4DDRFR0EXXAll array reads allowed in suspend.FAST_READ0BXXAll array reads allowed in suspend.4FAST_READ0CXXAll array reads allowed in suspend.MBRFFXXMay need to reset a read operation during suspend.PGRS8AXXNeeded to resume a program operation. A program resume may also be used during nested program suspend within an erase suspend.PGSP85X–Program suspend allowed during erase suspend.PP02X–Required for array program during erase suspend.4PP12X–Required for array program during erase suspend.PPBRDE2X–Allowed for checking persistent protection before attempting a program command during erase suspend.QPP32, 38X–Required for array program during erase suspend.4QPP34X–Required for array program during erase suspend.4READ13XXAll array reads allowed in suspend.RDCR35XXDIORBBXXAll array reads allowed in suspend.4DIORBCXXAll array reads allowed in suspend.DOR3BXXAll array reads allowed in suspend.4DOR3CXXAll array reads allowed in suspend.DDRDIORBDXXAll array reads allowed in suspend.4DDRDIORBEXXAll array reads allowed in suspend.DDRQIOREDXXAll array reads allowed in suspend.DDRQIOR4EEXXAll array reads allowed in suspend.QIOREBXXAll array reads allowed in suspend.4QIORECXXAll array reads allowed in suspend.QOR6BXXAll array reads allowed in suspend.4QOR6CXXAll array reads allowed in suspend.RDSR105XXNeeded to read WIP to determine end of suspend process.RDSR207XXNeeded to read suspend status to determine whether the operation is suspended or complete.READ03XXAll array reads allowed in suspend.RESETF0XXReset allowed anytime.WREN06X–Required for program command within erase suspend.WRR01XXBank register may need to be changed during a suspend to reach a sector needed for read or program. WRR is allowed when following BRAC.One Time Program Array commandsOTP Program (OTPP 42h)The OTP Program command programs data in the One Time Program region, which is in a different address space from the main array data. The OTP region is 1024 bytes so, the address bits from A23 to A10 must be ‘0’ for this command. See “OTP address space” on page 49 for details on the OTP region. The protocol of the OTP Program command is the same as the Page Program command. Before the OTP Program command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.To program the OTP array in bit granularity, the rest of the bits within a data byte can be set to ‘1’.7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0MSb            MSb              MSbSIData Byte 512Data Byte 3Data Byte 2SCK40 41 42 43 44 45 46 47 48 49 59 51 52 53 54 55CS#7  6  5  4  3  2  1  0 23 22 21        3  2  1  0  7  6  5  4  3  2  1  0MSb           MSbSIData Byte 124-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9 10  28 29 30 31 32 33 34 35 36 37 38 39CS#Each region in the OTP memory space can be programmed one or more times, provided that the region is not locked. Attempting to program zeros in a region that is locked will fail with the P_ERR bit in SR1 set to ‘1’ Programming ones, even in a protected area does not cause an error and does not set P_ERR. Subsequent OTP programming can be performed only on the un-programmed bits (that is, ‘1’ data).41204121412241234124412541264127Figure 113  OTP Program command sequenceOTP Read (OTPR 4Bh)The OTP Read command reads data from the OTP region. The OTP region is 1024 bytes so, the address bits from A23 to A10 must be ‘0’ for this command. See 2 for details on the OTP region. The protocol of the OTP Read command is similar to the Fast Read command except that it will not wrap to the starting address after the OTP address is at its maximum; instead, the data beyond the maximum OTP address will be undefined. Also, the OTP Read command is not affected by the latency code. The OTP read command always has one dummy byte of latency as shown below.SO                               High Impedance                                                                                                    7MSbDATA OUT 2DATA OUT 16 5 4 3 2CS #23 22 21SIDummy Byte24-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 471 0 7MSb3  2  1  0  7  6  5  4  3  2  1  0Figure 114  OTP Read command sequenceAdvanced Sector Protection commandsASP Read (ASPRD 2Bh)The ASP Read instruction 2Bh is shifted into SI by the rising edge of the SCK signal. Then the 16-bit ASP register contents is shifted out on the serial output SO, least significant byte first. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the ASP register continuously by providing multiples of 16 clock cycles. The maximum operating clock frequency for the ASP Read (ASPRD) command is 133 MHz.InstructionCS#0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23SCKSI7MSb6  5  4  3  21  0                                 High Impedance         SO                         7MSbRegister Out          Register Out6  5  4  3  2  1  0  15  14  13  12  11  10  9  8  7MSb              MSbFigure 115  ASPRD commandASP Program (ASPP 2Fh)Before the ASP Program (ASPP) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The ASPP command is entered by driving CS# to the logic LOW state, followed by the instruction and two data bytes on SI, least significant byte first. The ASP Register is two data bytes in length.The ASPP command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation.CS# input must be driven to the logic HIGH state after the sixteenth bit of data has been latched in. If not, the ASPP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed ASPP operation is initiated. While the ASPP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed ASPP operation, and is a ‘0’ when it is completed. When the ASPP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’.5  47  6MSb1  07  6  5  4  3  2MSbHigh ImpedanceSIRegister InInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23CS#3  2  1  0  15  14  13  12  11  10  9  8SOFigure 116  ASPP commandDYB Read (DYBRD E0h)The instruction E0h is latched into SI by the rising edge of the SCK signal. Followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’). Then the 8-bit DYB access register contents are shifted out on the serial output SO. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the same DYB access register continuously by providing multiples of eight clock cycles. The address of the DYB register does not increment so this is not a means to read the entire DYB array. Each location must be read with a separate DYB Read command. The maximum operating clock frequency for READ command is 133 MHz.7  6  5  4  3  2  1  0  31 30 29SI32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#DATA OUT 1SO                       High Impedance                                         7  6  5  4  3  2  1  0MSb3 2 1 0Figure 117  DYBRD command sequenceDYB Write (DYBWR E1h)Before the DYB Write (DYBWR) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The DYBWR command is entered by driving CS# to the logic LOW state, followed by the instruction, the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’), then the data byte on SI. The DYB Access Register is one data byte in length.The DYBWR command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation. CS# must be driven to the logic HIGH state after the eighth bit of data has been latched in. If not, the DYBWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed DYBWR operation is initiated. While the DYBWR operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed DYBWR operation, and is a ‘0’ when it is completed. When the DYBWR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’.3 2 1 01  0  7  6  5  4MSb7  6  5  4  3  2  1  0  31 30 29      3  2MSbSIData Byte 132-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10   36 37 38 39 40 41 42 43 44 45 46 47CS#Figure 118  DYBWR command sequencePPB Read (PPBRD E2h)The instruction E2h is shifted into SI by the rising edges of the SCK signal, followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’) Then the 8-bit PPB access register contents are shifted out on SO.It is possible to read the same PPB access register continuously by providing multiples of eight clock cycles. The address of the PPB register does not increment so this is not a means to read the entire PPB array. Each location must be read with a separate PPB Read command. The maximum operating clock frequency for the PPB Read command is 133 MHz.7  6  5  4  3  2  1  0  31 30 29SI32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#DATA OUT 1SO                       High Impedance                                         7  6  5  4  3  2  1  0MSb3 2 1 0Figure 119  PPBRD command sequencePPB Program (PPBP E3h)Before the PPB Program (PPBP) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The PPBP command is entered by driving CS# to the logic LOW state, followed by the instruction, followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’).The PPBP command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation.CS# must be driven to the logic HIGH state after the last bit of address has been latched in. If not, the PPBP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PPBP operation is initiated. While the PPBP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PPBP operation, and is a ‘0’ when it is completed. When the PPBP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’.SO3  2  1  030 2931MSb7  6  5  4  3  2  1  0MSbSI32 bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  35  36  37  38  39CS #High ImpedanceFigure 120  PPBP command sequencePPB Erase (PPBE E4h)The PPB Erase (PPBE) command sets all PPB bits to ‘1’. Before the PPB Erase command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The instruction E4h is shifted into SI by the rising edges of the SCK signal.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. This will initiate the beginning of internal erase cycle, which involves the pre-programming and erase of the entire PPB memory array. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction, the PPB erase operation will not be executed.With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to check if the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed. Erase suspend is not allowed during PPB Erase.SO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7CS#Figure 121  PPB Erase command sequencePPB Lock Bit Read (PLBRD A7h)CS# SCK SI SOPhaseThe PPB Lock Bit Read (PLBRD) command allows the PPB Lock Register contents to be read out of SO. It is possible to read the PPB lock register continuously by providing multiples of eight clock cycles. The PPB Lock Register contents may only be read when the device is in standby state with no other operation in progress. It is recommended to check the Write-In Progress (WIP) bit of the Status Register before issuing a new command to the device.765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionRegister ReadRepeat Register ReadFigure 122   PPB Lock Register Read command sequencePPB Lock Bit Write (PLBWR A6h)The PPB Lock Bit Write (PLBWR) command clears the PPB Lock Register to ‘0’. Before the PLBWR command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The PLBWR command is entered by driving CS# to the logic LOW state, followed by the instruction.CS# must be driven to the logic HIGH state after the eighth bit of instruction has been latched in. If not, the PLBWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PLBWR operation is initiated. While the PLBWR operation is in progress, the Status Register may still be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PLBWR operation, and is a ‘0’ when it is completed. When the PLBWR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the PLBWR command is 133 MHz.SO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7CS#Figure 123   PPB Lock Bit Write command sequencePassword Read (PASSRD E7h)The correct password value may be read only after it is programmed and before the Password Mode has been selected by programming the Password Protection Mode bit to ‘0’ in the ASP Register (ASP[2]). After the Password Protection Mode is selected the PASSRD command is ignored.The PASSRD command is shifted into SI. Then the 64-bit Password is shifted out on the serial output SO, least significant byte first, most significant bit of each byte first. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the Password continuously by providing multiples of 64 clock cycles. The maximum operating clock frequency for the PASSRD command is 133 MHz.7  6  5  4SOHigh ImpedanceCS#1 06  5  4  3  27MSbSIInstructionSCK69 70 71 720  1  2  3  4  5  6  7  8  9  10  1158 57 56 7MSb               MSbPassword Least Sig. Byte FirstFigure 124  Password Read command sequencePassword Program (PASSP E8h)Before the Password Program (PASSP) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded, the device sets the Write Enable Latch (WEL) to enable the PASSP operation.The password can only be programmed before the Password Mode is selected by programming the Password Protection Mode bit to ‘0’ in the ASP Register (ASP[2]). After the Password Protection Mode is selected the PASSP command is ignored.The PASSP command is entered by driving CS# to the logic LOW state, followed by the instruction and the password data bytes on SI, least significant byte first, most significant bit of each byte first. The password is sixty-four (64) bits in length.CS# must be driven to the logic HIGH state after the sixty-fourth (64th) bit of data has been latched. If not, the PASSP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PASSP operation is initiated. While the PASSP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PASSP cycle, and is a ‘0’ when it is completed. The PASSP command can report a program error in the P_ERR bit of the status register.When the PASSP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the PASSP command is 133 MHz.CS#7  6  5  4  3  2  1  0MSbSIPasswordInstructionSCK68 69  70  710  1  2  3  4  5  6  7  8  9  106  559  58  57  56SOHigh Impedance7MSbFigure 125  Password Program command sequencePassword Unlock (PASSU E9h)The PASSU command is entered by driving CS# to the logic LOW state, followed by the instruction and the password data bytes on SI, least significant byte first, most significant bit of each byte first. The password is sixty-four (64) bits in length.CS# must be driven to the logic HIGH state after the sixty-fourth (64th) bit of data has been latched. If not, the PASSU command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PASSU operation is initiated. While the PASSU operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PASSU cycle, and is a ‘0’ when it is completed.If the PASSU command supplied password does not match the hidden password in the Password Register, an error is reported by setting the P_ERR bit to ‘1’. The WIP bit of the status register also remains set to ‘1’. It is necessary to use the CLSR command to clear the status register, the RESET command to software reset the device, or drive the RESET# input LOW to initiate a hardware reset, in order to return the P_ERR and WIP bits to ‘0’. This returns the device to standby state, ready for new commands such as a retry of the PASSU command.If the password does match, the PPB Lock bit is set to ‘1’. The maximum clock frequency for the PASSU command is 133 MHz.0  1  2  3  4  5  6  7  8  9  10CS#7MSb7  6  5  4  3  2  1  0SIPasswordInstructionSCK68 69  70 71MSbSOHigh Impedance6  559  58  57  56Figure 126  Password Unlock command sequenceReset commandsSoftware Reset command (RESET F0h)The Software Reset command (RESET) restores the device to its initial power up state, except for the volatile FREEZE bit in the Configuration register CR1[1] and the volatile PPB Lock bit in the PPB Lock Register. The Freeze bit and the PPB Lock bit will remain set at their last value prior to the software reset. To clear the FREEZE bit and set the PPB Lock bit to its protection mode selected power on state, a full power-on-reset sequence or hardware reset must be done. Note that the non-volatile bits in the configuration register, TBPROT, TBPARM, and BPNV, retain their previous state after a Software Reset. The Block Protection bits BP2, BP1, and BP0, in the status register will only be reset if they are configured as volatile via the BPNV bit in the Configuration Register (CR1[3]) and FREEZE is cleared to ‘0’. The software reset cannot be used to circumvent the FREEZE or PPB Lock bit protection mechanisms for the other security configuration bits. The reset command is executed when CS# is brought to HIGH state and requires tRPH time to execute.CS#0   1   2   3   4   5   6   7SCKInstructionSIFigure 127  Software Reset command sequenceMode Bit Reset (MBR FFh)The Mode Bit Reset (MBR) command can be used to return the device from continuous high performance read mode back to normal standby awaiting any new command. Because some device packages lack a hardware RESET# input and a device that is in a continuous high performance read mode may not recognize any normal SPI command, a system hardware reset or software reset command may not be recognized by the device. It is recommended to use the MBR command after a system reset when the RESET# signal is not available or, before sending a software reset, to ensure the device is released from continuous high performance read mode.The MBR command sends Ones on SI or IO0 for 8 SCK cycles. IO1 to IO3 are “don’t care” during these cycles.CSS #0  1  2  3  4  5  6  7SCKInstruction (FFh)SIHigh ImpedanceSOFigure 128  Mode Bit Reset command sequenceData integrityData integrityErase enduranceTable 53   Erase enduranceParameterMinimumUnitProgram/Erase cycles per main flash array sectors100KPE cycleProgram/Erase cycles per PPB array or non-volatile register array[57]100KPE cycleNoteEach write command to a non-volatile register causes a PE cycle on the entire non-volatile register array.Data retentionTable 54   Data retentionParameterTest conditionsMinimum timeUnitData retention time10K Program/Erase Cycles20Years100K Program/Erase Cycles2YearsDevice identificationCommand summaryTable 55    S25FL128S and S25FL256S instruction set (Sorted by instruction)Instruction (Hex)Command nameCommand descriptionMaximum frequency (MHz)01WRRWrite Register (Status-1, Configuration-1)13302PPPage Program (3- or 4-byte address)13303READRead (3- or 4-byte address)5004WRDIWrite Disable13305RDSR1Read Status Register-113306WRENWrite Enable13307RDSR2Read Status Register-21330BFAST_READFast Read (3- or 4-byte address)1330C4FAST_READFast Read (4-byte address)1330DDDRFRDDR Fast Read (3- or 4-byte address)800E4DDRFRDDR Fast Read (4-byte address)80124PPPage Program (4-byte address)133134READRead (4-byte address)5014ABRDAutoBoot Register Read13315ABWRAutoBoot Register Write13316BRRDBank Register Read13317BRWRBank Register Write13318ECCRDECC Read13320P4EParameter 4 KB-sector Erase (3- or 4-byte address)133214P4EParameter 4 KB-sector Erase (4-byte address)1332BASPRDASP Read1332FASPPASP Program13330CLSRClear Status Register - Erase/Program Fail Reset13332QPPQuad Page Program (3- or 4-byte address)80344QPPQuad Page Program (4-byte address)8035RDCRRead Configuration Register-113338QPPQuad Page Program (3- or 4-byte address)803BDORRead Dual Out (3- or 4-byte address)1043C4DORRead Dual Out (4-byte address)10441DLPRDData Learning Pattern Read13342OTPPOTP Program13343PNVDLRProgram NV Data Learning Register1334AWVDLRWrite Volatile Data Learning Register1334BOTPROTP Read13360BEBulk Erase1336BQORRead Quad Out (3- or 4-byte address)104Table 55    S25FL128S and S25FL256S instruction set (Sorted by instruction) (continued)Instruction (Hex)Command nameCommand descriptionMaximum frequency (MHz)6C4QORRead Quad Out (4-byte address)10475ERSPErase Suspend1337AERRSErase Resume13385PGSPProgram Suspend1338APGRSProgram Resume13390READ_ID (REMS)Read Electronic Manufacturer Signature1339FRDIDRead ID (JEDEC Manufacturer ID and JEDEC CFI)133A3MPMReserved for Multi-I/O-High Perf Mode (MPM)133A6PLBWRPPB Lock Bit Write133A7PLBRDPPB Lock Bit Read133ABRESRead Electronic Signature50B9BRACBank Register Access(Legacy Command formerly used for Deep Power Down)133BBDIORDual I/O Read (3- or 4-byte address)104BC4DIORDual I/O Read (4-byte address)104BDDDRDIORDDR Dual I/O Read (3- or 4-byte address)80BE4DDRDIORDDR Dual I/O Read (4-byte address)80C7BEBulk Erase (alternate command)133D8SEErase 64 KB or 256 KB (3- or 4-byte address)133DC4SEErase 64 KB or 256 KB (4-byte address)133E0DYBRDDYB Read133E1DYBWRDYB Write133E2PPBRDPPB Read133E3PPBPPPB Program133E4PPBEPPB Erase133E5Reserved-E5Reserved–E6Reserved-E6Reserved–E7PASSRDPassword Read133E8PASSPPassword Program133E9PASSUPassword Unlock133EBQIORQuad I/O Read (3- or 4-byte address)104EC4QIORQuad I/O Read (4-byte address)104EDDDRQIORDDR Quad I/O Read (3- or 4-byte address)80EE4DDRQIORDDR Quad I/O Read (4-byte address)80F0RESETSoftware Reset133FFMBRMode Bit Reset133Device ID and common flash interface (ID-CFI) address mapField definitionsTable 56   Manufacturer and device IDByte addressDataDescription00h01hManufacturer ID for Infineon01h20h (128 Mb)02h (256 Mb)Device ID Most Significant Byte - Memory Interface Type02h18h (128 Mb)19h (256 Mb)Device ID Least Significant Byte - Density03h4DhID-CFI Length - number bytes following. Adding this value to the current location of 03h gives the address of the last valid location in the ID-CFI address map. A value of 00h indicates the entire 512-byte ID-CFI space must be read because the actual length of the ID-CFI information is longer than can be indicated by this legacy single byte field. The value is OPN dependent.04h00h (Uniform 256-KB sectors) 01h (4-KB parameter sectors with uniform 64-KB sectors)Sector Architecture05h80h (FL-S Family)Family ID06hxxhASCII characters for ModelSee “Ordering information” on page 154 for the model number definitions.07hxxh08hxxhReserved09hxxhReserved0AhxxhReserved0BhxxhReserved0ChxxhReserved0DhxxhReserved0EhxxhReserved0FhxxhReservedTable 57    CFI query identification stringByte addressDataDescription10h 11h 12h51h 52h 59hQuery Unique ASCII string “QRY”13h 14h02h 00hPrimary OEM Command SetFL-P backward compatible command set ID15h 16h40h 00hAddress for Primary Extended Table17h 18h53h 46hAlternate OEM Command SetASCII characters “FS” for SPI (F) interface, S Technology19h 1Ah51h 00hAddress for Alternate OEM Extended TableTable 58    CFI system interface stringByte addressDataDescription1Bh27hVCC Min. (erase/program): 100 millivolts1Ch36hVCC Max. (erase/program): 100 millivolts1Dh00hVPP Min. voltage (00h = no VPP present)1Eh00hVPP Max. voltage (00h = no VPP present)1Fh06hTypical timeout per single byte program 2N µs20h08h (256B page) 09h (512B page)Typical timeout for Min. size Page program 2N µs (00h = not supported)21h08h (4 KB or 64 KB)09h (256 KB)Typical timeout per individual sector erase 2N ms22h0Fh (128 Mb)10h (256 Mb)Typical timeout for full chip erase 2N ms (00h = not supported)23h02hMax. timeout for byte program 2N times typical24h02hMax. timeout for page program 2N times typical25h03hMax. timeout per individual sector erase 2N times typical26h03hMax. timeout for full chip erase 2N times typical (00h = not supported)Table 59    Device geometry definition for 128-Mb and 256-Mb bottom boot initial delivery state[58]Byte addressDataDescription27h18h (128 Mb)19h (256 Mb)Device size = 2N bytes28h02hFlash device interface description: 0000h = x8 only0001h = x16 only0002h = x8/x16 capable 0003h = x32 only0004h = Single I/O SPI, 3-byte address 0005h = Multi I/O SPI, 3-byte address 0102h = Multi I/O SPI, 3- or 4-byte address29h01h2Ah08hMax. number of bytes in multi-byte write = 2N (0000 = Not supported0008h = 256B page 0009h = 512B page)2Bh00h2Ch02hNumber of Erase Block Regions within device 1 = Uniform device, 2 = Boot deviceNoteFL-S 128 Mb and 256-Mb devices have either a hybrid sector architecture with thirty two 4-KB sectors and all remaining sectors of 64-KB or with uniform 256-KB sectors. Devices with the hybrid sector architecture are initially shipped from Infineon with the 4 KB sectors located at the bottom of the array address map. However, the device configuration TBPARM bit CR1[2] may be programed to invert the sector map to place the 4-KB sectors at the top of the array address map. The CFI geometry information of the above table is relevant only to the initial delivery state of a hybrid sector device. The flash device driver software must examine the TBPARM bit to determine if the sector map was inverted at a later time.Table 59    Device geometry definition for 128-Mb and 256-Mb bottom boot initial delivery state[58] (con- tinued)Byte addressDataDescription2Dh1FhErase Block Region 1 Information (refer to JEDEC JEP137): 32 sectors = 32-1 = 001Fh4-KB sectors = 256 bytes x 0010h2Eh00h2Fh10h30h00h31hFDhErase Block Region 2 Information: 254 sectors = 254-1 = 00FDh (128 Mb)510 sectors = 510-1 = 01FDh (256 Mb) 64-KB sectors = 0100h x 256 bytes32h00h (128 Mb)01h (256 Mb)33h00h34h01h35h thru 3FhFFhRFUNoteFL-S 128 Mb and 256-Mb devices have either a hybrid sector architecture with thirty two 4-KB sectors and all remaining sectors of 64-KB or with uniform 256-KB sectors. Devices with the hybrid sector architecture are initially shipped from Infineon with the 4 KB sectors located at the bottom of the array address map. However, the device configuration TBPARM bit CR1[2] may be programed to invert the sector map to place the 4-KB sectors at the top of the array address map. The CFI geometry information of the above table is relevant only to the initial delivery state of a hybrid sector device. The flash device driver software must examine the TBPARM bit to determine if the sector map was inverted at a later time.Table 60    Device geometry definition for 128-Mb and 256-Mb uniform sector devicesByte addressDataDescription27h18h (128 Mb)19h (256 Mb)Device size = 2N bytes28h02hFlash device interface description: 0000h = x8 only0001h = x16 only0002h = x8/x16 capable 0003h = x32 only0004h = Single I/O SPI, 3-byte address 0005h = Multi I/O SPI, 3-byte address 0102h = Multi I/O SPI, 3- or 4-byte address29h01h2Ah09hMax. number of bytes in multi-byte write = 2N (0000 = not supported0008h = 256B page 0009h = 512B page)2Bh00h2Ch01hNumber of Erase Block Regions within device 1 = Uniform device, 2 = Boot device2Dh3Fh (128 Mb)7Fh (256 Mb)Erase Block Region 1 Information (refer to JEDEC JEP137): 64 sectors = 64-1 = 003Fh (128 Mb)128 sectors = 128-1 = 007Fh (256 Mb) 256-KB sectors = 256 bytes x 0400h2Eh00h2Fh00h30h04h31h thru 3FhFFhRFUTable 61    CFI primary vendor-specific extended queryByte addressDataDescription40h50hQuery-unique ASCII string “PRI”41h52h42h49h43h31hMajor version number = 1, ASCII44h33hMinor version number = 3, ASCII45h21hAddress Sensitive Unlock (Bits 1-0) 00b = Required01b = Not Required Process technology (Bits 5-2)0000b = 0.23 µm Floating Gate0001b = 0.17 µm Floating Gate 0010b = 0.23 µm MIRRORBIT™0011b = 0.11 µm Floating Gate0100b = 0.11 µm MIRRORBIT™0101b = 0.09 µm MIRRORBIT™1000b = 0.065 µm MIRRORBIT™46h02hErase Suspend0 = Not Supported1 = Read Only2 = Read and Program47h01hSector Protect00 = Not SupportedX = Number of sectors in group48h00hTemporary Sector Unprotect 00 = Not Supported01 = Supported49h08hSector Protect/Unprotect Scheme 04 = High Voltage Method05 = Software Command Locking Method 08 = Advanced Sector Protection Method 09 = Secure4Ah00hSimultaneous Operation 00 = Not SupportedX = Number of Sectors4Bh01hBurst Mode (Synchronous sequential read) support 00 = Not Supported01 = Supported4ChxxhPage Mode Type, model dependent 00 = Not Supported01 = 4 Word Read Page02 = 8 Read Word Page03 = 256-Byte Program Page 04 = 512-Byte Program Page4Dh00hACC (Acceleration) Supply Minimum 00 = Not Supported, 100 mVTable 61    CFI primary vendor-specific extended query (continued)Byte addressDataDescription4Eh00hACC (Acceleration) Supply Maximum 00 = Not Supported, 100 mV4Fh07hWP# Protection 01 = Whole Chip04 = Uniform Device with Bottom WP Protect 05 = Uniform Device with Top WP Protect07 = Uniform Device with Top or Bottom Write Protect (user select)50h01hProgram Suspend00 = Not Supported01 = SupportedThe Alternate Vendor-Specific Extended Query provides information related to the expanded command set provided by the FL-S family. The alternate query parameters use a format in which each parameter begins with an identifier byte and a parameter length byte. Driver software can check each parameter ID and can use the length value to skip to the next parameter if the parameter is not needed or not recognized by the software.Table 62    CFI alternate vendor-specific extended query headerByte addressDataDescription51h41hQuery-unique ASCII string “ALT”52h4Ch53h54h54h32hMajor version number = 2, ASCII55h30hMinor version number = 0, ASCIITable 63    CFI alternate vendor-specific extended query parameter 0Parameter relative byte address offsetDataDescription00h00hParameter ID (Ordering Part Number)01h10hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h53hASCII “S” for manufacturer (Infineon)03h32hASCII “25” for Product Characters (Single Die SPI)04h35h05h46hASCII “FL” for Interface Characters (SPI 3 Volt)06h4Ch07h31h (128 Mb)32h (256 Mb)ASCII characters for density08h32h (128 Mb)35h (256 Mb)09h38h (128 Mb)36h (256 Mb)0Ah53hASCII “S” for technology (65-nm MIRRORBIT™)0BhxxhReserved for Future Use (RFU)0Ch0Dh0Eh0Fh10h11hTable 64    CFI alternate vendor-specific extended query parameter 80h address optionsParameter relative byte address offsetDataDescription00h80hParameter ID (address options)01h01hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02hF0hBits 7:4 - Reserved = 1111bBit 3 - AutoBoot support - Ye s= 0b, No = 1bBit 2 - 4-byte address instructions supported - Yes = 0b, No = 1bBit 1 - Bank address + 3-byte address instructions supported - Yes = 0b, No = 1bBit 0 - 3-byte address instructions supported - Yes = 0b, No = 1bTable 65    CFI alternate vendor-specific extended query parameter 84h suspend commandsParameter relative byte address offsetDataDescription00h84hParameter ID (Suspend Commands01h08hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h85hProgram suspend instruction code03h2DhProgram suspend latency maximum (µs)04h8AhProgram resume instruction code05h64hProgram resume to next suspend typical (µs)06h75hErase suspend instruction code07h2DhErase suspend latency maximum (µs)08h7AhErase resume instruction code09h64hErase resume to next suspend typical (µs)Table 66    CFI alternate vendor-specific extended query parameter 88h data protectionParameter relative byte address offsetDataDescription00h88hParameter ID (Data Protection)01h04hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h0AhOTP size 2N bytes, FFh = not supported03h01hOTP address map format, 01h = FL-S format, FFh = not supported04hxxhBlock Protect Type, model dependent 00h = FL-P, FL-S, FFh = not supported05hxxhAdvanced Sector Protection type, model dependent 01h = FL-S ASPTable 67    CFI alternate vendor-specific extended query parameter 8Ch reset timingParameter relative byte address offsetDataDescription00h8ChParameter ID (Reset Timing)01h06hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h96hPOR maximum value03h01hPOR maximum exponent 2N µs04hFFh (without separate RESET#) 23h (with separate RESET #)Hardware Reset maximum value05h00hHardware Reset maximum exponent 2N µs06h23hSoftware Reset maximum value, FFh = not supported07h00hSoftware Reset maximum exponent 2N µsTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR)Parameter relative byte address offsetDataDescription00h90hParameter ID (Latency Code Table)01h56hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h06hNumber of rows03h0EhRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h03hRead 3-byte address instruction07h13hRead 4-byte address instruction08h0BhRead Fast 3-byte address instruction09h0ChRead Fast 4-byte address instruction0Ah3BhRead Dual Out 3-byte address instruction0Bh3ChRead Dual Out 4-byte address instruction0Ch6BhRead Quad Out 3-byte address instruction0Dh6ChRead Quad Out 4-byte address instruction0EhBBhDual I/O Read 3-byte address instruction0FhBChDual I/O Read 4-byte address instruction10hEBhQuad I/O Read 3-byte address instruction11hEChQuad I/O Read 4-byte address instruction12h32hStart of row 2, SCK frequency limit for this row (50 MHz)13h03hLatency Code for this row (11b)14h00hRead mode cycles15h00hRead latency cycles16h00hRead Fast mode cycles17h00hRead Fast latency cycles18h00hRead Dual Out mode cycles19h00hRead Dual Out latency cycles1Ah00hRead Quad Out mode cycles1Bh00hRead Quad Out latency cycles1Ch00hDual I/O Read mode cycles1Dh04hDual I/O Read latency cycles1Eh02hQuad I/O Read mode cycles1Fh01hQuad I/O Read latency cycles20h50hStart of row 3, SCK frequency limit for this row (80 MHz)21h00hLatency Code for this row (00b)22hFFhRead mode cycles (FFh = command not supported at this frequency)23hFFhRead latency cyclesTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR) (continued)Parameter relative byte address offsetDataDescription24h00hRead Fast mode cycles25h08hRead Fast latency cycles26h00hRead Dual Out mode cycles27h08hRead Dual Out latency cycles28h00hRead Quad Out mode cycles29h08hRead Quad Out latency cycles2Ah00hDual I/O Read mode cycles2Bh04hDual I/O Read latency cycles2Ch02hQuad I/O Read mode cycles2Dh04hQuad I/O Read latency cycles2Eh5AhStart of row 4, SCK frequency limit for this row (90 MHz)2Fh01hLatency Code for this row (01b)30hFFhRead mode cycles (FFh = command not supported at this frequency)31hFFhRead latency cycles32h00hRead Fast mode cycles33h08hRead Fast latency cycles34h00hRead Dual Out mode cycles35h08hRead Dual Out latency cycles36h00hRead Quad Out mode cycles37h08hRead Quad Out latency cycles38h00hDual I/O Read mode cycles39h05hDual I/O Read latency cycles3Ah02hQuad I/O Read mode cycles3Bh04hQuad I/O Read latency cycles3Ch68hStart of row 5, SCK frequency limit for this row (104 MHz)3Dh02hLatency Code for this row (10b)3EhFFhRead mode cycles (FFh = command not supported at this frequency)3FhFFhRead latency cycles40h00hRead Fast mode cycles41h08hRead Fast latency cycles42h00hRead Dual Out mode cycles43h08hRead Dual Out latency cycles44h00hRead Quad Out mode cycles45h08hRead Quad Out latency cycles46h00hDual I/O Read mode cycles47h06hDual I/O Read latency cycles48h02hQuad I/O Read mode cyclesTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR) (continued)Parameter relative byte address offsetDataDescription49h05hQuad I/O Read latency cycles4Ah85hStart of row 6, SCK frequency limit for this row (133 MHz)4Bh02hLatency Code for this row (10b)4ChFFhRead mode cycles (FFh = command not supported at this frequency)4DhFFhRead latency cycles4Eh00hRead Fast mode cycles4Fh08hRead Fast latency cycles50hFFhRead Dual Out mode cycles51hFFhRead Dual Out latency cycles52hFFhRead Quad Out mode cycles53hFFhRead Quad Out latency cycles54hFFhDual I/O Read mode cycles55hFFhDual I/O Read latency cycles56hFFhQuad I/O Read mode cycles57hFFhQuad I/O Read latency cyclesTable 69    CFI alternate vendor-specific extended query parameter 9Ah - HPLC DDRParameter relative byte address offsetDataDescription00h9AhParameter ID (Latency Code Table)01h2AhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h05hNumber of rows03h08hRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h0DhRead Fast DDR 3-byte address instruction07h0EhRead Fast DDR 4-byte address instruction08hBDhDDR Dual I/O Read 3-byte address instruction09hBEhDDR Dual I/O Read 4-byte address instruction0AhEDhRead DDR Quad I/O 3-byte address instruction0BhEEhRead DDR Quad I/O 4-byte address instruction0Ch32hStart of row 2, SCK frequency limit for this row (50 MHz)0Dh03hLatency Code for this row (11b)0Eh00hRead Fast DDR mode cycles0Fh04hRead Fast DDR latency cycles10h00hDDR Dual I/O Read mode cycles11h04hDDR Dual I/O Read latency cyclesTable 69    CFI alternate vendor-specific extended query parameter 9Ah - HPLC DDR (continued)Parameter relative byte address offsetDataDescription12h01hRead DDR Quad I/O mode cycles13h03hRead DDR Quad I/O latency cycles14h42hStart of row 3, SCK frequency limit for this row (66 MHz)15h00hLatency Code for this row (00b)16h00hRead Fast DDR mode cycles17h05hRead Fast DDR latency cycles18h00hDDR Dual I/O Read mode cycles19h06hDDR Dual I/O Read latency cycles1Ah01hRead DDR Quad I/O mode cycles1Bh06hRead DDR Quad I/O latency cycles1Ch42hStart of row 4, SCK frequency limit for this row (66 MHz)1Dh01hLatency Code for this row (01b)1Eh00hRead Fast DDR mode cycles1Fh06hRead Fast DDR latency cycles20h00hDDR Dual I/O Read mode cycles21h07hDDR Dual I/O Read latency cycles22h01hRead DDR Quad I/O mode cycles23h07hRead DDR Quad I/O latency cycles24h42hStart of row 5, SCK frequency limit for this row (66 MHz)25h02hLatency Code for this row (10b)26h00hRead Fast DDR mode cycles27h07hRead Fast DDR latency cycles28h00hDDR Dual I/O Read mode cycles29h08hDDR Dual I/O Read latency cycles2Ah01hRead DDR Quad I/O mode cycles2Bh08hRead DDR Quad I/O latency cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR)Parameter relative byte address offsetDataDescription00h90hParameter ID (Latency Code Table)01h56hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h06hNumber of rows03h0EhRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h03hRead 3-byte address instruction07h13hRead 4-byte address instructionTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription08h0BhRead Fast 3-byte address instruction09h0ChRead Fast 4-byte address instruction0Ah3BhRead Dual Out 3-byte address instruction0Bh3ChRead Dual Out 4-byte address instruction0Ch6BhRead Quad Out 3-byte address instruction0Dh6ChRead Quad Out 4-byte address instruction0EhBBhDual I/O Read 3-byte address instruction0FhBChDual I/O Read 4-byte address instruction10hEBhQuad I/O Read 3-byte address instruction11hEChQuad I/O Read 4-byte address instruction12h32hStart of row 2, SCK frequency limit for this row (50 MHz)13h03hLatency Code for this row (11b)14h00hRead mode cycles15h00hRead latency cycles16h00hRead Fast mode cycles17h00hRead Fast latency cycles18h00hRead Dual Out mode cycles19h00hRead Dual Out latency cycles1Ah00hRead Quad Out mode cycles1Bh00hRead Quad Out latency cycles1Ch04hDual I/O Read mode cycles1Dh00hDual I/O Read latency cycles1Eh02hQuad I/O Read mode cycles1Fh01hQuad I/O Read latency cycles20h50hStart of row 3, SCK frequency limit for this row (80 MHz)21h00hLatency Code for this row (00b)22hFFhRead mode cycles (FFh = command not supported at this frequency)23hFFhRead latency cycles24h00hRead Fast mode cycles25h08hRead Fast latency cycles26h00hRead Dual Out mode cycles27h08hRead Dual Out latency cycles28h00hRead Quad Out mode cycles29h08hRead Quad Out latency cycles2Ah04hDual I/O Read mode cycles2Bh00hDual I/O Read latency cycles2Ch02hQuad I/O Read mode cycles2Dh04hQuad I/O Read latency cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription2Eh5AhStart of row 4, SCK frequency limit for this row (90 MHz)2Fh01hLatency Code for this row (01b)30hFFhRead mode cycles (FFh = command not supported at this frequency)31hFFhRead latency cycles32h00hRead Fast mode cycles33h08hRead Fast latency cycles34h00hRead Dual Out mode cycles35h08hRead Dual Out latency cycles36h00hRead Quad Out mode cycles37h08hRead Quad Out latency cycles38h04hDual I/O Read mode cycles39h01hDual I/O Read latency cycles3Ah02hQuad I/O Read mode cycles3Bh04hQuad I/O Read latency cycles3Ch68hStart of row 5, SCK frequency limit for this row (104 MHz)3Dh02hLatency Code for this row (10b)3EhFFhRead mode cycles (FFh = command not supported at this frequency)3FhFFhRead latency cycles40h00hRead Fast mode cycles41h08hRead Fast latency cycles42h00hRead Dual Out mode cycles43h08hRead Dual Out latency cycles44h00hRead Quad Out mode cycles45h08hRead Quad Out latency cycles46h04hDual I/O Read mode cycles47h02hDual I/O Read latency cycles48h02hQuad I/O Read mode cycles49h05hQuad I/O Read latency cycles4Ah85hStart of row 6, SCK frequency limit for this row (133 MHz)4Bh02hLatency Code for this row (10b)4ChFFhRead mode cycles (FFh = command not supported at this frequency)4DhFFhRead latency cycles4Eh00hRead Fast mode cycles4Fh08hRead Fast latency cycles50hFFhRead Dual Out mode cycles51hFFhRead Dual Out latency cycles52hFFhRead Quad Out mode cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription53hFFhRead Quad Out latency cycles54hFFhDual I/O Read mode cycles55hFFhDual I/O Read latency cycles56hFFhQuad I/O Read mode cycles57hFFhQuad I/O Read latency cyclesTable 71    CFI alternate vendor-specific extended query parameter 9Ah - EHPLC DDRParameter relative byte address offsetDataDescription00h9AhParameter ID (Latency Code Table)01h2AhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h05hNumber of rows03h08hRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h0DhRead Fast DDR 3-byte address instruction07h0EhRead Fast DDR 4-byte address instruction08hBDhDDR Dual I/O Read 3-byte address instruction09hBEhDDR Dual I/O Read 4-byte address instruction0AhEDhRead DDR Quad I/O 3-byte address instruction0BhEEhRead DDR Quad I/O 4-byte address instruction0Ch32hStart of row 2, SCK frequency limit for this row (50 MHz)0Dh03hLatency Code for this row (11b)0Eh04hRead Fast DDR mode cycles0Fh01hRead Fast DDR latency cycles10h02hDDR Dual I/O Read mode cycles11h02hDDR Dual I/O Read latency cycles12h01hRead DDR Quad I/O mode cycles13h03hRead DDR Quad I/O latency cycles14h42hStart of row 3, SCK frequency limit for this row (66 MHz)15h00hLatency Code for this row (00b)16h04hRead Fast DDR mode cycles17h02hRead Fast DDR latency cycles18h02hDDR Dual I/O Read mode cycles19h04hDDR Dual I/O Read latency cycles1Ah01hRead DDR Quad I/O mode cycles1Bh06hRead DDR Quad I/O latency cycles1Ch42hStart of row 4, SCK frequency limit for this row (66 MHz)Table 71    CFI alternate vendor-specific extended query parameter 9Ah - EHPLC DDR (continued)Parameter relative byte address offsetDataDescription1Dh01hLatency Code for this row (01b)1Eh04hRead Fast DDR mode cycles1Fh04hRead Fast DDR latency cycles20h02hDDR Dual I/O Read mode cycles21h05hDDR Dual I/O Read latency cycles22h01hRead DDR Quad I/O mode cycles23h07hRead DDR Quad I/O latency cycles24h42hStart of row 5, SCK frequency limit for this row (66 MHz)25h02hLatency Code for this row (10b)26h04hRead Fast DDR mode cycles27h05hRead Fast DDR latency cycles28h02hDDR Dual I/O Read mode cycles29h06hDDR Dual I/O Read latency cycles2Ah01hRead DDR Quad I/O mode cycles2Bh08hRead DDR Quad I/O latency cyclesTable 72    CFI alternate vendor-specific extended query parameter F0h RFUParameter relative byte address offsetDataDescription00hF0hParameter ID (RFU)01h0FhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02hFFhRFU...FFhRFU10hFFhRFUThis parameter type (Parameter ID F0h) may appear multiple times and have a different length each time. The parameter is used to reserve space in the ID-CFI map or to force space (pad) to align a following parameter to a required boundary.Device ID and common flash interface (ID-CFI) ASO map — Automotive onlyThe CFI Primary Vendor-Specific Extended Query is extended to include Electronic Marking information for device traceability.AddressData field# of bytesData formatExample of actual dataHex read out of example data(SA) + 0180hSize of Electronic Marking1Hex2014h(SA) + 0181hRevision of Electronic Marking1Hex101h(SA) + 0182hFab Lot #8ASCIILD872704Ch, 44h, 38h, 37h, 32h, 37h, 30h, FFh(SA) + 018AhWafer #1Hex2317h(SA) + 018BhDie X Coordinate1Hex100Ah(SA) + 018ChDie Y Coordinate1Hex150Fh(SA) + 018DhClass Lot #7ASCIIBR3315042h, 52h, 33h, 33h, 31h, 35h, 30h(SA) + 0194hReserved for Future12N/AN/AFFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFhFab Lot # + Wafer # + Die X Coordinate + Die Y Coordinate gives a unique ID for each device.RegistersThe register maps are copied in this section as a quick reference. See Registers for the full description of the register contents.Table 73    Status Register 1 (SR1)BitsField nameFunctionTypeDefault stateDescription7SRWDStatus Register Write DisableNon-volatile01 = Locks state of SRWD, BP, and configu- ration register bits when WP# is LOW by ignoring WRR command0 = No protection, even when WP# is LOW6P_ERRProgramming Error OccurredVolatile, Read only01 = Error occurred 0 = No error5E_ERRErase Error OccurredVolatile, Read only01= Error occurred 0 = No error4BP2Block ProtectionVolatile if CR1[3] = 1,Non-Volatile if CR1[3] = 01 if CR1[3] = 1,0 when shipped from InfineonProtects selected range of sectors (Block) from Program or Erase3BP12BP01WELWrite Enable LatchVolatile01 = Device accepts Write Registers (WRR), program or erase commands0 = Device ignores Write Registers (WRR), program or erase commandsThis bit is not affected by WRR, only WREN and WRDI commands affect this bit.0WIPWrite in ProgressVolatile, Read only01= Device Busy, a Write Registers (WRR), program, erase or other operation is in progress0 = Ready Device is in standby mode and can accept commandsTable 74    Configuration Register (CR1)BitsField nameFunctionTypeDefault stateDescription7LC1Latency CodeNon-Volatile0Selects number of initial read latency cycles See Latency Code tables (Table 26 through Table 29)6LC005TBPROTConfigures Start of Block ProtectionOTP01 = BP starts at bottom (Low address) 0 = BP starts at top (High address)4RFURFUOTP0Reserved for Future Use3BPNVConfigures BP2-0 inStatus RegisterOTP01 = Volatile0 = Non-volatile2TBPARMConfigures Parameter Sectors locationOTP01 = 4-KB physical sectors at top, (high address)0 = 4-KB physical sectors at bottom (Low address) RFU in uniform sector devices.1QUADPuts the device into Quad I/O operationNon-Volatile01 = Quad0 = Dual or Serial0FREEZELock current state of BP2-0 bits in Status Register, TBPROT and TBPARM inConfiguration Register, and OTP regionsVolatile01 = Block Protection and OTP locked0 = Block Protection and OTP un-lockedTable 75    Status Register 2 (SR2)BitsField nameFunctionTypeDefault stateDescription7RFUReserved0Reserved for Future Use6RFUReserved0Reserved for Future Use5RFUReserved0Reserved for Future Use4RFUReserved0Reserved for Future Use3RFUReserved0Reserved for Future Use2RFUReserved0Reserved for Future Use1ESErase SuspendVolatile, Read only01 = In erase suspend mode.0 = Not in erase suspend mode.0PSProgram SuspendVolatile, Read only01 = In program suspend mode.0 = Not in program suspend mode.Table 76    Bank Address Register (BAR)BitsField nameFunctionTypeDefault stateDescription7EXTADDExtended Address EnableVolatile0b1 = 4-byte (32 bits) addressing required from command.0 = 3-byte (24 bits) addressing from command + Bank Address6 to 2RFUReservedVolatile00000bReserved for Future Use1BA25Bank AddressVolatile0RFU for lower density devices0BA24Bank AddressVolatile0A24 for 256-Mb device, RFU for lower density deviceTable 77    ASP Register (ASPR)BitsField nameFunctionTypeDefault stateDescription15 to9RFUReservedOTP1Reserved for Future Use8RFUReservedOTP[59]Reserved for Future Use7RFUReservedOTPReserved for Future Use6RFUReservedOTP1Reserved for Future Use5RFUReservedOTP[59]Reserved for Future Use4RFUReservedOTPReserved for Future Use3RFUReservedOTPReserved for Future Use2PWDMLBPassword Protection Mode Lock BitOTP10 = Password Protection Mode Permanently Enabled.1 = Password Protection Mode not Permanently Enabled.1PSTMLBPersistent Protection Mode Lock BitOTP10 = Persistent Protection Mode Permanently Enabled.1 = Persistent Protection Mode not Permanently Enabled.0RFUReservedOTP1Reserved for Future UseNoteDefault value depends on ordering part number, see Initial delivery state.Table 78   Password Register (PASS)BitsField nameFunctionTypeDefault stateDescription63 to0PWDHidden PasswordOTPFFFFFFFF- FFFFFFFFhNon-volatile OTP storage of 64-bit password. The password is no longer readable after the password protection mode is selected by programming ASP register bit ‘2’ to ‘0’.Table 79   PPB Lock Register (PPBL)BitsField nameFunctionTypeDefault stateDescription7 to 1RFUReservedVolatile00hReserved for Future Use0PPBLOCKProtect PPB ArrayVolatilePersistent Protection Mode = 1 Password Protection Mode = 00 = PPB array protected until next power cycle or hardware reset1 = PPB array may be programmed or erasedTable 80    PPB Access Register (PPBAR)BitsField nameFunctionTypeDefault stateDescription7 to 0PPBRead or Program per sector PPBNon-volatileFFh00h = PPB for the sector addressed by the PPBRD or PPBP command is programmed to ‘0’, protecting that sector from program or erase operations.FFh = PPB for the sector addressed by the PPBRD or PPBP command is erased to ‘1’, not protecting that sector from program or erase operations.Table 81   DYB Access Register (DYBAR)BitsField nameFunctionTypeDefault stateDescription7 to 0DYBRead or Write per sector DYBVolatileFFh00h = DYB for the sector addressed by the DYBRD or DYBP command is cleared to ‘0’, protecting that sector from program or erase operations.FFh = DYB for the sector addressed by the DYBRD or DYBP command is set to ‘1’, not protecting that sector from program or erase operations.Table 82    Non-Volatile Data Learning Register (NVDLR)BitsField nameFunctionTypeDefault stateDescription7 to 0NVDLPNon-Volatile Data Learning PatternOTP00hOTP value that may be transferred to the host during DDR read command latency (dummy) cycles to provide a training pattern to help the host more accurately center the data capture point in the received data bits.Table 83    Volatile Data Learning Register (NVDLR)BitsField nameFunctionTypeDefault stateDescription7 to0VDLPVolatile Data Learning PatternVolatileTakes the value of NVDLRduring POR or ResetVolatile copy of the NVDLP used to enable and deliver the Data Learning Pattern (DLP) to the outputs. The VDLP may be changed by the host during system operation.Initial delivery stateInitial delivery stateThe device is shipped from Infineon with non-volatile bits set as follows:The entire memory array is erased: i.e., all bits are set to 1 (each byte contains FFh).The OTP address space has the first 16 bytes programmed to a random number. All other bytes are erased to FFh.The ID-CFI address space contains the values as defined in the description of the ID-CFI address space.The Status Register 1 contains 00h (all SR1 bits are cleared to 0’s).The Configuration Register 1 contains 00h.The Autoboot register contains 00h.The Password Register contains FFFFFFFF-FFFFFFFFh.All PPB bits are ‘1’.The ASP Register contents depend on the ordering options selected:Table 84   ASP Register contentOrdering part number modelASPR default value00, 20, 30, R0, A0, B0, C0, D0, 01, 21, 31, R1, A1, B1, C1,D1, 90, Q0, 70, 60, 80, 91, Q1, 71, 61, 81, G0, G1, 40, 41,FE7FhH0, H1, E0, E1, F0, F1Physical interfacePhysical interfaceTable 85   Model specific connections[60]VIO / RFUVersatile I/O or RFU — Some device models bond this connector to the device I/O power supply, other models bond the device I/O supply to Vcc within the package leaving this package connector unconnected.RESET# / RFURESET# or RFU — Some device models bond this connector to the device RESET# signal, other models bond the RESET# signal to Vcc within the package leaving this package connector unconnected.NoteSee Table 2 for signal descriptions.Package diagrams0.20CA-B  0.10 C DC2X0.33DA-BC 0.25 M0.10 C0.10 CSYMBOLDIMENSIONSMIN.NOM.MAX.A2.35-2.65A10.10-0.30A22.05-2.55b0.31-0.51b10.27-0.48c0.20-0.33c10.20-0.30D10.30 BSCE10.30 BSCE17.50 BSCe1.27 BSCL0.40-1.27L11.40 REFL20.25 BSCN16h0.25-0.7500°-8°0 15°-15°0 20°--NOTES:ALL DIMENSIONS ARE IN MILLIMETERS.DIMENSIONING AND TOLERANCING PER ASME Y14.5M - 1994.DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER END. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE.D AND E1 DIMENSIONS ARE DETERMINED AT DATUM H.THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUSIVE OF ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.DATUMS A AND B TO BE DETERMINED AT DATUM H.\"N\" IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS FOR THE SPECIFIED PACKAGE LENGTH.THE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO0.25 mm FROM THE LEAD TIP.DIMENSION \"b\" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10 mm TOTAL IN EXCESS OF THE \"b\" DIMENSION ATMAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE LEAD FOOT.THIS CHAMFER FEATURE IS OPTIONAL. IF IT IS NOT PRESENT, THEN A PIN 1 IDENTIFIER MUST BE LOCATED WITHIN THE INDEX AREA INDICATED.LEAD COPLANARITY SHALL BE WITHIN 0.10 mm AS MEASURED FROM THE SEATING PLANE.002-15547 *AFigure 129   S03016 — 16-lead wide plastic small outline package (300-mil body width)  SYMBOLDIMENSIONSMIN.NOM.MAX.e1.27 BSC.N8ND4L0.450.500.55b0.350.400.45D24.704.804.90E24.554.654.75D6.00 BSCE8.00 BSCA0.700.750.80A10.000.020.05A30.20 REFK0.20 MIN.NOTES:DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5M-1994.ALL DIMENSIONS ARE IN MILLIMETERS.N IS THE TOTAL NUMBER OF TERMINALS.DIMENSION \"b\" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION \"b\" SHOULD NOT BE MEASURED IN THAT RADIUS AREA.ND REFERS TO THE NUMBER OF TERMINALS ON D SIDE.MAX. PACKAGE WARPAGE IS 0.05mm.MAXIMUM ALLOWABLE BURR IS 0.076mm IN ALL DIRECTIONS.PIN #1 ID ON TOP WILL BE LOCATED WITHIN THE INDICATED ZONE.10BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.A MAXIMUM 0.15mm PULL BACK (L1) MAY BE PRESENT.002-18827 **Figure 130  WNG008 — WSON 8-contact (6  8 mm) no-lead package SYMBOLDIMENSIONSMIN.NOM.MAX.A--1.20A10.20--D8.00 BSCE6.00 BSCD14.00 BSCE14.00 BSCMD5ME5N24 b0.350.400.45eE1.00 BSCeD1.00 BSCSD0.00 BSCSE0.00 BSCNOTES:1.2.3.4.765.DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994. ALL DIMENSIONS ARE IN MILLIMETERS.BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020. e REPRESENTS THE SOLDER BALL GRID PITCH.SYMBOL \"MD\" IS THE BALL MATRIX SIZE IN THE \"D\" DIRECTION. SYMBOL \"ME\" IS THE BALL MATRIX SIZE IN THE \"E\" DIRECTION.N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.DIMENSION \"b\" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.\"SD\" AND \"SE\" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, \"SD\" OR \"SE\" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, \"SD\" = eD/2 AND \"SE\" = eE/2.\"+\" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.9.A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.002-15534 **Figure 131   FAB024 — 24-ball BGA (8  6 mm) package SYMBOLDIMENSIONSMIN.NOM.MAX.A--1.20A10.25--D8.00 BSCE6.00 BSCD15.00 BSCE13.00 BSCMD6ME4N24 b0.350.400.45eE1.00 BSCeD1.00 BSCSD0.50 BSCSE0.50 BSCNOTES:1.2.3.e4.5.678.9.DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994. ALL DIMENSIONS ARE IN MILLIMETERS.BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.REPRESENTS THE SOLDER BALL GRID PITCH.SYMBOL \"MD\" IS THE BALL MATRIX SIZE IN THE \"D\" DIRECTION. SYMBOL \"ME\" IS THE BALL MATRIX SIZE IN THE \"E\" DIRECTION.N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.DIMENSION \"b\" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.\"SD\" AND \"SE\" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, \"SD\" OR \"SE\" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, \"SD\" = eD/2 AND \"SE\" = eE/2.\"+\" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.002-15535 *AFigure 132   FAC024 — 24-ball BGA (6  8 mm) packageOrdering informationOrdering part numberThe ordering part number is formed by a valid combination of the following:S25FL  064  S  AG  M  F  I   0  0 1Packing type0 = Tray1 = Tube3 = 13\" Tape and reelModel number (Sector type)0 = Uniform 64-KB sectors with Hybrid 4-KB sectors1 = Uniform 256-KB sectorsModel number (Latency type, package details, RESET# and V_IO support)0 = EHPLC, SO/WSON footprint2 = EHPLC, 5 × 5 ball BGA footprint3 = EHPLC, 4 × 6 ball BGA footprintG = EHPLC, SO footprint with RESET#R = EHPLC, SO footprint with RESET# and VIOA = EHPLC, 5 × 5 ball BGA footprint with RESET# and VIOB = EHPLC, 4 × 6 ball BGA footprint with RESET# and VIOC = EHPLC, 5 × 5 ball BGA footprint with RESET#D = EHPLC, 4 × 6 ball BGA footprint with RESET# 9 = HPLC, SO/WSON footprint4 = HPLC, 5 × 5 ball BGA footprint 8 = HPLC, 4 × 6 ball BGA footprintH = HPLC, SO footprint with RESET#Q = HPLC, SO footprint with RESET# and VIO7 = HPLC, 5 × 5 ball BGA footprint with RESET# and VIO 6 = HPLC, 4 × 6 ball BGA footprint with RESET# and VIOE = HPLC, 5 × 5 ball BGA footprint with RESET#F = HPLC, 4 × 6 ball BGA footprint with RESET#Temperature range/gradeI = Industrial (-40°C to +85°C)V = Industrial Plus (-40°C to + 105°C)A = Automotive, AEC-Q100 grade 3 (-40°C to +85°C)B = Automotive, AEC-Q100 grade 2 (-40°C to +105°C) M = Automotive, AEC-Q100 grade 1 (-40°C to +125°C)Package materialH = Halogen-free, Lead (Pb)-free F = Halogen-free, Lead (Pb)-freePackage typeM = 16-pin SO packageN = 8-contact WSON 6 x 8 mm packageB = 24-ball BGA 6 x 8 mm package, 1.00 mm pitchSpeedAG = 133 MHzDP = 66 MHz DDR DS = 80 MHz DDRTechnologyS = 65-nm MIRRORBIT™ process technologyDensity128 = 128 Mb256 = 256 MbDevice familyS25FL 3 V, Serial Peripheral Interface (SPI) flash memoryNotesEHPLC = Enhanced High Performance Latency Code table.HPLC = High Performance Latency Code table.Uniform 64-KB sectors = A hybrid of 32 x 4-KB sectors with all remaining sectors being 64 KB, with a 256B programming buffer.Uniform 256-KB sectors = All sectors are uniform 256-KB with a 512B programming buffer.Halogen free definition is in accordance with IEC 61249-2-21 specification.Valid combinations — StandardValid combinations list configurations planned to be supported in volume for this device. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.Table 86    S25FL128S/S25FL256S valid combinations — StandardBase ordering part numberSpeed optionPackage and temperatureModel numberPacking typePackage marking[66]S25FL128Sor S25FL256SAGMFI, MFV00, 01, G0, G1, R0, R10, 1, 3FL + (Density) + SA + (Temp) + F + (Model Number)NFI, NFV00, 010, 1, 3FL + (Density) + SA + (Temp) + F + (Model Number)BHI, BHV20, 21, 30, 31, A0,A1, B0, B1, C0, C1, D0, D10, 3FL + (Density) + SA + (Temp) + H + (Model Number)DPMFIG0, G10, 1, 3FL + (Density) + SD + (Temp) + F + (Model Number)MFV00, 010, 1, 3NFI, NFV000, 1, 3FL + (Density) + SD + (Temp) + F + (Model Number)BHI, BHV21, C0, C1, D10, 3FL + (Density) + SD + (Temp) + H + (Model Number)DSMFI, MFV00, 01, G0, G1, R0, R10, 1, 3FL + (Density) + SS + (Temp) + F + (Model Number)NFI, NFV00, 010, 1, 3FL + (Density) + SS + (Temp) + F + (Model Number)BHI, BHV20, 21, 30, 31, A0,A1, B0, B1, C0, C1, D0, D10, 3FL + (Density) + SS + (Temp) + H + (Model Number)NotesExample, S25FL256SAGMFI000 package marking would be FL256SAIF00.Contact the factory for additional Extended (-40°C to + 125°C) temperature range OPN offerings.Valid combinations — Automotive grade / AEC-Q100The table below lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Contact your local sales repre- sentative to confirm availability of specific combinations and to check on newly released combinations.Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non–AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements.AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.Table 87    S25FL128S, S25FL256S valid combinations — Automotive grade / AEC-Q100Base ordering part numberSpeed optionPackage and temperatureModel numberPacking typePackage markingS25FL128Sor S25FL256SAGMFA, MFB, MFM00, 01, G0, G1, R0, R10, 1, 3FL + (Density) + SA + (Temp) + F + (Model Number)NFA, NFB, NFM00, 010, 1, 3FL + (Density) + SA + (Temp) + F + (Model Number)BHA, BHB, BHM20, 21, 30, 31, A0,A1, B0, B1, C0, C1, D0, D10, 3FL + (Density) + SA + (Temp) + H + (Model Number)DPNFB000, 1, 3FL + (Density) + SD + (Temp) + F + (Model Number)BHB21, C00, 3FL + (Density) + SD + (Temp) + H + (Model Number)MFB010, 1, 3FL + (Density) + SD + (Temp) + F + (Model Number)DSMFA, MFB, MFM00, 01, G0, G1, R0, R10, 1, 3FL + (Density) + SS + (Temp) + F + (Model Number)NFA, NFB, NFM00, 010, 1, 3FL + (Density) + SS + (Temp) + F + (Model Number)BHA, BHB, BHM20, 21, 30, 31, A0,A1, B0, B1, C0, C1, D0, D10, 3FL + (Density) + SS + (Temp) + H + (Model Number)Acronyms"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Quad I/O Read (QIOR EBh or 4QIOR ECh)The instructionEBh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orEBh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orECh is followed by a 4-byte address (A31-A0)The Quad I/O Read command improves throughput with four I/O signals — IO0-IO3. It is similar to the Quad Output Read command but allows input of the address bits four bits per serial SCK clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices. The QUAD bit of the Configuration Register must be set (CR Bit1=1) to enable the Quad capability of S25FL128S and S25FL256S devices.The maximum operating clock frequency for Quad I/O Read is 104 MHz.For the Quad I/O Read command, there is a latency required after the mode bits (described below) before data begins shifting out of IO0-IO3. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to access data at the initial address. During latency cycles, the data value on IO0-IO3 are “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK and the latency code table (see Table 28). There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 26) or the Enhanced High Performance LC (EHPLC) table (see Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1). However, both latency code tables use the same latency values for the Quad I/O Read command.Following the latency period, the memory contents at the address given, is shifted out four bits at a time through IO0-IO3. Each nibble (4 bits) is shifted out at the SCK frequency by the falling edge of the SCK signal.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.Address jumps can be done without the need for additional Quad I/O Read instructions. This is controlled through the setting of the Mode bits (after the address sequence, as shown in Figure 82 or Figure 84). This added feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are “don’t care” (“x”). If the Mode bits equal Axh, then the device remains in Quad I/O High Performance Read Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the EBh or ECh instruction, as shown in Figure 83 or Figure 85; thus, eliminating eight cycles for the command sequence. The following sequence will release the device from Quad I/O High Performance Read mode; after which, the device can accept standard SPI commands:During the Quad I/O Read Command Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised HIGH the device will be released from Quad I/O High Performance Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0-IO3) are not set for a valid instruction sequence, then the device will be released from Quad I/O High Performance Read mode. Note that the two mode bit clock cycles and additional wait states (i.e., dummy cycles) allow the device’s internal circuitry latency time to access the initial address after the last address cycle that is clocked into IO0-IO3.It is important that the IO0-IO3 signals be set to high-impedance at or before the falling edge of the first data out clock. At higher clock speeds the time available to turn off the host outputs before the memory device begins to drive (bus turn around) is diminished. It is allowed and may be helpful in preventing IO0-IO3 signal contention, for the host system to turn off the IO0-IO3 signal outputs (make them high impedance) during the last “don’t care” mode cycle or during any dummy cycles.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate.5  17  3  7  1515  1  5  1IO2226  2626  2  6  1IO3237  37321IO14  0  4  0044  0IO0   7   6   5   4   3   2   1   0  202 cyclesData 1  Data 24 cyclesDummy2 cyclesMode6 cycles24 Bit Address8 cyclesInstructionSCK12  13  14  15  16  17  18  19  20  21  22  230   1   2   3   4   5   6   7   8CS#Figure 82   Quad I/O Read command sequence (3-byte address, EBh [ExtAdd = 0], LC = 00b)5  17   3   7   1515   1   5   1IO2   6   2   6   2226  2626   2   6   1IO3   7   3   7   3237  3732 cycles  2 cyclesData 1  Data 2CS#04   5   6   7   8   9   10  11  12  13  14SCK2 cycles  2 cyclesData N  Data N+16 cycles24 Bit Address2 cyclesMode4 cyclesDummy21IO0   4   0   4   0204  0404   0   4   0IO1   5   1   5   1Figure 83   Continuous Quad I/O Read command sequence (3-byte address), LC = 00b2515  1  5  1IO2306  26296  2  6  1IO3317  3737  3  7  15  1IO14  0  4  0044  0IO0   7   6   5   4   3   2   1   0  282 cyclesData 1  Data 24 cyclesDummy2 cyclesMode8 cycles32 Bit Address8 cyclesInstructionSCK14  15  16  17  18  19  20  21  22  23  24  250   1   2   3   4   5   6   7   8CS#Figure 84   Quad I/O Read command sequence(4-byte address, ECh or EBh [ExtAdd = 1], LC = 00b)7  3731IO3   7   3   7   36   2   6   1266  230IO2   6   2   6   25   1   5   1157   3   7   15  12 cyclesMode4   0   4   0044  028IO0   4   0   4   0294 cyclesDummyIO1   5   1   5   18 cycles32 Bit Address2 cycles  2 cyclesData N  Data N+1SCK6   7   8   9   10  11  12  13  14  15  160CS#2 cycles  2 cyclesData 1  Data 23Figure 85   Continuous Quad I/O Read command sequence (4-byte address), LC = 00bDDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)The instruction0Dh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or0Dh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or0Eh is followed by a 4-byte address (A31-A0)The DDR Fast Read command improves throughput by transferring address and data on both the falling and rising edge of SCK. It is similar to the Fast Read command but allows transfer of address and data on every edge of the clock.The maximum operating clock frequency for DDR Fast Read command is 80 MHz.For the DDR Fast Read command, there is a latency required after the last address bits are shifted into SI before data begins shifting out of SO. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Perfor- mance LC (EHPLC) table (see Table 29). The HPLC table does not provide cycles for mode bits so each DDR Fast Read command starts with the 8 bit instruction, followed by address, followed by a latency period.This latency period (dummy cycles) allows the device internal circuitry enough time to access data at the initial address. During the dummy cycles, the data value on SI is “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).Then the memory contents, at the address given, is shifted out, in DDR fashion, one bit at a time on each clock edge through SO. Each bit is shifted out at the SCK frequency by the rising and falling edge of the SCK signal.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.The EHPLC table does provide cycles for mode bits so a series of DDR Fast Read commands may eliminate the 8-bit instruction after the first DDR Fast Read command sends a mode bit pattern of complementary first and second Nibbles, e.g., A5h, 5Ah, 0Fh, etc., that indicates the following command will also be a DDR Fast Read command. The first DDR Fast Read command in a series starts with the 8-bit instruction, followed by address,followed by four cycles of mode bits, followed by a latency period. If the mode bit pattern is complementary the next command is assumed to be an additional DDR Fast Read command that does not provide instruction bits. That command starts with address, followed by mode bits, followed by latency.When the EHPLC table is used, address jumps can be done without the need for additional DDR Fast Read instruc- tions. This is controlled through the setting of the Mode bits (after the address sequence, as shown in Figure 86 and Figure 88. This added feature removes the need for the eight bit SDR instruction sequence to reduce initial access time (improves XIP performance). The Mode bits control the length of the next DDR Fast Read operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) then the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the 0Dh or 0Eh instruction, as shown in Figure 87 and Figure 89, thus, eliminating eight cycles from the command sequence. The following sequences will release the device from this continuous DDR Fast Read mode; after which, the device can accept standard SPI commands:During the DDR Fast Read command sequence, if the Mode bits are not complementary the next time CS# is raised HIGH the device will be released from the continuous DDR Fast Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (SI) are not set for a valid instruction sequence, then the device will be released from DDR Fast Read mode.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during any part of a Fast DDR Command.Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four IOs on a x4 device, both IOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition (101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details.IO0    7    6   5   4   3   2   1   0   2  2  1  0  7  6  5  4  3  2  1  0IO1                                                        7  6  5  4  3  2  1  0  7  64 cyclesper data1 cycDummy4 cyclesMode12 cycles24 Bit Address8 cyclesInstructionSCK0   1   2   3   4   5   6   7   8   19   20   21   22   23   24   25   26   27   28   29CS#Figure 86    DDR Fast Read initial access (3-byte address, 0Dh [ExtAdd = 0, EHPLC = 11b])197  6  5  4  3  2  1  0  7  6IO123  22  1  0  7  6  5  4  3  2  1  0IO04 cyclesper data1 cycDummy4 cyclesMode12 cycles24 Bit AddressSCK212018171615141312110CS#Figure 87    Continuous DDR Fast read subsequent access (3-byte address [ExtAdd = 0, EHPLC = 11b])7 61 05  4  3  27 61 05  4  3  27 6SO1 025 4 37 631 22 1 00123456SI          74 cycles per data4 cycles Dummy Optional DLP4 cycles Mode16 cycles 32b Add8 cycles InstructionSCK0   1   2   3   4   5   6   7   8   23   24   25   26   27   28   29   30   31   32   33   34   35   36CS#Figure 88    DDR Fast Read initial access (4-byte address, 0Eh or 0Dh [ExtAdd = 1], EHPLC = 01b)[54]7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0  7  6SO31  22  1  0  7  6  5  4  3  2  1  0SI4 cyclesper data4 cycles DummyOptional DLP4 cyclesMode16 cycles32b AddSCK282726252422  23212019181716150CS#Figure 89    Continuous DDR Fast Read subsequent access (4-byte address [ExtAdd = 1], EHPLC = 01b)[54]CS#0   1   2   3   4   5   6   7   8   23   24   25   26   27   28   29   30   31   32   33   34SCK8 cyclesInstruction16 cycles32b Add6 cyclesDummy4 cyclesper dataSI7   6   5   4   3   2   1   0  31 22 1  0SO7 6 5 4 3 2 1 0 7 6Figure 90    DDR Fast Read subsequent access (4-byte address, HPLC = 01b)NoteExample DLP of 34h (or 00110100).DDR Dual I/O Read (BDh, BEh)The instructionBDh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orBDh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orBEh is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, is shifted out, in a DDR fashion, two bits at a time on each clock edge through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency by the rising and falling edge of the SCK signal.The DDR Dual I/O Read command improves throughput with two I/O signals — IO0 (SI) and IO1 (SO). It is similar to the Dual I/O Read command but transfers two address, mode, or data bits on every edge of the clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices.The maximum operating clock frequency for DDR Dual I/O Read command is 80 MHz.For DDR Dual I/O Read commands, there is a latency required after the last address bits are shifted into IO0 and IO1, before data begins shifting out of IO0 and IO1. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Performance LC (EHPLC) table (see Table 29). The number of latency (dummy) clocks is deter- mined by the frequency of SCK (see Table 27 or Table 29). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).The HPLC table does not provide cycles for mode bits so each Dual I/O command starts with the 8 bit instruction, followed by address, followed by a latency period. This latency period allows the device’s internal circuitry enough time to access the initial address. During these latency cycles, the data value on SI (IO0) and SO (IO1) are “don’t care” and may be high impedance. When the Data Learning Pattern (DLP) is enabled the host system must not drive the IO signals during the dummy cycles. The IO signals must be left high impedance by the host so that the memory device can drive the DLP during the dummy cycles.The EHPLC table does provide cycles for mode bits so a series of Dual I/O DDR commands may eliminate the 8-bit instruction after the first command sends a complementary mode bit pattern, as shown in Figure 91 and Figure 93. This added feature removes the need for the eight bit SDR instruction sequence and dramatically reduces initial access times (improves XIP performance). The Mode bits control the length of the next DDR Dual I/O Read operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) the device transitions to Continuous DDR Dual I/O Read Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the BDh or BEh instruction, as shown in Figure 92, and thus, eliminating eight cycles from the command sequence. The following sequences will release the device from Continuous DDR Dual I/O Read mode; after which, the device can accept standard SPI commands:During the DDR Dual I/O Read command Sequence, if the Mode bits are not complementary the next time CS# is raised HIGH and then asserted LOW the device will be released from DDR Dual I/O Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0 and IO1) are not set for a valid instruction sequence, then the device will be released from DDR Dual I/O Read mode.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during Dual I/O DDR commands.Note that the memory devices may drive the IOs with a preamble prior to the first data value. The preamble is a data learning pattern (DLP) that is used by the host controller to optimize data capture at higher frequencies. The preamble DLP drives the IO bus for the four clock cycles immediately before data is output. The host must be sure to stop driving the IO bus prior to the time that the memory starts outputting the preamble.The preamble is intended to give the host controller an indication about the round trip time from when the host drives a clock edge to when the corresponding data value returns from the memory device. The host controller will skew the data capture point during the preamble period to optimize timing margins and then use the same skew time to capture the data during the rest of the read operation. The optimized capture point will be deter- mined during the preamble period of every read operation. This optimization strategy is intended to compensate for both the PVT (process, voltage, temperature) of both the memory device and the host controller as well as any system level delays caused by flight time on the PCB.Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four SIOs on a x4 device, both SIOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition(101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details.30 22 22  1  0  7  5  3  1  706  4  207  6  5  4  321 06  4  2  06IO131 22 31  7  5  317  6  5  4  30123456IO0          72 cycles per data5 cycles Dummy Optional DLP2 cycles Mode8 cycles 32b Add8 cycles InstructionSCK0    1    2    3    4    5    6    7    8   15   16   17   18   19   20   21   22   23   24   25CS#Figure 91   DDR Dual I/O Read initial access (4-byte address, BEh or BDh [ExtAdd = 1], EHPLC = 01b)7   6   5   4   3   2   1   0   7   5   3   1   731  22  3   1   7   5   3   1IO17   6   5   4   3   2   1   0   6   4   2   0   630  22  2   0   6   4   2   0IO02 cyclesper data5 cycles DummyOptional DLP2 cyclesMode8 cycles32b AddSCK17161581413121110980CS#Figure 92    Continuous DDR Dual I/O Read subsequent access (4-byte address, EHPLC = 01b)CS#012345678   15   16   17   18   19   20   21   22   23   24SCK8 cyclesInstruction8 cycles32b Add6 cyclesDummy2 cyclesper dataIO076543210   30   2  06  4  2  0  6IO1313 17  5  3  1  7  2Figure 93   DDR Dual I/O Read (4-byte address, BEh or BDh [ExtAdd = 1], HPLC = 00b)DDR Quad I/O Read (EDh, EEh)The Read DDR Quad I/O command improves throughput with four I/O signals - IO0-IO3. It is similar to the Quad I/O Read command but allows input of the address four bits on every edge of the clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices. The QUAD bit of the Configuration Register must be set (CR Bit1=1) to enable the Quad capability.The instructionEDh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orEDh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orEEh is followed by a 4-byte address (A31-A0)The address is followed by mode bits. Then the memory contents, at the address given, is shifted out, in a DDR fashion, with four bits at a time on each clock edge through IO0-IO3.The maximum operating clock frequency for Read DDR Quad I/O command is 80 MHz.For Read DDR Quad I/O, there is a latency required after the last address and mode bits are shifted into the IO0-IO3 signals before data begins shifting out of IO0-IO3. This latency period (dummy cycles) allows the device’s internal circuitry enough time to access the initial address. During these latency cycles, the data value on IO0-IO3 are “don’t care” and may be high impedance. When the Data Learning Pattern (DLP) is enabled the host system must not drive the IO signals during the dummy cycles. The IO signals must be left high impedance by the host so that the memory device can drive the DLP during the dummy cycles.There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Performance LC (EHPLC) table (see Table 29). The number of dummy cycles is determined by the frequency of SCK (see Table 27). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).Both latency tables provide cycles for mode bits so a series of Quad I/O DDR commands may eliminate the 8 bit instruction after the first command sends a complementary mode bit pattern, as shown in Figure 94 and Figure 96. This feature removes the need for the eight bit SDR instruction sequence and dramatically reduces initial access times (improves XIP performance). The Mode bits control the length of the next Read DDR Quad I/O operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) the device transitions to Continuous Read DDR Quad I/O Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the EDh or EEh instruction, as shown in Figure 95 and Figure 97 thus, eliminating eight cycles from the command sequence. The following sequences will release the device from Continuous Read DDR Quad I/O mode; after which, the device can accept standard SPI commands:During the Read DDR Quad I/O Command Sequence, if the Mode bits are not complementary the next time CS# is raised HIGH and then asserted LOW the device will be released from Read DDR Quad I/O mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0, IO1, IO2, and IO3) are not set for a valid instruction sequence, then the device will be released from Read DDR Quad I/O mode.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during Quad I/O DDR commands.Note that the memory devices drive the IOs with a preamble prior to the first data value. The preamble is a pattern that is used by the host controller to optimize data capture at higher frequencies. The preamble drives the IO bus for the four clock cycles immediately before data is output. The host must be sure to stop driving the IO bus prior to the time that the memory starts outputting the preamble.The preamble is intended to give the host controller an indication about the round trip time from when the host drives a clock edge to when the corresponding data value returns from the memory device. The host controller will skew the data capture point during the preamble period to optimize timing margins and then use the same skew time to capture the data during the rest of the read operation. The optimized capture point will be deter- mined during the preamble period of every read operation. This optimization strategy is intended to compensate for both the PVT (process, voltage, temperature) of both the memory device and the host controller as well as any system level delays caused by flight time on the PCB.Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four SIOs on a x4 device, both SIOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition(101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details.6  2  6  2IO322  18  14  10  6  2  6  2IO25  1  5  121  17  13  9  5  1  5  1IO14  0  4  00   20  16  12  8  4  0  4  01234567IO0Data 17  3  7  3Data 071 cycleMode3 cyclesAddress8 cyclesInstructionSCK161512   13   1411101 cycle per data83 cycle DummyHigh-Z Bus Turn-around6543210CS#923  19  15  11  7  3  7  3Figure 94    DDR Quad I/O Read initial access (3-byte address, EDh [ExtAdd = 0], HPLC = 11b)3726262IO323   19   15   11   7373351515151IO222   18   14   10   6221   17   13   963 cycleAddress404040420   16   12   8IO0Data 1Data 01 cycle per dataIO11 cycleMode0SCK876543210CS#3 cycle DummyHigh-Z Bus Turn-around7Figure 95   Continuous DDR Quad I/O Read subsequent access (3-byte address, HPLC = 11b)CS#0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15   16   17   18   19   20   21SCK8 cycles Instruction4 cycles32 Bit Address1 cycle Mode7 cycle Dummy          1 cycle per dataHigh-Z Bus Turn-around   Optional Data Learning PatternData 0Data 1IO07    6   5   4   3   2   1   0  28 24 20 16 12  8  4  0  4  07  6  5  4  3  2  1  0  4  0  4  0IO1                               29  25 21 17 13  9  5  1  5  1            7  6  5  4  3  2  1  0  5  1  5  1IO2                               30  26 22 18 14 10  6  2  6  2            7  6  5  4  3  2  1  0  6  2  6  2IO3                               31  27 23 19 15 11  7  3  7  3            7  6  5  4  3  2  1  0  7  3  7  3Figure 96    DDR Quad I/O Read initial access (4-byte address, EEh or EDh [ExtAdd = 1], EHPLC = 01b)[55]7  6  5  4  3  2  1  0  7  3  7  331  27 23 19 15 11  7  3  7  3IO37  6  5  4  3  2  1  0  6  2  6  230  26 22 18 14 10  6  2  6  2IO27  6  5  4  3  2  1  0  5  1  5  129  25 21 17 13  9  5  1  5  1IO17  6  5  4  3  2  1  0  4  0  4  028  24 20 16 12  8  4  0  4  0IO0Data 1Data 01 cycle per data7 cycle DummyOptional Data Learning Pattern1 cycleMode  High-Z Bus Turn-around4 cycles32 Bit AddressSCK10   11   12   137    8    96543210CS#Figure 97   Continuous DDR Quad I/O Read subsequent access (4-byte address, EHPLC = 01b)[56]Program flash array commandsProgram granularityAutomatic ECCEach 16-byte aligned and 16-byte length Programming Block has an automatic Error Correction Code (ECC) value. The data block plus ECC form an ECC unit. In combination with Error Detection and Correction (EDC) logic the ECC is used to detect and correct any single bit error found during a read access. When data is first programmed within an ECC unit the ECC value is set for the entire ECC unit. If the same ECC unit is programmed more than once the ECC value is changed to disable the Error Detection and Correction (EDC) function. A sector erase is needed to again enable Automatic ECC on that Programming Block. The 16 byte Program Block is the smallest program granularity on which Automatic ECC is enabled.These are automatic operations transparent to the user. The transparency of the Automatic ECC feature enhances data accuracy for typical programming operations which write data once to each ECC unit but, facili- tates software compatibility to previous generations of FL-S family of products by allowing for single byte programming and bit walking in which the same ECC unit is programmed more than once. When an ECC unit has Automatic ECC disabled, EDC is not done on data read from the ECC unit location.An ECC status register is provided for determining if ECC is enabled on an ECC unit and whether any errors have been detected and corrected in the ECC unit data or the ECC (See “ECC Status Register (ECCSR)” on page 58.) The ECC Status Register Read (ECCRD) command is used to read the ECC status on any ECC unit.EDC is applied to all parts of the Flash address spaces other than registers. An ECC is calculated for each group of bytes protected and the ECC is stored in a hidden area related to the group of bytes. The group of protected bytes and the related ECC are together called an ECC unit.ECC is calculated for each 16 byte aligned and length ECC unit.NoteExample DLP of 34h (or 00110100).Example DLP of 34h (or 00110100).Single Bit EDC is supported with 8 ECC bits per ECC unit, plus ‘1’ bit for an ECC disable Flag.Sector erase resets all ECC bits and ECC disable flags in a sector to the default state (enabled).ECC is programmed as part of the standard Program commands operation.ECC is disabled automatically if multiple programming operations are done on the same ECC unit.Single byte programming or bit walking is allowed but disables ECC on the second program to the same 16-byte ECC unit.The ECC disable flag is programmed when ECC is disabled.To re-enable ECC for an ECC unit that has been disabled, the Sector that includes the ECC unit must be erased.To ensure the best data integrity provided by EDC, each ECC unit should be programmed only once so that ECC is stored for that unit and not disabled.The calculation, programming, and disabling of ECC is done automatically as part of a programming operation. The detection and correction, if needed, is done automatically as part of read operations. The host system sees only corrected data from a read operation.ECC protects the OTP region - however a second program operation on the same ECC unit will disable ECC permanently on that ECC unit (OTP is one time programmable, hence an erase operation to re-enable the ECC enable/indicator bit is prohibited).Page programmingPage Programming is done by loading a Page Buffer with data to be programmed and issuing a programming command to move data from the buffer to the memory array. This sets an upper limit on the amount of data that can be programmed with a single programming command. Page Programming allows up to a page size (either 256- or 512-bytes) to be programmed in one operation. The page size is determined by the Ordering Part Number (OPN). The page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. For the very best performance, programming should be done in full pages of512-bytes aligned on 512-byte boundaries with each Page being programmed only once.Single byte programmingSingle Byte Programming allows full backward compatibility to the standard SPI Page Programming (PP) command by allowing a single byte to be programmed anywhere in the memory array. While single byte programming is supported, this will disable Automatic ECC on the 16 byte ECC unit where the byte is located.Page Program (PP 02h or 4PP 12h)The Page Program (PP) commands allows bytes to be programmed in the memory (changing bits from 1 to 0). Before the Page Program (PP) commands can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded successfully, the device sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The instruction02h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or02h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or12h is followed by a 4-byte address (A31-A0)and at least one data byte on SI. Depending on the device OPN, the page size can either be 256 or 512 bytes. Up to a page can be provided on SI after the 3-byte address with instruction 02h or 4-byte address with instruction 12h has been provided. If the 9 least significant address bits (A8-A0) are not all ‘0’, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 9 least significant bits (A8-A0) are all ‘0’) i.e., the address wraps within the page aligned address bound- aries. This is a result of only requiring the user to enter one single page address to cover the entire page boundary.If less than a page of data is sent to the device, these data bytes will be programmed in sequence, starting at the provided address within the page, without having any affect on the other bytes of the same page.For optimized timings, using the Page Program (PP) command to load the entire page size program buffer within the page boundary will save overall programming time versus loading less than a page size into the program buffer.7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0MSb             MSb               MSbSIData Byte 512Data Byte 3Data Byte 2SCK40 41 42 43 44 45 46 47 48 49 59 51 52 53 54 55CS#3  2  1  0  7  6  5  4  3  2  1  0MSb23 22 21MSbSIData Byte 124-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39CS#The programming process is managed by the flash memory device internal control logic. After a programming command is issued, the programming operation status can be checked using the Read Status Register-1 command. The WIP bit (SR1[0]) will indicate when the programming operation is completed. The P_ERR bit (SR1[6]) will indicate if an error occurs in the programming operation that prevents successful completion of programming.7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0MSb             MSb               MSbSIData Byte 512Data Byte 3Data Byte 2SCK48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63CS#31 30 29   3  2  1  0  7  6  5  4  3  2  1  0MSb           MSbSIData Byte 132-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#41204121412241234124412541264127Figure 98   Page Program (PP) command sequence (3-byte address, 02h)41284129413041314132413341344135Figure 99   Page Program (4PP) command sequence (4-byte address, 12h)Quad Page Program (QPP 32h or 38h, or 4QPP 34h)The Quad-input Page Program (QPP) command allows bytes to be programmed in the memory (changing bits from ‘1’ to ‘0’). The Quad-input Page Program (QPP) command allows up to a page size (either 256- or 512-bytes) of data to be loaded into the Page Buffer using four signals: IO0-IO3. QPP can improve performance for PROM Programmer and applications that have slower clock speeds (< 12 MHz) by loading 4-bits of data per clock cycle. Systems with faster clock speeds do not realize as much benefit for the QPP command since the inherent page program time becomes greater than the time it takes to clock-in the data. The maximum frequency for the QPP command is 80 MHz.To use Quad Page Program the Quad Enable Bit in the Configuration Register must be set (QUAD=1). A Write Enable command must be executed before the device will accept the QPP command (Status Register 1, WEL=1).The instruction32h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or32h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or38h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or38h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or34h is followed by a 4-byte address (A31-A0)and at least one data byte, into the IO signals. Data must be programmed at previously erased (FFh) memory locations.The programming page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. This insures that Automatic ECC is not disabled.12Byte 509 Byte 510Byte 511 Byte 512IO37  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3*  *  *Byte 5Byte 6*Byte 7*Byte 8*Byte 9 Byte 10 Byte 11 Byte 12*   *   *   *7 3***MSb0  4  0  4  0  4  01  5 1  56 1  5 1CS#0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39SCKInstruction24-Bit AddressIO023 22 21   3  2  1  0  4IO1                                       *                         556IO2                                     6  2  6  2  6  2  6  2IO3                                     7  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4CS#40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55SCKIO0              4 0IO1      5  14  0  4  0  4  0  4  0  4  0  4  0  4  05  1  5  1  5  1  5  1  5  1  5  1  5  1IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  24 0  4 0  45 1 5 1  56 2 6 2  60124 0All other functions of QPP are identical to Page Program. The QPP command sequence is shown in Figure 100.536537538539540541542543Figure 100   Quad 512-Byte Page Program command sequence (3-byte address, 32h or 38h)Byte 253 Byte 254Byte 255 Byte 256*MSb7 3 7 3*  **   *   *   *Byte 9 Byte 10 Byte 11 Byte 12*Byte 8*Byte 7*Byte 6*Byte 5IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3*  *IO1                                       *                         5  1  5  1  56  1  5  1IO2                                     6  2  6  2  6  2  6  2IO3                                     7  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4CS#40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55SCKIO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  1   5  1  5  1  5  1  5  1IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2   6  2  6  2  6  2  6  223 22 21   3  2  1  0  4  0  4  0  4  0  4  0IO024-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39CS#Byte  Byte  Byte  Byte*MSb                                     509   510   511   512*****   *   *   *   *Byte 8 Byte 9 Byte 10 Byte 11 Byte 12*  *Byte 6 Byte 7*Byte 5CS#48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63SCKIO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  1   5  1  5  1  5  1  5  1IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2   6  2  6  2  6  2  6  2IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3  7  37  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4IO30  4  0  4  0  4  01  5 1  56 1  5 16  2  6  2  6  2  6  23  2 1 0  457  6  5  4  3  2  1  0 31 30 29*           *IO0IO1 IO232-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#280281282283284285286287                                                                                                                        Figure 101   Quad 256-byte Page Program command sequence (3-byte address, 32h or 38h)544545546547548549550551Figure 102   Quad 512-byte Page Program command sequence (4-byte address, 34h or 32h or 38h [ExtAdd = 1])Byte  Byte  Byte  Byte*MSb                                     253   254   255   256*****   *   *   *   *Byte 8 Byte 9 Byte 10 Byte 11 Byte 12*  *Byte 6 Byte 7*Byte 5IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3  7  35  1  5  1  5  1  5  16  2  6  2  6  2  6  2IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2IO1             *                          *                         5  1  5  1  56  1  5  1IO2                                     6  2  6  2  6  2  6  2IO3                                     7  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4CS#48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63SCKIO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  17  6  5  4  3  2  1  0  31 30 29   3  2  1  0  4  0  4  0  4  0  4  0IO032-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#288289290291292293294295Figure 103   Quad 256-byte Page Program command sequence (4-Byte Address, 34h or 32h or 38h [ExtAdd=1])Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)The Program Suspend command allows the system to interrupt a programming operation and then read from any other non-erase-suspended sector or non-program-suspended-page. Program Suspend is valid only during a programming operation.Commands allowed after the Program Suspend command is issued:Read Status Register 1 (RDSR1 05h)Read Status Register 2 (RDSR2 07h)The Write in Progress (WIP) bit in Status Register 1 (SR1[0]) must be checked to know when the programming operation has stopped. The Program Suspend Status bit in the Status Register-2 (SR2[0]) can be used to determine if a programming operation has been suspended or was completed at the time WIP changes to ‘0’. The time required for the suspend operation to complete is tPSL, see Table 42.See Table 52 for the commands allowed while programming is suspend.The Program Resume command 8Ah must be written to resume the programming operation after a Program Suspend. If the programming operation was completed during the suspend operation, a resume command is not needed and has no effect if issued. Program Resume commands will be ignored unless a Program operation is suspended.After a Program Resume command is issued, the WIP bit in the Status Register-1 will be set to a ‘1’ and the programming operation will resume. Program operations may be interrupted as often as necessary e.g., a program suspend command could immediately follow a program resume command but, in order for a program operation to progress to completion there must be some periods of time between resume and the next suspend command greater than or equal to tPRS. See Table 42.07SO7  6  5Read Status0SI    7   6   5   4   3   2   1   0      7   6Prog. Suspend Mode CommandProgram Suspend InstructionCS#SCKtPSLtPSLFigure 104  Program Suspend command sequenceResume ProgrammingSO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstruction (8Ah)SCK0  1  2  3  4  5  6  7CS#Figure 105  Program Resume command sequenceErase flash array commandsParameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)The P4E command is implemented only in FL128S and FL256S. The P4E command is ignored when the device is configured with the 256-KB sector option.The Parameter 4-KB Sector Erase (P4E) command sets all the bits of a 4-KB parameter sector to ‘1’ (all bytes are FFh). Before the P4E command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The instruction20h [ExtAdd = 0] is followed by a 3-byte address (A23-A0), or20h [ExtAdd = 1] is followed by a 4-byte address (A31-A0), or21h is followed by a 4-byte address (A31-A0)CS# must be driven into the logic HIGH state after the twenty-fourth or thirty-second bit of the address has been latched in on SI. This will initiate the beginning of internal erase cycle, which involves the pre-programming and erase of the chosen sector of the flash memory array. If CS# is not driven high after the last bit of address, the sector erase operation will not be executed.As soon as CS# is driven HIGH, the internal erase cycle will be initiated. With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to determine when the operation has been completed. The WIP bit will indicate a ‘1’. when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed.A P4E command applied to a sector that has been write protected through the Block Protection bits or ASP, will not be executed and will set the E_ERR status. A P4E command applied to a sector that is larger than 4 KB will not be executed and will not set the E_ERR status.3 2 1 023 22 21MSbSI24 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28  29 30 31CS #Figure 106   Parameter Sector Erase command sequence (3-byte address, 20h)3 2 1 031 30 29MSbSI32 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36  37 38 39CS #Figure 107   Parameter Sector Erase command sequence (ExtAdd = 1, 20h or 4-byte address, 21h)Sector Erase (SE D8h or 4SE DCh)The Sector Erase (SE) command sets all bits in the addressed sector to ‘1’ (all bytes are FFh). Before the Sector Erase (SE) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write opera- tions.The instructionD8h [ExtAdd = 0] is followed by a 3-byte address (A23-A0), orD8h [ExtAdd = 1] is followed by a 4-byte address (A31-A0), orDCh is followed by a 4-byte address (A31-A0)CS# must be driven into the logic HIGH state after the twenty-fourth or thirty-second bit of address has been latched in on SI. This will initiate the erase cycle, which involves the pre-programming and erase of the chosen sector. If CS# is not driven HIGH after the last bit of address, the sector erase operation will not be executed.As soon as CS# is driven into the logic HIGH state, the internal erase cycle will be initiated. With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to check if the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a0 when the erase cycle has been completed.A Sector Erase (SE) command applied to a sector that has been Write Protected through the Block Protection bits or ASP, will not be executed and will set the E_ERR status.A device ordering option determines whether the SE command erases 64 KB or 256 KB. The option to use this command to always erase 256 KB provides for software compatibility with higher density and future S25FL family devices.ASP has a PPB and a DYB protection bit for each sector, including any 4-KB sectors. If a sector erase command is applied to a 64-KB range that includes a protected 4-KB sector, or to a 256-KB range that includes a 64-KB protected address range, the erase will not be executed on the range and will set the E_ERR status.3 2 1 023 22 21MSbSI24 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31CS #Figure 108   Sector Erase command sequence (ExtAdd = 0, 3-byte address, D8h)3 2 1 031 30 29MSbSI32 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39CS #Figure 109   Sector Erase command sequence (ExtAdd = 1, D8h or 4-byte address, DCh)Bulk Erase (BE 60h or C7h)The Bulk Erase (BE) command sets all bits to ‘1’ (all bytes are FFh) inside the entire flash memory array. Before the BE command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. This will initiate the erase cycle, which involves the pre-programming and erase of the entire flash memory array. If CS# is not driven HIGH after the last bit of instruction, the BE operation will not be executed.As soon as CS# is driven into the logic HIGH state, the erase cycle will be initiated. With the erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to determine when the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed.A BE command can be executed only when the Block Protection (BP2, BP1, BP0) bits are set to 0’s. If the BP bits are not ‘0’, the BE command is not executed and E_ERR is not set. The BE command will skip any sectors protected by the DYB or PPB and the E_ERR status will not be set.CS#0  1  2  3  4  5  6  7SCKInstructionSIFigure 110  Bulk Erase command sequenceErase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)The Erase Suspend command, allows the system to interrupt a sector erase operation and then read from or program data to, any other sector. Erase Suspend is valid only during a sector erase operation. The Erase Suspend command is ignored if written during the Bulk Erase operation.When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of tESL (erase suspend latency) to suspend the erase operation and update the status bits. See Table 43.Commands allowed after the Erase Suspend command is issued:Read Status Register 1 (RDSR1 05h)Read Status Register 2 (RDSR2 07h)The Write in Progress (WIP) bit in Status Register 1 (SR1[0]) must be checked to know when the erase operation has stopped. The Erase Suspend bit in Status Register-2 (SR2[1]) can be used to determine if an erase operation has been suspended or was completed at the time WIP changes to ‘0’.If the erase operation was completed during the suspend operation, a resume command is not needed and has no effect if issued. Erase Resume commands will be ignored unless an Erase operation is suspended.See Table 52 for the commands allowed while erase is suspend.After the erase operation has been suspended, the sector enters the erase-suspend mode. The system can read data from or program data to the device. Reading at any address within an erase-suspended sector produces undetermined data.A WREN command is required before any command that will change non-volatile data, even during erase suspend.The WRR and PPB Erase commands are not allowed during Erase Suspend, it is therefore not possible to alter the Block Protection or PPB bits during Erase Suspend. If there are sectors that may need programming during Erase suspend, these sectors should be protected only by DYB bits that can be turned off during Erase Suspend.However, WRR is allowed immediately following the BRAC command; in this special case the WRR is interpreted as a write to the Bank Address Register, not a write to SR1 or CR1.If a program command is sent for a location within an erase suspended sector the program operation will fail with the P_ERR bit set.After an erase-suspended program operation is complete, the device returns to the erase-suspend mode. The system can determine the status of the program operation by reading the WIP bit in the Status Register, just as in the standard program operation.The Erase Resume command 7Ah must be written to resume the erase operation if an Erase is suspend. Erase Resume commands will be ignored unless an Erase is Suspend.After an Erase Resume command is sent, the WIP bit in the status register will be set to a ‘1’ and the erase operation will continue. Further Resume commands are ignored.Erase operations may be interrupted as often as necessary e.g., an erase suspend command could immediately follow an erase resume command but, in order for an erase operation to progress to completion there must be some periods of time between resume and the next suspend command greater than or equal to tERS. SeetESLTable 43.tESLCS#SCKErase Suspend InstructionRead StatusErase Suspend Mode CommandSI    7   6   5   4   3   2   1   0      7   6   0                7   6   5SO70Figure 111  Erase Suspend command sequenceResume Sector or Block EraseSO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstruction (7Ah)SCK0  1  2  3  4  5  6  7CS#Figure 112  Erase Resume command sequenceTable 52    Commands allowed during Program or Erase SuspendInstruction nameInstruction code (Hex)Allowed during Erase SuspendAllowed during Program SuspendCommentBRACB9XXBank address register may need to be changed during a suspend to reach a sector for read or program.BRRD16XXBank address register may need to be changed during a suspend to reach a sector for read or program.BRWR17XXBank address register may need to be changed during a suspend to reach a sector for read or program.CLSR30X–Clear status may be used if a program operation fails during erase suspend.DYBRDE0X–It may be necessary to remove and restore dynamic protection during erase suspend to allow programming during erase suspend.DYBWRE1X–It may be necessary to remove and restore dynamic protection during erase suspend to allow programming during erase suspend.ERRS7AX–Required to resume from erase suspend.Table 52    Commands allowed during Program or Erase Suspend (continued)Instruction nameInstruction code (Hex)Allowed during Erase SuspendAllowed during Program SuspendCommentDDRFR0DXXAll array reads allowed in suspend.4DDRFR0EXXAll array reads allowed in suspend.FAST_READ0BXXAll array reads allowed in suspend.4FAST_READ0CXXAll array reads allowed in suspend.MBRFFXXMay need to reset a read operation during suspend.PGRS8AXXNeeded to resume a program operation. A program resume may also be used during nested program suspend within an erase suspend.PGSP85X–Program suspend allowed during erase suspend.PP02X–Required for array program during erase suspend.4PP12X–Required for array program during erase suspend.PPBRDE2X–Allowed for checking persistent protection before attempting a program command during erase suspend.QPP32, 38X–Required for array program during erase suspend.4QPP34X–Required for array program during erase suspend.4READ13XXAll array reads allowed in suspend.RDCR35XXDIORBBXXAll array reads allowed in suspend.4DIORBCXXAll array reads allowed in suspend.DOR3BXXAll array reads allowed in suspend.4DOR3CXXAll array reads allowed in suspend.DDRDIORBDXXAll array reads allowed in suspend.4DDRDIORBEXXAll array reads allowed in suspend.DDRQIOREDXXAll array reads allowed in suspend.DDRQIOR4EEXXAll array reads allowed in suspend.QIOREBXXAll array reads allowed in suspend.4QIORECXXAll array reads allowed in suspend.QOR6BXXAll array reads allowed in suspend.4QOR6CXXAll array reads allowed in suspend.RDSR105XXNeeded to read WIP to determine end of suspend process.RDSR207XXNeeded to read suspend status to determine whether the operation is suspended or complete.READ03XXAll array reads allowed in suspend.RESETF0XXReset allowed anytime.WREN06X–Required for program command within erase suspend.WRR01XXBank register may need to be changed during a suspend to reach a sector needed for read or program. WRR is allowed when following BRAC.One Time Program Array commandsOTP Program (OTPP 42h)The OTP Program command programs data in the One Time Program region, which is in a different address space from the main array data. The OTP region is 1024 bytes so, the address bits from A23 to A10 must be ‘0’ for this command. See “OTP address space” on page 49 for details on the OTP region. The protocol of the OTP Program command is the same as the Page Program command. Before the OTP Program command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.To program the OTP array in bit granularity, the rest of the bits within a data byte can be set to ‘1’.7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0MSb            MSb              MSbSIData Byte 512Data Byte 3Data Byte 2SCK40 41 42 43 44 45 46 47 48 49 59 51 52 53 54 55CS#7  6  5  4  3  2  1  0 23 22 21        3  2  1  0  7  6  5  4  3  2  1  0MSb           MSbSIData Byte 124-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9 10  28 29 30 31 32 33 34 35 36 37 38 39CS#Each region in the OTP memory space can be programmed one or more times, provided that the region is not locked. Attempting to program zeros in a region that is locked will fail with the P_ERR bit in SR1 set to ‘1’ Programming ones, even in a protected area does not cause an error and does not set P_ERR. Subsequent OTP programming can be performed only on the un-programmed bits (that is, ‘1’ data).41204121412241234124412541264127Figure 113  OTP Program command sequenceOTP Read (OTPR 4Bh)The OTP Read command reads data from the OTP region. The OTP region is 1024 bytes so, the address bits from A23 to A10 must be ‘0’ for this command. See 2 for details on the OTP region. The protocol of the OTP Read command is similar to the Fast Read command except that it will not wrap to the starting address after the OTP address is at its maximum; instead, the data beyond the maximum OTP address will be undefined. Also, the OTP Read command is not affected by the latency code. The OTP read command always has one dummy byte of latency as shown below.SO                               High Impedance                                                                                                    7MSbDATA OUT 2DATA OUT 16 5 4 3 2CS #23 22 21SIDummy Byte24-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 471 0 7MSb3  2  1  0  7  6  5  4  3  2  1  0Figure 114  OTP Read command sequenceAdvanced Sector Protection commandsASP Read (ASPRD 2Bh)The ASP Read instruction 2Bh is shifted into SI by the rising edge of the SCK signal. Then the 16-bit ASP register contents is shifted out on the serial output SO, least significant byte first. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the ASP register continuously by providing multiples of 16 clock cycles. The maximum operating clock frequency for the ASP Read (ASPRD) command is 133 MHz.InstructionCS#0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23SCKSI7MSb6  5  4  3  21  0                                 High Impedance         SO                         7MSbRegister Out          Register Out6  5  4  3  2  1  0  15  14  13  12  11  10  9  8  7MSb              MSbFigure 115  ASPRD commandASP Program (ASPP 2Fh)Before the ASP Program (ASPP) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The ASPP command is entered by driving CS# to the logic LOW state, followed by the instruction and two data bytes on SI, least significant byte first. The ASP Register is two data bytes in length.The ASPP command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation.CS# input must be driven to the logic HIGH state after the sixteenth bit of data has been latched in. If not, the ASPP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed ASPP operation is initiated. While the ASPP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed ASPP operation, and is a ‘0’ when it is completed. When the ASPP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’.5  47  6MSb1  07  6  5  4  3  2MSbHigh ImpedanceSIRegister InInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23CS#3  2  1  0  15  14  13  12  11  10  9  8SOFigure 116  ASPP commandDYB Read (DYBRD E0h)The instruction E0h is latched into SI by the rising edge of the SCK signal. Followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’). Then the 8-bit DYB access register contents are shifted out on the serial output SO. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the same DYB access register continuously by providing multiples of eight clock cycles. The address of the DYB register does not increment so this is not a means to read the entire DYB array. Each location must be read with a separate DYB Read command. The maximum operating clock frequency for READ command is 133 MHz.7  6  5  4  3  2  1  0  31 30 29SI32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#DATA OUT 1SO                       High Impedance                                         7  6  5  4  3  2  1  0MSb3 2 1 0Figure 117  DYBRD command sequenceDYB Write (DYBWR E1h)Before the DYB Write (DYBWR) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The DYBWR command is entered by driving CS# to the logic LOW state, followed by the instruction, the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’), then the data byte on SI. The DYB Access Register is one data byte in length.The DYBWR command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation. CS# must be driven to the logic HIGH state after the eighth bit of data has been latched in. If not, the DYBWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed DYBWR operation is initiated. While the DYBWR operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed DYBWR operation, and is a ‘0’ when it is completed. When the DYBWR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’.3 2 1 01  0  7  6  5  4MSb7  6  5  4  3  2  1  0  31 30 29      3  2MSbSIData Byte 132-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10   36 37 38 39 40 41 42 43 44 45 46 47CS#Figure 118  DYBWR command sequencePPB Read (PPBRD E2h)The instruction E2h is shifted into SI by the rising edges of the SCK signal, followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’) Then the 8-bit PPB access register contents are shifted out on SO.It is possible to read the same PPB access register continuously by providing multiples of eight clock cycles. The address of the PPB register does not increment so this is not a means to read the entire PPB array. Each location must be read with a separate PPB Read command. The maximum operating clock frequency for the PPB Read command is 133 MHz.7  6  5  4  3  2  1  0  31 30 29SI32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#DATA OUT 1SO                       High Impedance                                         7  6  5  4  3  2  1  0MSb3 2 1 0Figure 119  PPBRD command sequencePPB Program (PPBP E3h)Before the PPB Program (PPBP) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The PPBP command is entered by driving CS# to the logic LOW state, followed by the instruction, followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’).The PPBP command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation.CS# must be driven to the logic HIGH state after the last bit of address has been latched in. If not, the PPBP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PPBP operation is initiated. While the PPBP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PPBP operation, and is a ‘0’ when it is completed. When the PPBP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’.SO3  2  1  030 2931MSb7  6  5  4  3  2  1  0MSbSI32 bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  35  36  37  38  39CS #High ImpedanceFigure 120  PPBP command sequencePPB Erase (PPBE E4h)The PPB Erase (PPBE) command sets all PPB bits to ‘1’. Before the PPB Erase command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The instruction E4h is shifted into SI by the rising edges of the SCK signal.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. This will initiate the beginning of internal erase cycle, which involves the pre-programming and erase of the entire PPB memory array. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction, the PPB erase operation will not be executed.With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to check if the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed. Erase suspend is not allowed during PPB Erase.SO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7CS#Figure 121  PPB Erase command sequencePPB Lock Bit Read (PLBRD A7h)CS# SCK SI SOPhaseThe PPB Lock Bit Read (PLBRD) command allows the PPB Lock Register contents to be read out of SO. It is possible to read the PPB lock register continuously by providing multiples of eight clock cycles. The PPB Lock Register contents may only be read when the device is in standby state with no other operation in progress. It is recommended to check the Write-In Progress (WIP) bit of the Status Register before issuing a new command to the device.765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionRegister ReadRepeat Register ReadFigure 122   PPB Lock Register Read command sequencePPB Lock Bit Write (PLBWR A6h)The PPB Lock Bit Write (PLBWR) command clears the PPB Lock Register to ‘0’. Before the PLBWR command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The PLBWR command is entered by driving CS# to the logic LOW state, followed by the instruction.CS# must be driven to the logic HIGH state after the eighth bit of instruction has been latched in. If not, the PLBWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PLBWR operation is initiated. While the PLBWR operation is in progress, the Status Register may still be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PLBWR operation, and is a ‘0’ when it is completed. When the PLBWR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the PLBWR command is 133 MHz.SO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7CS#Figure 123   PPB Lock Bit Write command sequencePassword Read (PASSRD E7h)The correct password value may be read only after it is programmed and before the Password Mode has been selected by programming the Password Protection Mode bit to ‘0’ in the ASP Register (ASP[2]). After the Password Protection Mode is selected the PASSRD command is ignored.The PASSRD command is shifted into SI. Then the 64-bit Password is shifted out on the serial output SO, least significant byte first, most significant bit of each byte first. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the Password continuously by providing multiples of 64 clock cycles. The maximum operating clock frequency for the PASSRD command is 133 MHz.7  6  5  4SOHigh ImpedanceCS#1 06  5  4  3  27MSbSIInstructionSCK69 70 71 720  1  2  3  4  5  6  7  8  9  10  1158 57 56 7MSb               MSbPassword Least Sig. Byte FirstFigure 124  Password Read command sequencePassword Program (PASSP E8h)Before the Password Program (PASSP) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded, the device sets the Write Enable Latch (WEL) to enable the PASSP operation.The password can only be programmed before the Password Mode is selected by programming the Password Protection Mode bit to ‘0’ in the ASP Register (ASP[2]). After the Password Protection Mode is selected the PASSP command is ignored.The PASSP command is entered by driving CS# to the logic LOW state, followed by the instruction and the password data bytes on SI, least significant byte first, most significant bit of each byte first. The password is sixty-four (64) bits in length.CS# must be driven to the logic HIGH state after the sixty-fourth (64th) bit of data has been latched. If not, the PASSP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PASSP operation is initiated. While the PASSP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PASSP cycle, and is a ‘0’ when it is completed. The PASSP command can report a program error in the P_ERR bit of the status register.When the PASSP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the PASSP command is 133 MHz.CS#7  6  5  4  3  2  1  0MSbSIPasswordInstructionSCK68 69  70  710  1  2  3  4  5  6  7  8  9  106  559  58  57  56SOHigh Impedance7MSbFigure 125  Password Program command sequencePassword Unlock (PASSU E9h)The PASSU command is entered by driving CS# to the logic LOW state, followed by the instruction and the password data bytes on SI, least significant byte first, most significant bit of each byte first. The password is sixty-four (64) bits in length.CS# must be driven to the logic HIGH state after the sixty-fourth (64th) bit of data has been latched. If not, the PASSU command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PASSU operation is initiated. While the PASSU operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PASSU cycle, and is a ‘0’ when it is completed.If the PASSU command supplied password does not match the hidden password in the Password Register, an error is reported by setting the P_ERR bit to ‘1’. The WIP bit of the status register also remains set to ‘1’. It is necessary to use the CLSR command to clear the status register, the RESET command to software reset the device, or drive the RESET# input LOW to initiate a hardware reset, in order to return the P_ERR and WIP bits to ‘0’. This returns the device to standby state, ready for new commands such as a retry of the PASSU command.If the password does match, the PPB Lock bit is set to ‘1’. The maximum clock frequency for the PASSU command is 133 MHz.0  1  2  3  4  5  6  7  8  9  10CS#7MSb7  6  5  4  3  2  1  0SIPasswordInstructionSCK68 69  70 71MSbSOHigh Impedance6  559  58  57  56Figure 126  Password Unlock command sequenceReset commandsSoftware Reset command (RESET F0h)The Software Reset command (RESET) restores the device to its initial power up state, except for the volatile FREEZE bit in the Configuration register CR1[1] and the volatile PPB Lock bit in the PPB Lock Register. The Freeze bit and the PPB Lock bit will remain set at their last value prior to the software reset. To clear the FREEZE bit and set the PPB Lock bit to its protection mode selected power on state, a full power-on-reset sequence or hardware reset must be done. Note that the non-volatile bits in the configuration register, TBPROT, TBPARM, and BPNV, retain their previous state after a Software Reset. The Block Protection bits BP2, BP1, and BP0, in the status register will only be reset if they are configured as volatile via the BPNV bit in the Configuration Register (CR1[3]) and FREEZE is cleared to ‘0’. The software reset cannot be used to circumvent the FREEZE or PPB Lock bit protection mechanisms for the other security configuration bits. The reset command is executed when CS# is brought to HIGH state and requires tRPH time to execute.CS#0   1   2   3   4   5   6   7SCKInstructionSIFigure 127  Software Reset command sequenceMode Bit Reset (MBR FFh)The Mode Bit Reset (MBR) command can be used to return the device from continuous high performance read mode back to normal standby awaiting any new command. Because some device packages lack a hardware RESET# input and a device that is in a continuous high performance read mode may not recognize any normal SPI command, a system hardware reset or software reset command may not be recognized by the device. It is recommended to use the MBR command after a system reset when the RESET# signal is not available or, before sending a software reset, to ensure the device is released from continuous high performance read mode.The MBR command sends Ones on SI or IO0 for 8 SCK cycles. IO1 to IO3 are “don’t care” during these cycles.CSS #0  1  2  3  4  5  6  7SCKInstruction (FFh)SIHigh ImpedanceSOFigure 128  Mode Bit Reset command sequenceData integrity"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Dual I/O Read (DIOR BBh or 4DIOR BCh)",
        "Text": "Quad I/O Read (QIOR EBh or 4QIOR ECh)The instructionEBh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orEBh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orECh is followed by a 4-byte address (A31-A0)The Quad I/O Read command improves throughput with four I/O signals — IO0-IO3. It is similar to the Quad Output Read command but allows input of the address bits four bits per serial SCK clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices. The QUAD bit of the Configuration Register must be set (CR Bit1=1) to enable the Quad capability of S25FL128S and S25FL256S devices.The maximum operating clock frequency for Quad I/O Read is 104 MHz.For the Quad I/O Read command, there is a latency required after the mode bits (described below) before data begins shifting out of IO0-IO3. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to access data at the initial address. During latency cycles, the data value on IO0-IO3 are “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK and the latency code table (see Table 28). There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 26) or the Enhanced High Performance LC (EHPLC) table (see Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1). However, both latency code tables use the same latency values for the Quad I/O Read command.Following the latency period, the memory contents at the address given, is shifted out four bits at a time through IO0-IO3. Each nibble (4 bits) is shifted out at the SCK frequency by the falling edge of the SCK signal.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.Address jumps can be done without the need for additional Quad I/O Read instructions. This is controlled through the setting of the Mode bits (after the address sequence, as shown in Figure 82 or Figure 84). This added feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are “don’t care” (“x”). If the Mode bits equal Axh, then the device remains in Quad I/O High Performance Read Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the EBh or ECh instruction, as shown in Figure 83 or Figure 85; thus, eliminating eight cycles for the command sequence. The following sequence will release the device from Quad I/O High Performance Read mode; after which, the device can accept standard SPI commands:During the Quad I/O Read Command Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised HIGH the device will be released from Quad I/O High Performance Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0-IO3) are not set for a valid instruction sequence, then the device will be released from Quad I/O High Performance Read mode. Note that the two mode bit clock cycles and additional wait states (i.e., dummy cycles) allow the device’s internal circuitry latency time to access the initial address after the last address cycle that is clocked into IO0-IO3.It is important that the IO0-IO3 signals be set to high-impedance at or before the falling edge of the first data out clock. At higher clock speeds the time available to turn off the host outputs before the memory device begins to drive (bus turn around) is diminished. It is allowed and may be helpful in preventing IO0-IO3 signal contention, for the host system to turn off the IO0-IO3 signal outputs (make them high impedance) during the last “don’t care” mode cycle or during any dummy cycles.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate.5  17  3  7  1515  1  5  1IO2226  2626  2  6  1IO3237  37321IO14  0  4  0044  0IO0   7   6   5   4   3   2   1   0  202 cyclesData 1  Data 24 cyclesDummy2 cyclesMode6 cycles24 Bit Address8 cyclesInstructionSCK12  13  14  15  16  17  18  19  20  21  22  230   1   2   3   4   5   6   7   8CS#Figure 82   Quad I/O Read command sequence (3-byte address, EBh [ExtAdd = 0], LC = 00b)5  17   3   7   1515   1   5   1IO2   6   2   6   2226  2626   2   6   1IO3   7   3   7   3237  3732 cycles  2 cyclesData 1  Data 2CS#04   5   6   7   8   9   10  11  12  13  14SCK2 cycles  2 cyclesData N  Data N+16 cycles24 Bit Address2 cyclesMode4 cyclesDummy21IO0   4   0   4   0204  0404   0   4   0IO1   5   1   5   1Figure 83   Continuous Quad I/O Read command sequence (3-byte address), LC = 00b2515  1  5  1IO2306  26296  2  6  1IO3317  3737  3  7  15  1IO14  0  4  0044  0IO0   7   6   5   4   3   2   1   0  282 cyclesData 1  Data 24 cyclesDummy2 cyclesMode8 cycles32 Bit Address8 cyclesInstructionSCK14  15  16  17  18  19  20  21  22  23  24  250   1   2   3   4   5   6   7   8CS#Figure 84   Quad I/O Read command sequence(4-byte address, ECh or EBh [ExtAdd = 1], LC = 00b)7  3731IO3   7   3   7   36   2   6   1266  230IO2   6   2   6   25   1   5   1157   3   7   15  12 cyclesMode4   0   4   0044  028IO0   4   0   4   0294 cyclesDummyIO1   5   1   5   18 cycles32 Bit Address2 cycles  2 cyclesData N  Data N+1SCK6   7   8   9   10  11  12  13  14  15  160CS#2 cycles  2 cyclesData 1  Data 23Figure 85   Continuous Quad I/O Read command sequence (4-byte address), LC = 00bDDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)The instruction0Dh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or0Dh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or0Eh is followed by a 4-byte address (A31-A0)The DDR Fast Read command improves throughput by transferring address and data on both the falling and rising edge of SCK. It is similar to the Fast Read command but allows transfer of address and data on every edge of the clock.The maximum operating clock frequency for DDR Fast Read command is 80 MHz.For the DDR Fast Read command, there is a latency required after the last address bits are shifted into SI before data begins shifting out of SO. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Perfor- mance LC (EHPLC) table (see Table 29). The HPLC table does not provide cycles for mode bits so each DDR Fast Read command starts with the 8 bit instruction, followed by address, followed by a latency period.This latency period (dummy cycles) allows the device internal circuitry enough time to access data at the initial address. During the dummy cycles, the data value on SI is “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).Then the memory contents, at the address given, is shifted out, in DDR fashion, one bit at a time on each clock edge through SO. Each bit is shifted out at the SCK frequency by the rising and falling edge of the SCK signal.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.The EHPLC table does provide cycles for mode bits so a series of DDR Fast Read commands may eliminate the 8-bit instruction after the first DDR Fast Read command sends a mode bit pattern of complementary first and second Nibbles, e.g., A5h, 5Ah, 0Fh, etc., that indicates the following command will also be a DDR Fast Read command. The first DDR Fast Read command in a series starts with the 8-bit instruction, followed by address,followed by four cycles of mode bits, followed by a latency period. If the mode bit pattern is complementary the next command is assumed to be an additional DDR Fast Read command that does not provide instruction bits. That command starts with address, followed by mode bits, followed by latency.When the EHPLC table is used, address jumps can be done without the need for additional DDR Fast Read instruc- tions. This is controlled through the setting of the Mode bits (after the address sequence, as shown in Figure 86 and Figure 88. This added feature removes the need for the eight bit SDR instruction sequence to reduce initial access time (improves XIP performance). The Mode bits control the length of the next DDR Fast Read operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) then the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the 0Dh or 0Eh instruction, as shown in Figure 87 and Figure 89, thus, eliminating eight cycles from the command sequence. The following sequences will release the device from this continuous DDR Fast Read mode; after which, the device can accept standard SPI commands:During the DDR Fast Read command sequence, if the Mode bits are not complementary the next time CS# is raised HIGH the device will be released from the continuous DDR Fast Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (SI) are not set for a valid instruction sequence, then the device will be released from DDR Fast Read mode.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during any part of a Fast DDR Command.Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four IOs on a x4 device, both IOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition (101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details.IO0    7    6   5   4   3   2   1   0   2  2  1  0  7  6  5  4  3  2  1  0IO1                                                        7  6  5  4  3  2  1  0  7  64 cyclesper data1 cycDummy4 cyclesMode12 cycles24 Bit Address8 cyclesInstructionSCK0   1   2   3   4   5   6   7   8   19   20   21   22   23   24   25   26   27   28   29CS#Figure 86    DDR Fast Read initial access (3-byte address, 0Dh [ExtAdd = 0, EHPLC = 11b])197  6  5  4  3  2  1  0  7  6IO123  22  1  0  7  6  5  4  3  2  1  0IO04 cyclesper data1 cycDummy4 cyclesMode12 cycles24 Bit AddressSCK212018171615141312110CS#Figure 87    Continuous DDR Fast read subsequent access (3-byte address [ExtAdd = 0, EHPLC = 11b])7 61 05  4  3  27 61 05  4  3  27 6SO1 025 4 37 631 22 1 00123456SI          74 cycles per data4 cycles Dummy Optional DLP4 cycles Mode16 cycles 32b Add8 cycles InstructionSCK0   1   2   3   4   5   6   7   8   23   24   25   26   27   28   29   30   31   32   33   34   35   36CS#Figure 88    DDR Fast Read initial access (4-byte address, 0Eh or 0Dh [ExtAdd = 1], EHPLC = 01b)[54]7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0  7  6SO31  22  1  0  7  6  5  4  3  2  1  0SI4 cyclesper data4 cycles DummyOptional DLP4 cyclesMode16 cycles32b AddSCK282726252422  23212019181716150CS#Figure 89    Continuous DDR Fast Read subsequent access (4-byte address [ExtAdd = 1], EHPLC = 01b)[54]CS#0   1   2   3   4   5   6   7   8   23   24   25   26   27   28   29   30   31   32   33   34SCK8 cyclesInstruction16 cycles32b Add6 cyclesDummy4 cyclesper dataSI7   6   5   4   3   2   1   0  31 22 1  0SO7 6 5 4 3 2 1 0 7 6Figure 90    DDR Fast Read subsequent access (4-byte address, HPLC = 01b)NoteExample DLP of 34h (or 00110100).DDR Dual I/O Read (BDh, BEh)The instructionBDh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orBDh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orBEh is followed by a 4-byte address (A31-A0)Then the memory contents, at the address given, is shifted out, in a DDR fashion, two bits at a time on each clock edge through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency by the rising and falling edge of the SCK signal.The DDR Dual I/O Read command improves throughput with two I/O signals — IO0 (SI) and IO1 (SO). It is similar to the Dual I/O Read command but transfers two address, mode, or data bits on every edge of the clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices.The maximum operating clock frequency for DDR Dual I/O Read command is 80 MHz.For DDR Dual I/O Read commands, there is a latency required after the last address bits are shifted into IO0 and IO1, before data begins shifting out of IO0 and IO1. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Performance LC (EHPLC) table (see Table 29). The number of latency (dummy) clocks is deter- mined by the frequency of SCK (see Table 27 or Table 29). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).The HPLC table does not provide cycles for mode bits so each Dual I/O command starts with the 8 bit instruction, followed by address, followed by a latency period. This latency period allows the device’s internal circuitry enough time to access the initial address. During these latency cycles, the data value on SI (IO0) and SO (IO1) are “don’t care” and may be high impedance. When the Data Learning Pattern (DLP) is enabled the host system must not drive the IO signals during the dummy cycles. The IO signals must be left high impedance by the host so that the memory device can drive the DLP during the dummy cycles.The EHPLC table does provide cycles for mode bits so a series of Dual I/O DDR commands may eliminate the 8-bit instruction after the first command sends a complementary mode bit pattern, as shown in Figure 91 and Figure 93. This added feature removes the need for the eight bit SDR instruction sequence and dramatically reduces initial access times (improves XIP performance). The Mode bits control the length of the next DDR Dual I/O Read operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) the device transitions to Continuous DDR Dual I/O Read Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the BDh or BEh instruction, as shown in Figure 92, and thus, eliminating eight cycles from the command sequence. The following sequences will release the device from Continuous DDR Dual I/O Read mode; after which, the device can accept standard SPI commands:During the DDR Dual I/O Read command Sequence, if the Mode bits are not complementary the next time CS# is raised HIGH and then asserted LOW the device will be released from DDR Dual I/O Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0 and IO1) are not set for a valid instruction sequence, then the device will be released from DDR Dual I/O Read mode.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during Dual I/O DDR commands.Note that the memory devices may drive the IOs with a preamble prior to the first data value. The preamble is a data learning pattern (DLP) that is used by the host controller to optimize data capture at higher frequencies. The preamble DLP drives the IO bus for the four clock cycles immediately before data is output. The host must be sure to stop driving the IO bus prior to the time that the memory starts outputting the preamble.The preamble is intended to give the host controller an indication about the round trip time from when the host drives a clock edge to when the corresponding data value returns from the memory device. The host controller will skew the data capture point during the preamble period to optimize timing margins and then use the same skew time to capture the data during the rest of the read operation. The optimized capture point will be deter- mined during the preamble period of every read operation. This optimization strategy is intended to compensate for both the PVT (process, voltage, temperature) of both the memory device and the host controller as well as any system level delays caused by flight time on the PCB.Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four SIOs on a x4 device, both SIOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition(101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details.30 22 22  1  0  7  5  3  1  706  4  207  6  5  4  321 06  4  2  06IO131 22 31  7  5  317  6  5  4  30123456IO0          72 cycles per data5 cycles Dummy Optional DLP2 cycles Mode8 cycles 32b Add8 cycles InstructionSCK0    1    2    3    4    5    6    7    8   15   16   17   18   19   20   21   22   23   24   25CS#Figure 91   DDR Dual I/O Read initial access (4-byte address, BEh or BDh [ExtAdd = 1], EHPLC = 01b)7   6   5   4   3   2   1   0   7   5   3   1   731  22  3   1   7   5   3   1IO17   6   5   4   3   2   1   0   6   4   2   0   630  22  2   0   6   4   2   0IO02 cyclesper data5 cycles DummyOptional DLP2 cyclesMode8 cycles32b AddSCK17161581413121110980CS#Figure 92    Continuous DDR Dual I/O Read subsequent access (4-byte address, EHPLC = 01b)CS#012345678   15   16   17   18   19   20   21   22   23   24SCK8 cyclesInstruction8 cycles32b Add6 cyclesDummy2 cyclesper dataIO076543210   30   2  06  4  2  0  6IO1313 17  5  3  1  7  2Figure 93   DDR Dual I/O Read (4-byte address, BEh or BDh [ExtAdd = 1], HPLC = 00b)DDR Quad I/O Read (EDh, EEh)The Read DDR Quad I/O command improves throughput with four I/O signals - IO0-IO3. It is similar to the Quad I/O Read command but allows input of the address four bits on every edge of the clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices. The QUAD bit of the Configuration Register must be set (CR Bit1=1) to enable the Quad capability.The instructionEDh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orEDh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orEEh is followed by a 4-byte address (A31-A0)The address is followed by mode bits. Then the memory contents, at the address given, is shifted out, in a DDR fashion, with four bits at a time on each clock edge through IO0-IO3.The maximum operating clock frequency for Read DDR Quad I/O command is 80 MHz.For Read DDR Quad I/O, there is a latency required after the last address and mode bits are shifted into the IO0-IO3 signals before data begins shifting out of IO0-IO3. This latency period (dummy cycles) allows the device’s internal circuitry enough time to access the initial address. During these latency cycles, the data value on IO0-IO3 are “don’t care” and may be high impedance. When the Data Learning Pattern (DLP) is enabled the host system must not drive the IO signals during the dummy cycles. The IO signals must be left high impedance by the host so that the memory device can drive the DLP during the dummy cycles.There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Performance LC (EHPLC) table (see Table 29). The number of dummy cycles is determined by the frequency of SCK (see Table 27). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1).Both latency tables provide cycles for mode bits so a series of Quad I/O DDR commands may eliminate the 8 bit instruction after the first command sends a complementary mode bit pattern, as shown in Figure 94 and Figure 96. This feature removes the need for the eight bit SDR instruction sequence and dramatically reduces initial access times (improves XIP performance). The Mode bits control the length of the next Read DDR Quad I/O operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) the device transitions to Continuous Read DDR Quad I/O Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the EDh or EEh instruction, as shown in Figure 95 and Figure 97 thus, eliminating eight cycles from the command sequence. The following sequences will release the device from Continuous Read DDR Quad I/O mode; after which, the device can accept standard SPI commands:During the Read DDR Quad I/O Command Sequence, if the Mode bits are not complementary the next time CS# is raised HIGH and then asserted LOW the device will be released from Read DDR Quad I/O mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0, IO1, IO2, and IO3) are not set for a valid instruction sequence, then the device will be released from Read DDR Quad I/O mode.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during Quad I/O DDR commands.Note that the memory devices drive the IOs with a preamble prior to the first data value. The preamble is a pattern that is used by the host controller to optimize data capture at higher frequencies. The preamble drives the IO bus for the four clock cycles immediately before data is output. The host must be sure to stop driving the IO bus prior to the time that the memory starts outputting the preamble.The preamble is intended to give the host controller an indication about the round trip time from when the host drives a clock edge to when the corresponding data value returns from the memory device. The host controller will skew the data capture point during the preamble period to optimize timing margins and then use the same skew time to capture the data during the rest of the read operation. The optimized capture point will be deter- mined during the preamble period of every read operation. This optimization strategy is intended to compensate for both the PVT (process, voltage, temperature) of both the memory device and the host controller as well as any system level delays caused by flight time on the PCB.Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four SIOs on a x4 device, both SIOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition(101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details.6  2  6  2IO322  18  14  10  6  2  6  2IO25  1  5  121  17  13  9  5  1  5  1IO14  0  4  00   20  16  12  8  4  0  4  01234567IO0Data 17  3  7  3Data 071 cycleMode3 cyclesAddress8 cyclesInstructionSCK161512   13   1411101 cycle per data83 cycle DummyHigh-Z Bus Turn-around6543210CS#923  19  15  11  7  3  7  3Figure 94    DDR Quad I/O Read initial access (3-byte address, EDh [ExtAdd = 0], HPLC = 11b)3726262IO323   19   15   11   7373351515151IO222   18   14   10   6221   17   13   963 cycleAddress404040420   16   12   8IO0Data 1Data 01 cycle per dataIO11 cycleMode0SCK876543210CS#3 cycle DummyHigh-Z Bus Turn-around7Figure 95   Continuous DDR Quad I/O Read subsequent access (3-byte address, HPLC = 11b)CS#0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15   16   17   18   19   20   21SCK8 cycles Instruction4 cycles32 Bit Address1 cycle Mode7 cycle Dummy          1 cycle per dataHigh-Z Bus Turn-around   Optional Data Learning PatternData 0Data 1IO07    6   5   4   3   2   1   0  28 24 20 16 12  8  4  0  4  07  6  5  4  3  2  1  0  4  0  4  0IO1                               29  25 21 17 13  9  5  1  5  1            7  6  5  4  3  2  1  0  5  1  5  1IO2                               30  26 22 18 14 10  6  2  6  2            7  6  5  4  3  2  1  0  6  2  6  2IO3                               31  27 23 19 15 11  7  3  7  3            7  6  5  4  3  2  1  0  7  3  7  3Figure 96    DDR Quad I/O Read initial access (4-byte address, EEh or EDh [ExtAdd = 1], EHPLC = 01b)[55]7  6  5  4  3  2  1  0  7  3  7  331  27 23 19 15 11  7  3  7  3IO37  6  5  4  3  2  1  0  6  2  6  230  26 22 18 14 10  6  2  6  2IO27  6  5  4  3  2  1  0  5  1  5  129  25 21 17 13  9  5  1  5  1IO17  6  5  4  3  2  1  0  4  0  4  028  24 20 16 12  8  4  0  4  0IO0Data 1Data 01 cycle per data7 cycle DummyOptional Data Learning Pattern1 cycleMode  High-Z Bus Turn-around4 cycles32 Bit AddressSCK10   11   12   137    8    96543210CS#Figure 97   Continuous DDR Quad I/O Read subsequent access (4-byte address, EHPLC = 01b)[56]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "EBh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orEBh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orECh is followed by a 4-byte address (A31-A0)The Quad I/O Read command improves throughput with four I/O signals — IO0-IO3. It is similar to the Quad Output Read command but allows input of the address bits four bits per serial SCK clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices. The QUAD bit of the Configuration Register must be set (CR Bit1=1) to enable the Quad capability of S25FL128S and S25FL256S devices.The maximum operating clock frequency for Quad I/O Read is 104 MHz.For the Quad I/O Read command, there is a latency required after the mode bits (described below) before data begins shifting out of IO0-IO3. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to access data at the initial address. During latency cycles, the data value on IO0-IO3 are “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK and the latency code table (see Table 28). There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 26) or the Enhanced High Performance LC (EHPLC) table (see Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1). However, both latency code tables use the same latency values for the Quad I/O Read command.Following the latency period, the memory contents at the address given, is shifted out four bits at a time through IO0-IO3. Each nibble (4 bits) is shifted out at the SCK frequency by the falling edge of the SCK signal.The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely.Address jumps can be done without the need for additional Quad I/O Read instructions. This is controlled through the setting of the Mode bits (after the address sequence, as shown in Figure 82 or Figure 84). This added feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are “don’t care” (“x”). If the Mode bits equal Axh, then the device remains in Quad I/O High Performance Read Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the EBh or ECh instruction, as shown in Figure 83 or Figure 85; thus, eliminating eight cycles for the command sequence. The following sequence will release the device from Quad I/O High Performance Read mode; after which, the device can accept standard SPI commands:During the Quad I/O Read Command Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised HIGH the device will be released from Quad I/O High Performance Read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "EBh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "EBh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "ECh is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "The Quad I/O Read command improves throughput with four I/O signals — IO0-IO3. It is similar to the Quad Output Read command but allows input of the address bits four bits per serial SCK clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices. The QUAD bit of the Configuration Register must be set (CR Bit1=1) to enable the Quad capability of S25FL128S and S25FL256S devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "The maximum operating clock frequency for Quad I/O Read is 104 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "For the Quad I/O Read command, there is a latency required after the mode bits (described below) before data begins shifting out of IO0-IO3. This latency period (i.e., dummy cycles) allows the device’s internal circuitry enough time to access data at the initial address. During latency cycles, the data value on IO0-IO3 are “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK and the latency code table (see Table 28). There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 26) or the Enhanced High Performance LC (EHPLC) table (see Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1). However, both latency code tables use the same latency values for the Quad I/O Read command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Following the latency period, the memory contents at the address given, is shifted out four bits at a time through IO0-IO3. Each nibble (4 bits) is shifted out at the SCK frequency by the falling edge of the SCK signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Address jumps can be done without the need for additional Quad I/O Read instructions. This is controlled through the setting of the Mode bits (after the address sequence, as shown in Figure 82 or Figure 84). This added feature removes the need for the instruction sequence and greatly improves code execution (XIP). The upper nibble (bits 7-4) of the Mode bits control the length of the next Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble (bits 3-0) of the Mode bits are “don’t care” (“x”). If the Mode bits equal Axh, then the device remains in Quad I/O High Performance Read Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the EBh or ECh instruction, as shown in Figure 83 or Figure 85; thus, eliminating eight cycles for the command sequence. The following sequence will release the device from Quad I/O High Performance Read mode; after which, the device can accept standard SPI commands:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "During the Quad I/O Read Command Sequence, if the Mode bits are any value other than Axh, then the next time CS# is raised HIGH the device will be released from Quad I/O High Performance Read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0-IO3) are not set for a valid instruction sequence, then the device will be released from Quad I/O High Performance Read mode. Note that the two mode bit clock cycles and additional wait states (i.e., dummy cycles) allow the device’s internal circuitry latency time to access the initial address after the last address cycle that is clocked into IO0-IO3."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "It is important that the IO0-IO3 signals be set to high-impedance at or before the falling edge of the first data out clock. At higher clock speeds the time available to turn off the host outputs before the memory device begins to drive (bus turn around) is diminished. It is allowed and may be helpful in preventing IO0-IO3 signal contention, for the host system to turn off the IO0-IO3 signal outputs (make them high impedance) during the last “don’t care” mode cycle or during any dummy cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7  3  7  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6  2  6  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO0   7   6   5   4   3   2   1   0  20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Data 1  Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "24 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "12  13  14  15  16  17  18  19  20  21  22  23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "0   1   2   3   4   5   6   7   8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Figure 82   Quad I/O Read command sequence (3-byte address, EBh [ExtAdd = 0], LC = 00b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7   3   7   1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5   1   5   1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO2   6   2   6   2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6   2   6   1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO3   7   3   7   3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2 cycles  2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Data 1  Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4   5   6   7   8   9   10  11  12  13  14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2 cycles  2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Data N  Data N+1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "24 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO0   4   0   4   0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4   0   4   0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO1   5   1   5   1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Figure 83   Continuous Quad I/O Read command sequence (3-byte address), LC = 00b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6  2  6  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7  3  7  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO0   7   6   5   4   3   2   1   0  28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Data 1  Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "14  15  16  17  18  19  20  21  22  23  24  25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "0   1   2   3   4   5   6   7   8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Figure 84   Quad I/O Read command sequence(4-byte address, ECh or EBh [ExtAdd = 1], LC = 00b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO3   7   3   7   3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6   2   6   1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO2   6   2   6   2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5   1   5   1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "7   3   7   1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4   0   4   0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO0   4   0   4   0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "IO1   5   1   5   1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2 cycles  2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Data N  Data N+1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "6   7   8   9   10  11  12  13  14  15  16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "2 cycles  2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Data 1  Data 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad I/O Read (QIOR EBh or 4QIOR ECh)",
        "Text": "Figure 85   Continuous Quad I/O Read command sequence (4-byte address), LC = 00b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "0Dh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or0Dh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or0Eh is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "0Dh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "0Dh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "0Eh is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "The DDR Fast Read command improves throughput by transferring address and data on both the falling and rising edge of SCK. It is similar to the Fast Read command but allows transfer of address and data on every edge of the clock."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "The maximum operating clock frequency for DDR Fast Read command is 80 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "For the DDR Fast Read command, there is a latency required after the last address bits are shifted into SI before data begins shifting out of SO. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Perfor- mance LC (EHPLC) table (see Table 29). The HPLC table does not provide cycles for mode bits so each DDR Fast Read command starts with the 8 bit instruction, followed by address, followed by a latency period."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "This latency period (dummy cycles) allows the device internal circuitry enough time to access data at the initial address. During the dummy cycles, the data value on SI is “don’t care” and may be high impedance. The number of dummy cycles is determined by the frequency of SCK (Table 28). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Then the memory contents, at the address given, is shifted out, in DDR fashion, one bit at a time on each clock edge through SO. Each bit is shifted out at the SCK frequency by the rising and falling edge of the SCK signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "The EHPLC table does provide cycles for mode bits so a series of DDR Fast Read commands may eliminate the 8-bit instruction after the first DDR Fast Read command sends a mode bit pattern of complementary first and second Nibbles, e.g., A5h, 5Ah, 0Fh, etc., that indicates the following command will also be a DDR Fast Read command. The first DDR Fast Read command in a series starts with the 8-bit instruction, followed by address,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "followed by four cycles of mode bits, followed by a latency period. If the mode bit pattern is complementary the next command is assumed to be an additional DDR Fast Read command that does not provide instruction bits. That command starts with address, followed by mode bits, followed by latency."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "When the EHPLC table is used, address jumps can be done without the need for additional DDR Fast Read instruc- tions. This is controlled through the setting of the Mode bits (after the address sequence, as shown in Figure 86 and Figure 88. This added feature removes the need for the eight bit SDR instruction sequence to reduce initial access time (improves XIP performance). The Mode bits control the length of the next DDR Fast Read operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) then the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the 0Dh or 0Eh instruction, as shown in Figure 87 and Figure 89, thus, eliminating eight cycles from the command sequence. The following sequences will release the device from this continuous DDR Fast Read mode; after which, the device can accept standard SPI commands:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "During the DDR Fast Read command sequence, if the Mode bits are not complementary the next time CS# is raised HIGH the device will be released from the continuous DDR Fast Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (SI) are not set for a valid instruction sequence, then the device will be released from DDR Fast Read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "During the DDR Fast Read command sequence, if the Mode bits are not complementary the next time CS# is raised HIGH the device will be released from the continuous DDR Fast Read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (SI) are not set for a valid instruction sequence, then the device will be released from DDR Fast Read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during any part of a Fast DDR Command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four IOs on a x4 device, both IOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition (101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "IO0    7    6   5   4   3   2   1   0   2  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "IO1                                                        7  6  5  4  3  2  1  0  7  6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "1 cyc"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "12 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "24 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "0   1   2   3   4   5   6   7   8   19   20   21   22   23   24   25   26   27   28   29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Figure 86    DDR Fast Read initial access (3-byte address, 0Dh [ExtAdd = 0, EHPLC = 11b])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "19"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "7  6  5  4  3  2  1  0  7  6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "23  22  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "1 cyc"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "12 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "24 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Figure 87    Continuous DDR Fast read subsequent access (3-byte address [ExtAdd = 0, EHPLC = 11b])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "7 6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "5  4  3  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "7 6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "5  4  3  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "7 6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "5 4 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "7 6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "31 22 1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SI          7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles Dummy Optional DLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "16 cycles 32b Add"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "8 cycles Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "0   1   2   3   4   5   6   7   8   23   24   25   26   27   28   29   30   31   32   33   34   35   36"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Figure 88    DDR Fast Read initial access (4-byte address, 0Eh or 0Dh [ExtAdd = 1], EHPLC = 01b)[54]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0  7  6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "31  22  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Optional DLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "16 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "32b Add"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "28"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "26"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "24"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "22  23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "19"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Figure 89    Continuous DDR Fast Read subsequent access (4-byte address [ExtAdd = 1], EHPLC = 01b)[54]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "0   1   2   3   4   5   6   7   8   23   24   25   26   27   28   29   30   31   32   33   34"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "16 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "32b Add"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "6 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "7   6   5   4   3   2   1   0  31 22 1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "7 6 5 4 3 2 1 0 7 6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Figure 90    DDR Fast Read subsequent access (4-byte address, HPLC = 01b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Example DLP of 34h (or 00110100)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh)",
        "Text": "Example DLP of 34h (or 00110100)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "BDh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orBDh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orBEh is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "BDh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "BDh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "BEh is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "Then the memory contents, at the address given, is shifted out, in a DDR fashion, two bits at a time on each clock edge through IO0 (SI) and IO1 (SO). Two bits are shifted out at the SCK frequency by the rising and falling edge of the SCK signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "The DDR Dual I/O Read command improves throughput with two I/O signals — IO0 (SI) and IO1 (SO). It is similar to the Dual I/O Read command but transfers two address, mode, or data bits on every edge of the clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "The maximum operating clock frequency for DDR Dual I/O Read command is 80 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "For DDR Dual I/O Read commands, there is a latency required after the last address bits are shifted into IO0 and IO1, before data begins shifting out of IO0 and IO1. There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Performance LC (EHPLC) table (see Table 29). The number of latency (dummy) clocks is deter- mined by the frequency of SCK (see Table 27 or Table 29). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "The HPLC table does not provide cycles for mode bits so each Dual I/O command starts with the 8 bit instruction, followed by address, followed by a latency period. This latency period allows the device’s internal circuitry enough time to access the initial address. During these latency cycles, the data value on SI (IO0) and SO (IO1) are “don’t care” and may be high impedance. When the Data Learning Pattern (DLP) is enabled the host system must not drive the IO signals during the dummy cycles. The IO signals must be left high impedance by the host so that the memory device can drive the DLP during the dummy cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "The EHPLC table does provide cycles for mode bits so a series of Dual I/O DDR commands may eliminate the 8-bit instruction after the first command sends a complementary mode bit pattern, as shown in Figure 91 and Figure 93. This added feature removes the need for the eight bit SDR instruction sequence and dramatically reduces initial access times (improves XIP performance). The Mode bits control the length of the next DDR Dual I/O Read operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) the device transitions to Continuous DDR Dual I/O Read Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the BDh or BEh instruction, as shown in Figure 92, and thus, eliminating eight cycles from the command sequence. The following sequences will release the device from Continuous DDR Dual I/O Read mode; after which, the device can accept standard SPI commands:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "During the DDR Dual I/O Read command Sequence, if the Mode bits are not complementary the next time CS# is raised HIGH and then asserted LOW the device will be released from DDR Dual I/O Read mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0 and IO1) are not set for a valid instruction sequence, then the device will be released from DDR Dual I/O Read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "During the DDR Dual I/O Read command Sequence, if the Mode bits are not complementary the next time CS# is raised HIGH and then asserted LOW the device will be released from DDR Dual I/O Read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0 and IO1) are not set for a valid instruction sequence, then the device will be released from DDR Dual I/O Read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during Dual I/O DDR commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "Note that the memory devices may drive the IOs with a preamble prior to the first data value. The preamble is a data learning pattern (DLP) that is used by the host controller to optimize data capture at higher frequencies. The preamble DLP drives the IO bus for the four clock cycles immediately before data is output. The host must be sure to stop driving the IO bus prior to the time that the memory starts outputting the preamble."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "The preamble is intended to give the host controller an indication about the round trip time from when the host drives a clock edge to when the corresponding data value returns from the memory device. The host controller will skew the data capture point during the preamble period to optimize timing margins and then use the same skew time to capture the data during the rest of the read operation. The optimized capture point will be deter- mined during the preamble period of every read operation. This optimization strategy is intended to compensate for both the PVT (process, voltage, temperature) of both the memory device and the host controller as well as any system level delays caused by flight time on the PCB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four SIOs on a x4 device, both SIOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "(101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "30 22 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "2  1  0  7  5  3  1  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "6  4  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "7  6  5  4  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "6  4  2  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "31 22 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "1  7  5  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "7  6  5  4  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "IO0          7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "2 cycles per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "5 cycles Dummy Optional DLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "2 cycles Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "8 cycles 32b Add"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "8 cycles Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "0    1    2    3    4    5    6    7    8   15   16   17   18   19   20   21   22   23   24   25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "Figure 91   DDR Dual I/O Read initial access (4-byte address, BEh or BDh [ExtAdd = 1], EHPLC = 01b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "7   6   5   4   3   2   1   0   7   5   3   1   7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "31  22  3   1   7   5   3   1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "7   6   5   4   3   2   1   0   6   4   2   0   6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "30  22  2   0   6   4   2   0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "5 cycles Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "Optional DLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "32b Add"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "Figure 92    Continuous DDR Dual I/O Read subsequent access (4-byte address, EHPLC = 01b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "8   15   16   17   18   19   20   21   22   23   24"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "32b Add"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "6 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "2 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "0   30   2  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "6  4  2  0  6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "3 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "7  5  3  1  7  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Dual I/O Read (BDh, BEh)",
        "Text": "Figure 93   DDR Dual I/O Read (4-byte address, BEh or BDh [ExtAdd = 1], HPLC = 00b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "The Read DDR Quad I/O command improves throughput with four I/O signals - IO0-IO3. It is similar to the Quad I/O Read command but allows input of the address four bits on every edge of the clock. In some applications, the reduced instruction overhead might allow for code execution (XIP) directly from S25FL128S and S25FL256S devices. The QUAD bit of the Configuration Register must be set (CR Bit1=1) to enable the Quad capability."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "EDh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) orEDh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) orEEh is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "EDh (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "EDh (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "EEh is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "The address is followed by mode bits. Then the memory contents, at the address given, is shifted out, in a DDR fashion, with four bits at a time on each clock edge through IO0-IO3."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "The maximum operating clock frequency for Read DDR Quad I/O command is 80 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "For Read DDR Quad I/O, there is a latency required after the last address and mode bits are shifted into the IO0-IO3 signals before data begins shifting out of IO0-IO3. This latency period (dummy cycles) allows the device’s internal circuitry enough time to access the initial address. During these latency cycles, the data value on IO0-IO3 are “don’t care” and may be high impedance. When the Data Learning Pattern (DLP) is enabled the host system must not drive the IO signals during the dummy cycles. The IO signals must be left high impedance by the host so that the memory device can drive the DLP during the dummy cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "There are different ordering part numbers that select the latency code table used for this command, either the High Performance LC (HPLC) table (see Table 27) or the Enhanced High Performance LC (EHPLC) table (see Table 29). The number of dummy cycles is determined by the frequency of SCK (see Table 27). The number of dummy cycles is set by the LC bits in the Configuration Register (CR1)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Both latency tables provide cycles for mode bits so a series of Quad I/O DDR commands may eliminate the 8 bit instruction after the first command sends a complementary mode bit pattern, as shown in Figure 94 and Figure 96. This feature removes the need for the eight bit SDR instruction sequence and dramatically reduces initial access times (improves XIP performance). The Mode bits control the length of the next Read DDR Quad I/O operation through the inclusion or exclusion of the first byte instruction code. If the upper nibble (IO[7:4]) and lower nibble (IO[3:0]) of the Mode bits are complementary (i.e., 5h and Ah) the device transitions to Continuous Read DDR Quad I/O Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the EDh or EEh instruction, as shown in Figure 95 and Figure 97 thus, eliminating eight cycles from the command sequence. The following sequences will release the device from Continuous Read DDR Quad I/O mode; after which, the device can accept standard SPI commands:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "During the Read DDR Quad I/O Command Sequence, if the Mode bits are not complementary the next time CS# is raised HIGH and then asserted LOW the device will be released from Read DDR Quad I/O mode.During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0, IO1, IO2, and IO3) are not set for a valid instruction sequence, then the device will be released from Read DDR Quad I/O mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "During the Read DDR Quad I/O Command Sequence, if the Mode bits are not complementary the next time CS# is raised HIGH and then asserted LOW the device will be released from Read DDR Quad I/O mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "During any operation, if CS# toggles HIGH to LOW to HIGH for eight cycles (or less) and data input (IO0, IO1, IO2, and IO3) are not set for a valid instruction sequence, then the device will be released from Read DDR Quad I/O mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "The address can start at any byte location of the memory array. The address is automatically incremented to the next higher address in sequential order after each byte of data is shifted out. The entire memory can therefore be read out with one single read instruction and address 000000h provided. When the highest address is reached, the address counter will wrap around and roll back to 000000h, allowing the read sequence to be continued indefinitely."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "CS# should not be driven HIGH during mode or dummy bits as this may make the mode bits indeterminate. The HOLD function is not valid during Quad I/O DDR commands."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Note that the memory devices drive the IOs with a preamble prior to the first data value. The preamble is a pattern that is used by the host controller to optimize data capture at higher frequencies. The preamble drives the IO bus for the four clock cycles immediately before data is output. The host must be sure to stop driving the IO bus prior to the time that the memory starts outputting the preamble."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "The preamble is intended to give the host controller an indication about the round trip time from when the host drives a clock edge to when the corresponding data value returns from the memory device. The host controller will skew the data capture point during the preamble period to optimize timing margins and then use the same skew time to capture the data during the rest of the read operation. The optimized capture point will be deter- mined during the preamble period of every read operation. This optimization strategy is intended to compensate for both the PVT (process, voltage, temperature) of both the memory device and the host controller as well as any system level delays caused by flight time on the PCB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Although the data learning pattern (DLP) is programmable, the following example shows example of the DLP of 34h. The DLP 34h (or 00110100) will be driven on each of the active outputs (i.e. all four SIOs on a x4 device, both SIOs on a x2 device and the single SO output on a x1 device). This pattern was chosen to cover both DC and AC data transition scenarios. The two DC transition scenarios include data low for a long period of time (two half clocks) followed by a high going transition (001) and the complementary low going transition (110). The two AC transition scenarios include data low for a short period of time (one half clock) followed by a high going transition"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "(101) and the complementary low going transition (010). The DC transitions will typically occur with a starting point closer to the supply rail than the AC transitions that may not have fully settled to their steady state (DC) levels. In many cases the DC transitions will bound the beginning of the data valid period and the AC transitions will bound the ending of the data valid period. These transitions will allow the host controller to identify the beginning and ending of the valid data eye. Once the data eye has been characterized the optimal data capture point can be chosen. See “SPI DDR Data Learning Registers” on page 60 for more details."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "22  18  14  10  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "21  17  13  9  5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "0   20  16  12  8  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Data 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1 cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "8 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "12   13   14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1 cycle per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3 cycle Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "High-Z Bus Turn-around"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "23  19  15  11  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Figure 94    DDR Quad I/O Read initial access (3-byte address, EDh [ExtAdd = 0], HPLC = 11b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "23   19   15   11   7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "22   18   14   10   6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "21   17   13   9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3 cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "20   16   12   8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Data 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1 cycle per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1 cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3 cycle Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "High-Z Bus Turn-around"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Figure 95   Continuous DDR Quad I/O Read subsequent access (3-byte address, HPLC = 11b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15   16   17   18   19   20   21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "8 cycles Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1 cycle Mode"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7 cycle Dummy          1 cycle per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "High-Z Bus Turn-around   Optional Data Learning Pattern"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Data 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7    6   5   4   3   2   1   0  28 24 20 16 12  8  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7  6  5  4  3  2  1  0  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO1                               29  25 21 17 13  9  5  1  5  1            7  6  5  4  3  2  1  0  5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO2                               30  26 22 18 14 10  6  2  6  2            7  6  5  4  3  2  1  0  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO3                               31  27 23 19 15 11  7  3  7  3            7  6  5  4  3  2  1  0  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Figure 96    DDR Quad I/O Read initial access (4-byte address, EEh or EDh [ExtAdd = 1], EHPLC = 01b)[55]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7  6  5  4  3  2  1  0  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "31  27 23 19 15 11  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7  6  5  4  3  2  1  0  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "30  26 22 18 14 10  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7  6  5  4  3  2  1  0  5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "29  25 21 17 13  9  5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7  6  5  4  3  2  1  0  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "28  24 20 16 12  8  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Data 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Data 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1 cycle per data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7 cycle Dummy"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Optional Data Learning Pattern"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1 cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Mode  High-Z Bus Turn-around"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4 cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "10   11   12   13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "7    8    9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DDR Quad I/O Read (EDh, EEh)",
        "Text": "Figure 97   Continuous DDR Quad I/O Read subsequent access (4-byte address, EHPLC = 01b)[56]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program flash array commands",
        "Text": "Program granularityAutomatic ECCEach 16-byte aligned and 16-byte length Programming Block has an automatic Error Correction Code (ECC) value. The data block plus ECC form an ECC unit. In combination with Error Detection and Correction (EDC) logic the ECC is used to detect and correct any single bit error found during a read access. When data is first programmed within an ECC unit the ECC value is set for the entire ECC unit. If the same ECC unit is programmed more than once the ECC value is changed to disable the Error Detection and Correction (EDC) function. A sector erase is needed to again enable Automatic ECC on that Programming Block. The 16 byte Program Block is the smallest program granularity on which Automatic ECC is enabled.These are automatic operations transparent to the user. The transparency of the Automatic ECC feature enhances data accuracy for typical programming operations which write data once to each ECC unit but, facili- tates software compatibility to previous generations of FL-S family of products by allowing for single byte programming and bit walking in which the same ECC unit is programmed more than once. When an ECC unit has Automatic ECC disabled, EDC is not done on data read from the ECC unit location.An ECC status register is provided for determining if ECC is enabled on an ECC unit and whether any errors have been detected and corrected in the ECC unit data or the ECC (See “ECC Status Register (ECCSR)” on page 58.) The ECC Status Register Read (ECCRD) command is used to read the ECC status on any ECC unit.EDC is applied to all parts of the Flash address spaces other than registers. An ECC is calculated for each group of bytes protected and the ECC is stored in a hidden area related to the group of bytes. The group of protected bytes and the related ECC are together called an ECC unit.ECC is calculated for each 16 byte aligned and length ECC unit.NoteExample DLP of 34h (or 00110100).Example DLP of 34h (or 00110100).Single Bit EDC is supported with 8 ECC bits per ECC unit, plus ‘1’ bit for an ECC disable Flag.Sector erase resets all ECC bits and ECC disable flags in a sector to the default state (enabled).ECC is programmed as part of the standard Program commands operation.ECC is disabled automatically if multiple programming operations are done on the same ECC unit.Single byte programming or bit walking is allowed but disables ECC on the second program to the same 16-byte ECC unit.The ECC disable flag is programmed when ECC is disabled.To re-enable ECC for an ECC unit that has been disabled, the Sector that includes the ECC unit must be erased.To ensure the best data integrity provided by EDC, each ECC unit should be programmed only once so that ECC is stored for that unit and not disabled.The calculation, programming, and disabling of ECC is done automatically as part of a programming operation. The detection and correction, if needed, is done automatically as part of read operations. The host system sees only corrected data from a read operation.ECC protects the OTP region - however a second program operation on the same ECC unit will disable ECC permanently on that ECC unit (OTP is one time programmable, hence an erase operation to re-enable the ECC enable/indicator bit is prohibited).Page programmingPage Programming is done by loading a Page Buffer with data to be programmed and issuing a programming command to move data from the buffer to the memory array. This sets an upper limit on the amount of data that can be programmed with a single programming command. Page Programming allows up to a page size (either 256- or 512-bytes) to be programmed in one operation. The page size is determined by the Ordering Part Number (OPN). The page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. For the very best performance, programming should be done in full pages of512-bytes aligned on 512-byte boundaries with each Page being programmed only once.Single byte programmingSingle Byte Programming allows full backward compatibility to the standard SPI Page Programming (PP) command by allowing a single byte to be programmed anywhere in the memory array. While single byte programming is supported, this will disable Automatic ECC on the 16 byte ECC unit where the byte is located.Page Program (PP 02h or 4PP 12h)The Page Program (PP) commands allows bytes to be programmed in the memory (changing bits from 1 to 0). Before the Page Program (PP) commands can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded successfully, the device sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The instruction02h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or02h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or12h is followed by a 4-byte address (A31-A0)and at least one data byte on SI. Depending on the device OPN, the page size can either be 256 or 512 bytes. Up to a page can be provided on SI after the 3-byte address with instruction 02h or 4-byte address with instruction 12h has been provided. If the 9 least significant address bits (A8-A0) are not all ‘0’, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 9 least significant bits (A8-A0) are all ‘0’) i.e., the address wraps within the page aligned address bound- aries. This is a result of only requiring the user to enter one single page address to cover the entire page boundary.If less than a page of data is sent to the device, these data bytes will be programmed in sequence, starting at the provided address within the page, without having any affect on the other bytes of the same page.For optimized timings, using the Page Program (PP) command to load the entire page size program buffer within the page boundary will save overall programming time versus loading less than a page size into the program buffer.7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0MSb             MSb               MSbSIData Byte 512Data Byte 3Data Byte 2SCK40 41 42 43 44 45 46 47 48 49 59 51 52 53 54 55CS#3  2  1  0  7  6  5  4  3  2  1  0MSb23 22 21MSbSIData Byte 124-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39CS#The programming process is managed by the flash memory device internal control logic. After a programming command is issued, the programming operation status can be checked using the Read Status Register-1 command. The WIP bit (SR1[0]) will indicate when the programming operation is completed. The P_ERR bit (SR1[6]) will indicate if an error occurs in the programming operation that prevents successful completion of programming.7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0MSb             MSb               MSbSIData Byte 512Data Byte 3Data Byte 2SCK48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63CS#31 30 29   3  2  1  0  7  6  5  4  3  2  1  0MSb           MSbSIData Byte 132-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#41204121412241234124412541264127Figure 98   Page Program (PP) command sequence (3-byte address, 02h)41284129413041314132413341344135Figure 99   Page Program (4PP) command sequence (4-byte address, 12h)Quad Page Program (QPP 32h or 38h, or 4QPP 34h)The Quad-input Page Program (QPP) command allows bytes to be programmed in the memory (changing bits from ‘1’ to ‘0’). The Quad-input Page Program (QPP) command allows up to a page size (either 256- or 512-bytes) of data to be loaded into the Page Buffer using four signals: IO0-IO3. QPP can improve performance for PROM Programmer and applications that have slower clock speeds (< 12 MHz) by loading 4-bits of data per clock cycle. Systems with faster clock speeds do not realize as much benefit for the QPP command since the inherent page program time becomes greater than the time it takes to clock-in the data. The maximum frequency for the QPP command is 80 MHz.To use Quad Page Program the Quad Enable Bit in the Configuration Register must be set (QUAD=1). A Write Enable command must be executed before the device will accept the QPP command (Status Register 1, WEL=1).The instruction32h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or32h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or38h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or38h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or34h is followed by a 4-byte address (A31-A0)and at least one data byte, into the IO signals. Data must be programmed at previously erased (FFh) memory locations.The programming page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. This insures that Automatic ECC is not disabled.12Byte 509 Byte 510Byte 511 Byte 512IO37  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3*  *  *Byte 5Byte 6*Byte 7*Byte 8*Byte 9 Byte 10 Byte 11 Byte 12*   *   *   *7 3***MSb0  4  0  4  0  4  01  5 1  56 1  5 1CS#0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39SCKInstruction24-Bit AddressIO023 22 21   3  2  1  0  4IO1                                       *                         556IO2                                     6  2  6  2  6  2  6  2IO3                                     7  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4CS#40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55SCKIO0              4 0IO1      5  14  0  4  0  4  0  4  0  4  0  4  0  4  05  1  5  1  5  1  5  1  5  1  5  1  5  1IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  24 0  4 0  45 1 5 1  56 2 6 2  60124 0All other functions of QPP are identical to Page Program. The QPP command sequence is shown in Figure 100.536537538539540541542543Figure 100   Quad 512-Byte Page Program command sequence (3-byte address, 32h or 38h)Byte 253 Byte 254Byte 255 Byte 256*MSb7 3 7 3*  **   *   *   *Byte 9 Byte 10 Byte 11 Byte 12*Byte 8*Byte 7*Byte 6*Byte 5IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3*  *IO1                                       *                         5  1  5  1  56  1  5  1IO2                                     6  2  6  2  6  2  6  2IO3                                     7  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4CS#40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55SCKIO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  1   5  1  5  1  5  1  5  1IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2   6  2  6  2  6  2  6  223 22 21   3  2  1  0  4  0  4  0  4  0  4  0IO024-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39CS#Byte  Byte  Byte  Byte*MSb                                     509   510   511   512*****   *   *   *   *Byte 8 Byte 9 Byte 10 Byte 11 Byte 12*  *Byte 6 Byte 7*Byte 5CS#48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63SCKIO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  1   5  1  5  1  5  1  5  1IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2   6  2  6  2  6  2  6  2IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3  7  37  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4IO30  4  0  4  0  4  01  5 1  56 1  5 16  2  6  2  6  2  6  23  2 1 0  457  6  5  4  3  2  1  0 31 30 29*           *IO0IO1 IO232-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#280281282283284285286287                                                                                                                        Figure 101   Quad 256-byte Page Program command sequence (3-byte address, 32h or 38h)544545546547548549550551Figure 102   Quad 512-byte Page Program command sequence (4-byte address, 34h or 32h or 38h [ExtAdd = 1])Byte  Byte  Byte  Byte*MSb                                     253   254   255   256*****   *   *   *   *Byte 8 Byte 9 Byte 10 Byte 11 Byte 12*  *Byte 6 Byte 7*Byte 5IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3  7  35  1  5  1  5  1  5  16  2  6  2  6  2  6  2IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2IO1             *                          *                         5  1  5  1  56  1  5  1IO2                                     6  2  6  2  6  2  6  2IO3                                     7  3  7  3  7  3  7  3B*yte 1 B*yte 2 B*yte 3 B*yte 4CS#48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63SCKIO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  17  6  5  4  3  2  1  0  31 30 29   3  2  1  0  4  0  4  0  4  0  4  0IO032-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#288289290291292293294295Figure 103   Quad 256-byte Page Program command sequence (4-Byte Address, 34h or 32h or 38h [ExtAdd=1])Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)The Program Suspend command allows the system to interrupt a programming operation and then read from any other non-erase-suspended sector or non-program-suspended-page. Program Suspend is valid only during a programming operation.Commands allowed after the Program Suspend command is issued:Read Status Register 1 (RDSR1 05h)Read Status Register 2 (RDSR2 07h)The Write in Progress (WIP) bit in Status Register 1 (SR1[0]) must be checked to know when the programming operation has stopped. The Program Suspend Status bit in the Status Register-2 (SR2[0]) can be used to determine if a programming operation has been suspended or was completed at the time WIP changes to ‘0’. The time required for the suspend operation to complete is tPSL, see Table 42.See Table 52 for the commands allowed while programming is suspend.The Program Resume command 8Ah must be written to resume the programming operation after a Program Suspend. If the programming operation was completed during the suspend operation, a resume command is not needed and has no effect if issued. Program Resume commands will be ignored unless a Program operation is suspended.After a Program Resume command is issued, the WIP bit in the Status Register-1 will be set to a ‘1’ and the programming operation will resume. Program operations may be interrupted as often as necessary e.g., a program suspend command could immediately follow a program resume command but, in order for a program operation to progress to completion there must be some periods of time between resume and the next suspend command greater than or equal to tPRS. See Table 42.07SO7  6  5Read Status0SI    7   6   5   4   3   2   1   0      7   6Prog. Suspend Mode CommandProgram Suspend InstructionCS#SCKtPSLtPSLFigure 104  Program Suspend command sequenceResume ProgrammingSO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstruction (8Ah)SCK0  1  2  3  4  5  6  7CS#Figure 105  Program Resume command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program granularity",
        "Text": "Automatic ECCEach 16-byte aligned and 16-byte length Programming Block has an automatic Error Correction Code (ECC) value. The data block plus ECC form an ECC unit. In combination with Error Detection and Correction (EDC) logic the ECC is used to detect and correct any single bit error found during a read access. When data is first programmed within an ECC unit the ECC value is set for the entire ECC unit. If the same ECC unit is programmed more than once the ECC value is changed to disable the Error Detection and Correction (EDC) function. A sector erase is needed to again enable Automatic ECC on that Programming Block. The 16 byte Program Block is the smallest program granularity on which Automatic ECC is enabled.These are automatic operations transparent to the user. The transparency of the Automatic ECC feature enhances data accuracy for typical programming operations which write data once to each ECC unit but, facili- tates software compatibility to previous generations of FL-S family of products by allowing for single byte programming and bit walking in which the same ECC unit is programmed more than once. When an ECC unit has Automatic ECC disabled, EDC is not done on data read from the ECC unit location.An ECC status register is provided for determining if ECC is enabled on an ECC unit and whether any errors have been detected and corrected in the ECC unit data or the ECC (See “ECC Status Register (ECCSR)” on page 58.) The ECC Status Register Read (ECCRD) command is used to read the ECC status on any ECC unit.EDC is applied to all parts of the Flash address spaces other than registers. An ECC is calculated for each group of bytes protected and the ECC is stored in a hidden area related to the group of bytes. The group of protected bytes and the related ECC are together called an ECC unit.ECC is calculated for each 16 byte aligned and length ECC unit.NoteExample DLP of 34h (or 00110100).Example DLP of 34h (or 00110100).Single Bit EDC is supported with 8 ECC bits per ECC unit, plus ‘1’ bit for an ECC disable Flag.Sector erase resets all ECC bits and ECC disable flags in a sector to the default state (enabled).ECC is programmed as part of the standard Program commands operation.ECC is disabled automatically if multiple programming operations are done on the same ECC unit.Single byte programming or bit walking is allowed but disables ECC on the second program to the same 16-byte ECC unit.The ECC disable flag is programmed when ECC is disabled.To re-enable ECC for an ECC unit that has been disabled, the Sector that includes the ECC unit must be erased.To ensure the best data integrity provided by EDC, each ECC unit should be programmed only once so that ECC is stored for that unit and not disabled.The calculation, programming, and disabling of ECC is done automatically as part of a programming operation. The detection and correction, if needed, is done automatically as part of read operations. The host system sees only corrected data from a read operation.ECC protects the OTP region - however a second program operation on the same ECC unit will disable ECC permanently on that ECC unit (OTP is one time programmable, hence an erase operation to re-enable the ECC enable/indicator bit is prohibited).Page programmingPage Programming is done by loading a Page Buffer with data to be programmed and issuing a programming command to move data from the buffer to the memory array. This sets an upper limit on the amount of data that can be programmed with a single programming command. Page Programming allows up to a page size (either 256- or 512-bytes) to be programmed in one operation. The page size is determined by the Ordering Part Number (OPN). The page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. For the very best performance, programming should be done in full pages of512-bytes aligned on 512-byte boundaries with each Page being programmed only once.Single byte programmingSingle Byte Programming allows full backward compatibility to the standard SPI Page Programming (PP) command by allowing a single byte to be programmed anywhere in the memory array. While single byte programming is supported, this will disable Automatic ECC on the 16 byte ECC unit where the byte is located."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "Each 16-byte aligned and 16-byte length Programming Block has an automatic Error Correction Code (ECC) value. The data block plus ECC form an ECC unit. In combination with Error Detection and Correction (EDC) logic the ECC is used to detect and correct any single bit error found during a read access. When data is first programmed within an ECC unit the ECC value is set for the entire ECC unit. If the same ECC unit is programmed more than once the ECC value is changed to disable the Error Detection and Correction (EDC) function. A sector erase is needed to again enable Automatic ECC on that Programming Block. The 16 byte Program Block is the smallest program granularity on which Automatic ECC is enabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "These are automatic operations transparent to the user. The transparency of the Automatic ECC feature enhances data accuracy for typical programming operations which write data once to each ECC unit but, facili- tates software compatibility to previous generations of FL-S family of products by allowing for single byte programming and bit walking in which the same ECC unit is programmed more than once. When an ECC unit has Automatic ECC disabled, EDC is not done on data read from the ECC unit location."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "An ECC status register is provided for determining if ECC is enabled on an ECC unit and whether any errors have been detected and corrected in the ECC unit data or the ECC (See “ECC Status Register (ECCSR)” on page 58.) The ECC Status Register Read (ECCRD) command is used to read the ECC status on any ECC unit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "EDC is applied to all parts of the Flash address spaces other than registers. An ECC is calculated for each group of bytes protected and the ECC is stored in a hidden area related to the group of bytes. The group of protected bytes and the related ECC are together called an ECC unit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "ECC is calculated for each 16 byte aligned and length ECC unit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "Example DLP of 34h (or 00110100).Example DLP of 34h (or 00110100).Single Bit EDC is supported with 8 ECC bits per ECC unit, plus ‘1’ bit for an ECC disable Flag.Sector erase resets all ECC bits and ECC disable flags in a sector to the default state (enabled).ECC is programmed as part of the standard Program commands operation.ECC is disabled automatically if multiple programming operations are done on the same ECC unit.Single byte programming or bit walking is allowed but disables ECC on the second program to the same 16-byte ECC unit.The ECC disable flag is programmed when ECC is disabled.To re-enable ECC for an ECC unit that has been disabled, the Sector that includes the ECC unit must be erased.To ensure the best data integrity provided by EDC, each ECC unit should be programmed only once so that ECC is stored for that unit and not disabled.The calculation, programming, and disabling of ECC is done automatically as part of a programming operation. The detection and correction, if needed, is done automatically as part of read operations. The host system sees only corrected data from a read operation.ECC protects the OTP region - however a second program operation on the same ECC unit will disable ECC permanently on that ECC unit (OTP is one time programmable, hence an erase operation to re-enable the ECC enable/indicator bit is prohibited)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "Example DLP of 34h (or 00110100)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "Example DLP of 34h (or 00110100)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "Single Bit EDC is supported with 8 ECC bits per ECC unit, plus ‘1’ bit for an ECC disable Flag.Sector erase resets all ECC bits and ECC disable flags in a sector to the default state (enabled).ECC is programmed as part of the standard Program commands operation.ECC is disabled automatically if multiple programming operations are done on the same ECC unit.Single byte programming or bit walking is allowed but disables ECC on the second program to the same 16-byte ECC unit.The ECC disable flag is programmed when ECC is disabled.To re-enable ECC for an ECC unit that has been disabled, the Sector that includes the ECC unit must be erased.To ensure the best data integrity provided by EDC, each ECC unit should be programmed only once so that ECC is stored for that unit and not disabled.The calculation, programming, and disabling of ECC is done automatically as part of a programming operation. The detection and correction, if needed, is done automatically as part of read operations. The host system sees only corrected data from a read operation.ECC protects the OTP region - however a second program operation on the same ECC unit will disable ECC permanently on that ECC unit (OTP is one time programmable, hence an erase operation to re-enable the ECC enable/indicator bit is prohibited)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "Single Bit EDC is supported with 8 ECC bits per ECC unit, plus ‘1’ bit for an ECC disable Flag."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "Sector erase resets all ECC bits and ECC disable flags in a sector to the default state (enabled)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "ECC is programmed as part of the standard Program commands operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "ECC is disabled automatically if multiple programming operations are done on the same ECC unit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "Single byte programming or bit walking is allowed but disables ECC on the second program to the same 16-byte ECC unit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "The ECC disable flag is programmed when ECC is disabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "To re-enable ECC for an ECC unit that has been disabled, the Sector that includes the ECC unit must be erased."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "To ensure the best data integrity provided by EDC, each ECC unit should be programmed only once so that ECC is stored for that unit and not disabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "The calculation, programming, and disabling of ECC is done automatically as part of a programming operation. The detection and correction, if needed, is done automatically as part of read operations. The host system sees only corrected data from a read operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Automatic ECC",
        "Text": "ECC protects the OTP region - however a second program operation on the same ECC unit will disable ECC permanently on that ECC unit (OTP is one time programmable, hence an erase operation to re-enable the ECC enable/indicator bit is prohibited)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page programming",
        "Text": "Page Programming is done by loading a Page Buffer with data to be programmed and issuing a programming command to move data from the buffer to the memory array. This sets an upper limit on the amount of data that can be programmed with a single programming command. Page Programming allows up to a page size (either 256- or 512-bytes) to be programmed in one operation. The page size is determined by the Ordering Part Number (OPN). The page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. For the very best performance, programming should be done in full pages of"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page programming",
        "Text": "512-bytes aligned on 512-byte boundaries with each Page being programmed only once."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Single byte programming",
        "Text": "Single Byte Programming allows full backward compatibility to the standard SPI Page Programming (PP) command by allowing a single byte to be programmed anywhere in the memory array. While single byte programming is supported, this will disable Automatic ECC on the 16 byte ECC unit where the byte is located."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "The Page Program (PP) commands allows bytes to be programmed in the memory (changing bits from 1 to 0). Before the Page Program (PP) commands can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded successfully, the device sets the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "02h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or02h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or12h is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "02h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "02h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "12h is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "and at least one data byte on SI. Depending on the device OPN, the page size can either be 256 or 512 bytes. Up to a page can be provided on SI after the 3-byte address with instruction 02h or 4-byte address with instruction 12h has been provided. If the 9 least significant address bits (A8-A0) are not all ‘0’, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 9 least significant bits (A8-A0) are all ‘0’) i.e., the address wraps within the page aligned address bound- aries. This is a result of only requiring the user to enter one single page address to cover the entire page boundary."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "If less than a page of data is sent to the device, these data bytes will be programmed in sequence, starting at the provided address within the page, without having any affect on the other bytes of the same page."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "For optimized timings, using the Page Program (PP) command to load the entire page size program buffer within the page boundary will save overall programming time versus loading less than a page size into the program buffer."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "MSb             MSb               MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Data Byte 512"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Data Byte 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Data Byte 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "40 41 42 43 44 45 46 47 48 49 59 51 52 53 54 55"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "23 22 21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Data Byte 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "24-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "The programming process is managed by the flash memory device internal control logic. After a programming command is issued, the programming operation status can be checked using the Read Status Register-1 command. The WIP bit (SR1[0]) will indicate when the programming operation is completed. The P_ERR bit (SR1[6]) will indicate if an error occurs in the programming operation that prevents successful completion of programming."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "MSb             MSb               MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Data Byte 512"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Data Byte 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Data Byte 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "31 30 29   3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "MSb           MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Data Byte 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "32-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4120"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4121"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4122"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4123"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4124"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4125"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4126"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4127"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Figure 98   Page Program (PP) command sequence (3-byte address, 02h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4128"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4129"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4130"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4131"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4132"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4134"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "4135"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Page Program (PP 02h or 4PP 12h)",
        "Text": "Figure 99   Page Program (4PP) command sequence (4-byte address, 12h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "The Quad-input Page Program (QPP) command allows bytes to be programmed in the memory (changing bits from ‘1’ to ‘0’). The Quad-input Page Program (QPP) command allows up to a page size (either 256- or 512-bytes) of data to be loaded into the Page Buffer using four signals: IO0-IO3. QPP can improve performance for PROM Programmer and applications that have slower clock speeds (< 12 MHz) by loading 4-bits of data per clock cycle. Systems with faster clock speeds do not realize as much benefit for the QPP command since the inherent page program time becomes greater than the time it takes to clock-in the data. The maximum frequency for the QPP command is 80 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "To use Quad Page Program the Quad Enable Bit in the Configuration Register must be set (QUAD=1). A Write Enable command must be executed before the device will accept the QPP command (Status Register 1, WEL=1)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "32h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or32h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or38h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or38h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or34h is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "32h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "32h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "38h (ExtAdd = 0) is followed by a 3-byte address (A23-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "38h (ExtAdd = 1) is followed by a 4-byte address (A31-A0) or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "34h is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "and at least one data byte, into the IO signals. Data must be programmed at previously erased (FFh) memory locations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "The programming page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. This insures that Automatic ECC is not disabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 509 Byte 510Byte 511 Byte 512"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*  *  *"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 9 Byte 10 Byte 11 Byte 12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*   *   *   *"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "7 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "0  4  0  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "1  5 1  56 1  5 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "24-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "23 22 21   3  2  1  0  4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO1                                       *                         5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO2                                     6  2  6  2  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO3                                     7  3  7  3  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "B*yte 1 B*yte 2 B*yte 3 B*yte 4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO0              4 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO1      5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "4  0  4  0  4  0  4  0  4  0  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "5  1  5  1  5  1  5  1  5  1  5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "4 0  4 0  4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "5 1 5 1  5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "6 2 6 2  6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "4 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "All other functions of QPP are identical to Page Program. The QPP command sequence is shown in Figure 100."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "536"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "537"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "538"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "539"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "540"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "541"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "542"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "543"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Figure 100   Quad 512-Byte Page Program command sequence (3-byte address, 32h or 38h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 253 Byte 254Byte 255 Byte 256"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "7 3 7 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*  *"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*   *   *   *"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 9 Byte 10 Byte 11 Byte 12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*  *"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO1                                       *                         5  1  5  1  56  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO2                                     6  2  6  2  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO3                                     7  3  7  3  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "B*yte 1 B*yte 2 B*yte 3 B*yte 4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  1   5  1  5  1  5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2   6  2  6  2  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "23 22 21   3  2  1  0  4  0  4  0  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "24-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte  Byte  Byte  Byte"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*MSb                                     509   510   511   512"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*   *   *   *   *"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 8 Byte 9 Byte 10 Byte 11 Byte 12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*  *"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 6 Byte 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  1   5  1  5  1  5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2   6  2  6  2  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "7  3  7  3  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "B*yte 1 B*yte 2 B*yte 3 B*yte 4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "0  4  0  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "1  5 1  56 1  5 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "6  2  6  2  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "3  2 1 0  4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "7  6  5  4  3  2  1  0 31 30 29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*           *"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO1 IO2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "32-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "280"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "281"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "282"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "283"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "284"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "285"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "286"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "287"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "                                        "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "                                        "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "                                        "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Figure 101   Quad 256-byte Page Program command sequence (3-byte address, 32h or 38h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "544"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "545"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "546"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "547"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "548"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "549"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "550"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "551"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Figure 102   Quad 512-byte Page Program command sequence (4-byte address, 34h or 32h or 38h [ExtAdd = 1])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte  Byte  Byte  Byte"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*MSb                                     253   254   255   256"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*   *   *   *   *"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 8 Byte 9 Byte 10 Byte 11 Byte 12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*  *"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 6 Byte 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "*"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Byte 5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO3       7  3  7  3  7  3  7  3  7  3  7  3  7  3  7  3   7  3  7  3  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "5  1  5  1  5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "6  2  6  2  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO2       6  2  6  2  6  2  6  2  6  2  6  2  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO1             *                          *                         5  1  5  1  56  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO2                                     6  2  6  2  6  2  6  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO3                                     7  3  7  3  7  3  7  3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "B*yte 1 B*yte 2 B*yte 3 B*yte 4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO0                 4  0  4  0  4  0  4  0  4  0  4  0  4  0  4  0   4  0  4  0  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO1       5  1  5  1  5  1  5  1  5  1  5  1  5  1  5  1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "7  6  5  4  3  2  1  0  31 30 29   3  2  1  0  4  0  4  0  4  0  4  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "IO0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "32-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "288"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "289"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "290"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "291"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "292"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "293"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "294"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "295"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Quad Page Program (QPP 32h or 38h, or 4QPP 34h)",
        "Text": "Figure 103   Quad 256-byte Page Program command sequence (4-Byte Address, 34h or 32h or 38h [ExtAdd=1])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "The Program Suspend command allows the system to interrupt a programming operation and then read from any other non-erase-suspended sector or non-program-suspended-page. Program Suspend is valid only during a programming operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Commands allowed after the Program Suspend command is issued:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Read Status Register 1 (RDSR1 05h)Read Status Register 2 (RDSR2 07h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Read Status Register 1 (RDSR1 05h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Read Status Register 2 (RDSR2 07h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "The Write in Progress (WIP) bit in Status Register 1 (SR1[0]) must be checked to know when the programming operation has stopped. The Program Suspend Status bit in the Status Register-2 (SR2[0]) can be used to determine if a programming operation has been suspended or was completed at the time WIP changes to ‘0’. The time required for the suspend operation to complete is tPSL, see Table 42."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "See Table 52 for the commands allowed while programming is suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "The Program Resume command 8Ah must be written to resume the programming operation after a Program Suspend. If the programming operation was completed during the suspend operation, a resume command is not needed and has no effect if issued. Program Resume commands will be ignored unless a Program operation is suspended."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "After a Program Resume command is issued, the WIP bit in the Status Register-1 will be set to a ‘1’ and the programming operation will resume. Program operations may be interrupted as often as necessary e.g., a program suspend command could immediately follow a program resume command but, in order for a program operation to progress to completion there must be some periods of time between resume and the next suspend command greater than or equal to tPRS. See Table 42."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "7  6  5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Read Status"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "SI    7   6   5   4   3   2   1   0      7   6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Prog. Suspend Mode Command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Program Suspend Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "tPSL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "tPSL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Figure 104  Program Suspend command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Resume Programming"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Instruction (8Ah)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "0  1  2  3  4  5  6  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Program Suspend (PGSP 85h) and Resume (PGRS 8Ah)",
        "Text": "Figure 105  Program Resume command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase flash array commands",
        "Text": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)The P4E command is implemented only in FL128S and FL256S. The P4E command is ignored when the device is configured with the 256-KB sector option.The Parameter 4-KB Sector Erase (P4E) command sets all the bits of a 4-KB parameter sector to ‘1’ (all bytes are FFh). Before the P4E command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The instruction20h [ExtAdd = 0] is followed by a 3-byte address (A23-A0), or20h [ExtAdd = 1] is followed by a 4-byte address (A31-A0), or21h is followed by a 4-byte address (A31-A0)CS# must be driven into the logic HIGH state after the twenty-fourth or thirty-second bit of the address has been latched in on SI. This will initiate the beginning of internal erase cycle, which involves the pre-programming and erase of the chosen sector of the flash memory array. If CS# is not driven high after the last bit of address, the sector erase operation will not be executed.As soon as CS# is driven HIGH, the internal erase cycle will be initiated. With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to determine when the operation has been completed. The WIP bit will indicate a ‘1’. when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed.A P4E command applied to a sector that has been write protected through the Block Protection bits or ASP, will not be executed and will set the E_ERR status. A P4E command applied to a sector that is larger than 4 KB will not be executed and will not set the E_ERR status.3 2 1 023 22 21MSbSI24 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28  29 30 31CS #Figure 106   Parameter Sector Erase command sequence (3-byte address, 20h)3 2 1 031 30 29MSbSI32 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36  37 38 39CS #Figure 107   Parameter Sector Erase command sequence (ExtAdd = 1, 20h or 4-byte address, 21h)Sector Erase (SE D8h or 4SE DCh)The Sector Erase (SE) command sets all bits in the addressed sector to ‘1’ (all bytes are FFh). Before the Sector Erase (SE) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write opera- tions.The instructionD8h [ExtAdd = 0] is followed by a 3-byte address (A23-A0), orD8h [ExtAdd = 1] is followed by a 4-byte address (A31-A0), orDCh is followed by a 4-byte address (A31-A0)CS# must be driven into the logic HIGH state after the twenty-fourth or thirty-second bit of address has been latched in on SI. This will initiate the erase cycle, which involves the pre-programming and erase of the chosen sector. If CS# is not driven HIGH after the last bit of address, the sector erase operation will not be executed.As soon as CS# is driven into the logic HIGH state, the internal erase cycle will be initiated. With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to check if the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a0 when the erase cycle has been completed.A Sector Erase (SE) command applied to a sector that has been Write Protected through the Block Protection bits or ASP, will not be executed and will set the E_ERR status.A device ordering option determines whether the SE command erases 64 KB or 256 KB. The option to use this command to always erase 256 KB provides for software compatibility with higher density and future S25FL family devices.ASP has a PPB and a DYB protection bit for each sector, including any 4-KB sectors. If a sector erase command is applied to a 64-KB range that includes a protected 4-KB sector, or to a 256-KB range that includes a 64-KB protected address range, the erase will not be executed on the range and will set the E_ERR status.3 2 1 023 22 21MSbSI24 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31CS #Figure 108   Sector Erase command sequence (ExtAdd = 0, 3-byte address, D8h)3 2 1 031 30 29MSbSI32 Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39CS #Figure 109   Sector Erase command sequence (ExtAdd = 1, D8h or 4-byte address, DCh)Bulk Erase (BE 60h or C7h)The Bulk Erase (BE) command sets all bits to ‘1’ (all bytes are FFh) inside the entire flash memory array. Before the BE command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. This will initiate the erase cycle, which involves the pre-programming and erase of the entire flash memory array. If CS# is not driven HIGH after the last bit of instruction, the BE operation will not be executed.As soon as CS# is driven into the logic HIGH state, the erase cycle will be initiated. With the erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to determine when the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed.A BE command can be executed only when the Block Protection (BP2, BP1, BP0) bits are set to 0’s. If the BP bits are not ‘0’, the BE command is not executed and E_ERR is not set. The BE command will skip any sectors protected by the DYB or PPB and the E_ERR status will not be set.CS#0  1  2  3  4  5  6  7SCKInstructionSIFigure 110  Bulk Erase command sequenceErase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)The Erase Suspend command, allows the system to interrupt a sector erase operation and then read from or program data to, any other sector. Erase Suspend is valid only during a sector erase operation. The Erase Suspend command is ignored if written during the Bulk Erase operation.When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of tESL (erase suspend latency) to suspend the erase operation and update the status bits. See Table 43.Commands allowed after the Erase Suspend command is issued:Read Status Register 1 (RDSR1 05h)Read Status Register 2 (RDSR2 07h)The Write in Progress (WIP) bit in Status Register 1 (SR1[0]) must be checked to know when the erase operation has stopped. The Erase Suspend bit in Status Register-2 (SR2[1]) can be used to determine if an erase operation has been suspended or was completed at the time WIP changes to ‘0’.If the erase operation was completed during the suspend operation, a resume command is not needed and has no effect if issued. Erase Resume commands will be ignored unless an Erase operation is suspended.See Table 52 for the commands allowed while erase is suspend.After the erase operation has been suspended, the sector enters the erase-suspend mode. The system can read data from or program data to the device. Reading at any address within an erase-suspended sector produces undetermined data.A WREN command is required before any command that will change non-volatile data, even during erase suspend.The WRR and PPB Erase commands are not allowed during Erase Suspend, it is therefore not possible to alter the Block Protection or PPB bits during Erase Suspend. If there are sectors that may need programming during Erase suspend, these sectors should be protected only by DYB bits that can be turned off during Erase Suspend.However, WRR is allowed immediately following the BRAC command; in this special case the WRR is interpreted as a write to the Bank Address Register, not a write to SR1 or CR1.If a program command is sent for a location within an erase suspended sector the program operation will fail with the P_ERR bit set.After an erase-suspended program operation is complete, the device returns to the erase-suspend mode. The system can determine the status of the program operation by reading the WIP bit in the Status Register, just as in the standard program operation.The Erase Resume command 7Ah must be written to resume the erase operation if an Erase is suspend. Erase Resume commands will be ignored unless an Erase is Suspend.After an Erase Resume command is sent, the WIP bit in the status register will be set to a ‘1’ and the erase operation will continue. Further Resume commands are ignored.Erase operations may be interrupted as often as necessary e.g., an erase suspend command could immediately follow an erase resume command but, in order for an erase operation to progress to completion there must be some periods of time between resume and the next suspend command greater than or equal to tERS. SeetESLTable 43.tESLCS#SCKErase Suspend InstructionRead StatusErase Suspend Mode CommandSI    7   6   5   4   3   2   1   0      7   6   0                7   6   5SO70Figure 111  Erase Suspend command sequenceResume Sector or Block EraseSO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstruction (7Ah)SCK0  1  2  3  4  5  6  7CS#Figure 112  Erase Resume command sequenceTable 52    Commands allowed during Program or Erase SuspendInstruction nameInstruction code (Hex)Allowed during Erase SuspendAllowed during Program SuspendCommentBRACB9XXBank address register may need to be changed during a suspend to reach a sector for read or program.BRRD16XXBank address register may need to be changed during a suspend to reach a sector for read or program.BRWR17XXBank address register may need to be changed during a suspend to reach a sector for read or program.CLSR30X–Clear status may be used if a program operation fails during erase suspend.DYBRDE0X–It may be necessary to remove and restore dynamic protection during erase suspend to allow programming during erase suspend.DYBWRE1X–It may be necessary to remove and restore dynamic protection during erase suspend to allow programming during erase suspend.ERRS7AX–Required to resume from erase suspend.Table 52    Commands allowed during Program or Erase Suspend (continued)Instruction nameInstruction code (Hex)Allowed during Erase SuspendAllowed during Program SuspendCommentDDRFR0DXXAll array reads allowed in suspend.4DDRFR0EXXAll array reads allowed in suspend.FAST_READ0BXXAll array reads allowed in suspend.4FAST_READ0CXXAll array reads allowed in suspend.MBRFFXXMay need to reset a read operation during suspend.PGRS8AXXNeeded to resume a program operation. A program resume may also be used during nested program suspend within an erase suspend.PGSP85X–Program suspend allowed during erase suspend.PP02X–Required for array program during erase suspend.4PP12X–Required for array program during erase suspend.PPBRDE2X–Allowed for checking persistent protection before attempting a program command during erase suspend.QPP32, 38X–Required for array program during erase suspend.4QPP34X–Required for array program during erase suspend.4READ13XXAll array reads allowed in suspend.RDCR35XXDIORBBXXAll array reads allowed in suspend.4DIORBCXXAll array reads allowed in suspend.DOR3BXXAll array reads allowed in suspend.4DOR3CXXAll array reads allowed in suspend.DDRDIORBDXXAll array reads allowed in suspend.4DDRDIORBEXXAll array reads allowed in suspend.DDRQIOREDXXAll array reads allowed in suspend.DDRQIOR4EEXXAll array reads allowed in suspend.QIOREBXXAll array reads allowed in suspend.4QIORECXXAll array reads allowed in suspend.QOR6BXXAll array reads allowed in suspend.4QOR6CXXAll array reads allowed in suspend.RDSR105XXNeeded to read WIP to determine end of suspend process.RDSR207XXNeeded to read suspend status to determine whether the operation is suspended or complete.READ03XXAll array reads allowed in suspend.RESETF0XXReset allowed anytime.WREN06X–Required for program command within erase suspend.WRR01XXBank register may need to be changed during a suspend to reach a sector needed for read or program. WRR is allowed when following BRAC."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "The P4E command is implemented only in FL128S and FL256S. The P4E command is ignored when the device is configured with the 256-KB sector option."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "The Parameter 4-KB Sector Erase (P4E) command sets all the bits of a 4-KB parameter sector to ‘1’ (all bytes are FFh). Before the P4E command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "20h [ExtAdd = 0] is followed by a 3-byte address (A23-A0), or20h [ExtAdd = 1] is followed by a 4-byte address (A31-A0), or21h is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "20h [ExtAdd = 0] is followed by a 3-byte address (A23-A0), or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "20h [ExtAdd = 1] is followed by a 4-byte address (A31-A0), or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "21h is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "CS# must be driven into the logic HIGH state after the twenty-fourth or thirty-second bit of the address has been latched in on SI. This will initiate the beginning of internal erase cycle, which involves the pre-programming and erase of the chosen sector of the flash memory array. If CS# is not driven high after the last bit of address, the sector erase operation will not be executed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "As soon as CS# is driven HIGH, the internal erase cycle will be initiated. With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to determine when the operation has been completed. The WIP bit will indicate a ‘1’. when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "A P4E command applied to a sector that has been write protected through the Block Protection bits or ASP, will not be executed and will set the E_ERR status. A P4E command applied to a sector that is larger than 4 KB will not be executed and will not set the E_ERR status."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "3 2 1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "23 22 21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "24 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  28  29 30 31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "CS #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "Figure 106   Parameter Sector Erase command sequence (3-byte address, 20h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "3 2 1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "31 30 29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  36  37 38 39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "CS #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Parameter 4-KB Sector Erase (P4E 20h or 4P4E 21h)",
        "Text": "Figure 107   Parameter Sector Erase command sequence (ExtAdd = 1, 20h or 4-byte address, 21h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "The Sector Erase (SE) command sets all bits in the addressed sector to ‘1’ (all bytes are FFh). Before the Sector Erase (SE) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write opera- tions."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "The instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "D8h [ExtAdd = 0] is followed by a 3-byte address (A23-A0), orD8h [ExtAdd = 1] is followed by a 4-byte address (A31-A0), orDCh is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "D8h [ExtAdd = 0] is followed by a 3-byte address (A23-A0), or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "D8h [ExtAdd = 1] is followed by a 4-byte address (A31-A0), or"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "DCh is followed by a 4-byte address (A31-A0)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "CS# must be driven into the logic HIGH state after the twenty-fourth or thirty-second bit of address has been latched in on SI. This will initiate the erase cycle, which involves the pre-programming and erase of the chosen sector. If CS# is not driven HIGH after the last bit of address, the sector erase operation will not be executed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "As soon as CS# is driven into the logic HIGH state, the internal erase cycle will be initiated. With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to check if the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a0 when the erase cycle has been completed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "A Sector Erase (SE) command applied to a sector that has been Write Protected through the Block Protection bits or ASP, will not be executed and will set the E_ERR status."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "A device ordering option determines whether the SE command erases 64 KB or 256 KB. The option to use this command to always erase 256 KB provides for software compatibility with higher density and future S25FL family devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "ASP has a PPB and a DYB protection bit for each sector, including any 4-KB sectors. If a sector erase command is applied to a 64-KB range that includes a protected 4-KB sector, or to a 256-KB range that includes a 64-KB protected address range, the erase will not be executed on the range and will set the E_ERR status."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "3 2 1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "23 22 21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "24 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  28 29 30 31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "CS #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "Figure 108   Sector Erase command sequence (ExtAdd = 0, 3-byte address, D8h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "3 2 1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "31 30 29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "32 Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  36 37 38 39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "CS #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Sector Erase (SE D8h or 4SE DCh)",
        "Text": "Figure 109   Sector Erase command sequence (ExtAdd = 1, D8h or 4-byte address, DCh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bulk Erase (BE 60h or C7h)",
        "Text": "The Bulk Erase (BE) command sets all bits to ‘1’ (all bytes are FFh) inside the entire flash memory array. Before the BE command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bulk Erase (BE 60h or C7h)",
        "Text": "CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. This will initiate the erase cycle, which involves the pre-programming and erase of the entire flash memory array. If CS# is not driven HIGH after the last bit of instruction, the BE operation will not be executed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bulk Erase (BE 60h or C7h)",
        "Text": "As soon as CS# is driven into the logic HIGH state, the erase cycle will be initiated. With the erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to determine when the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bulk Erase (BE 60h or C7h)",
        "Text": "A BE command can be executed only when the Block Protection (BP2, BP1, BP0) bits are set to 0’s. If the BP bits are not ‘0’, the BE command is not executed and E_ERR is not set. The BE command will skip any sectors protected by the DYB or PPB and the E_ERR status will not be set."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bulk Erase (BE 60h or C7h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bulk Erase (BE 60h or C7h)",
        "Text": "0  1  2  3  4  5  6  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bulk Erase (BE 60h or C7h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bulk Erase (BE 60h or C7h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bulk Erase (BE 60h or C7h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Bulk Erase (BE 60h or C7h)",
        "Text": "Figure 110  Bulk Erase command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "The Erase Suspend command, allows the system to interrupt a sector erase operation and then read from or program data to, any other sector. Erase Suspend is valid only during a sector erase operation. The Erase Suspend command is ignored if written during the Bulk Erase operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of tESL (erase suspend latency) to suspend the erase operation and update the status bits. See Table 43."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Commands allowed after the Erase Suspend command is issued:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Read Status Register 1 (RDSR1 05h)Read Status Register 2 (RDSR2 07h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Read Status Register 1 (RDSR1 05h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Read Status Register 2 (RDSR2 07h)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "The Write in Progress (WIP) bit in Status Register 1 (SR1[0]) must be checked to know when the erase operation has stopped. The Erase Suspend bit in Status Register-2 (SR2[1]) can be used to determine if an erase operation has been suspended or was completed at the time WIP changes to ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "If the erase operation was completed during the suspend operation, a resume command is not needed and has no effect if issued. Erase Resume commands will be ignored unless an Erase operation is suspended."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "See Table 52 for the commands allowed while erase is suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "After the erase operation has been suspended, the sector enters the erase-suspend mode. The system can read data from or program data to the device. Reading at any address within an erase-suspended sector produces undetermined data."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "A WREN command is required before any command that will change non-volatile data, even during erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "The WRR and PPB Erase commands are not allowed during Erase Suspend, it is therefore not possible to alter the Block Protection or PPB bits during Erase Suspend. If there are sectors that may need programming during Erase suspend, these sectors should be protected only by DYB bits that can be turned off during Erase Suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "However, WRR is allowed immediately following the BRAC command; in this special case the WRR is interpreted as a write to the Bank Address Register, not a write to SR1 or CR1."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "If a program command is sent for a location within an erase suspended sector the program operation will fail with the P_ERR bit set."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "After an erase-suspended program operation is complete, the device returns to the erase-suspend mode. The system can determine the status of the program operation by reading the WIP bit in the Status Register, just as in the standard program operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "The Erase Resume command 7Ah must be written to resume the erase operation if an Erase is suspend. Erase Resume commands will be ignored unless an Erase is Suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "After an Erase Resume command is sent, the WIP bit in the status register will be set to a ‘1’ and the erase operation will continue. Further Resume commands are ignored."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Erase operations may be interrupted as often as necessary e.g., an erase suspend command could immediately follow an erase resume command but, in order for an erase operation to progress to completion there must be some periods of time between resume and the next suspend command greater than or equal to tERS. See"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "tESL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Table 43."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "tESL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Erase Suspend Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Read Status"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Erase Suspend Mode Command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "SI    7   6   5   4   3   2   1   0      7   6   0                7   6   5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Figure 111  Erase Suspend command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Resume Sector or Block Erase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Instruction (7Ah)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "0  1  2  3  4  5  6  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Figure 112  Erase Resume command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Table 52    Commands allowed during Program or Erase Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Instruction name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Instruction code (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Allowed during Erase Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Allowed during Program Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Comment"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "BRAC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "B9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Bank address register may need to be changed during a suspend to reach a sector for read or program."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "BRRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Bank address register may need to be changed during a suspend to reach a sector for read or program."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "BRWR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Bank address register may need to be changed during a suspend to reach a sector for read or program."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "CLSR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Clear status may be used if a program operation fails during erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "DYBRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "E0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "It may be necessary to remove and restore dynamic protection during erase suspend to allow programming during erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "DYBWR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "E1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "It may be necessary to remove and restore dynamic protection during erase suspend to allow programming during erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "ERRS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "7A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Required to resume from erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Table 52    Commands allowed during Program or Erase Suspend (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Instruction name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Instruction code (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Allowed during Erase Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Allowed during Program Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Comment"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "DDRFR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "0D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "4DDRFR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "0E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "FAST_READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "0B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "4FAST_READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "0C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "MBR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "May need to reset a read operation during suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "PGRS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "8A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Needed to resume a program operation. A program resume may also be used during nested program suspend within an erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "PGSP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "85"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Program suspend allowed during erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "PP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "02"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Required for array program during erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "4PP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Required for array program during erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "PPBRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "E2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Allowed for checking persistent protection before attempting a program command during erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "32, 38"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Required for array program during erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "4QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "34"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Required for array program during erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "4READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "RDCR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "35"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "DIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "BB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "4DIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "BC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "DOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "3B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "4DOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "3C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "DDRDIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "BD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "4DDRDIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "BE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "DDRQIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "ED"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "DDRQIOR4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "EE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "QIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "EB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "4QIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "EC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "QOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "6B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "4QOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "6C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "RDSR1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "05"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Needed to read WIP to determine end of suspend process."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "RDSR2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "07"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Needed to read suspend status to determine whether the operation is suspended or complete."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "03"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "All array reads allowed in suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "RESET"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "F0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Reset allowed anytime."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "WREN"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "06"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Required for program command within erase suspend."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "WRR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Erase Suspend and Resume Commands (ERSP 75h or ERRS 7Ah)",
        "Text": "Bank register may need to be changed during a suspend to reach a sector needed for read or program. WRR is allowed when following BRAC."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "One Time Program Array commands",
        "Text": "OTP Program (OTPP 42h)The OTP Program command programs data in the One Time Program region, which is in a different address space from the main array data. The OTP region is 1024 bytes so, the address bits from A23 to A10 must be ‘0’ for this command. See “OTP address space” on page 49 for details on the OTP region. The protocol of the OTP Program command is the same as the Page Program command. Before the OTP Program command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.To program the OTP array in bit granularity, the rest of the bits within a data byte can be set to ‘1’.7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0MSb            MSb              MSbSIData Byte 512Data Byte 3Data Byte 2SCK40 41 42 43 44 45 46 47 48 49 59 51 52 53 54 55CS#7  6  5  4  3  2  1  0 23 22 21        3  2  1  0  7  6  5  4  3  2  1  0MSb           MSbSIData Byte 124-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9 10  28 29 30 31 32 33 34 35 36 37 38 39CS#Each region in the OTP memory space can be programmed one or more times, provided that the region is not locked. Attempting to program zeros in a region that is locked will fail with the P_ERR bit in SR1 set to ‘1’ Programming ones, even in a protected area does not cause an error and does not set P_ERR. Subsequent OTP programming can be performed only on the un-programmed bits (that is, ‘1’ data).41204121412241234124412541264127Figure 113  OTP Program command sequenceOTP Read (OTPR 4Bh)The OTP Read command reads data from the OTP region. The OTP region is 1024 bytes so, the address bits from A23 to A10 must be ‘0’ for this command. See 2 for details on the OTP region. The protocol of the OTP Read command is similar to the Fast Read command except that it will not wrap to the starting address after the OTP address is at its maximum; instead, the data beyond the maximum OTP address will be undefined. Also, the OTP Read command is not affected by the latency code. The OTP read command always has one dummy byte of latency as shown below.SO                               High Impedance                                                                                                    7MSbDATA OUT 2DATA OUT 16 5 4 3 2CS #23 22 21SIDummy Byte24-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 471 0 7MSb3  2  1  0  7  6  5  4  3  2  1  0Figure 114  OTP Read command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "The OTP Program command programs data in the One Time Program region, which is in a different address space from the main array data. The OTP region is 1024 bytes so, the address bits from A23 to A10 must be ‘0’ for this command. See “OTP address space” on page 49 for details on the OTP region. The protocol of the OTP Program command is the same as the Page Program command. Before the OTP Program command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "To program the OTP array in bit granularity, the rest of the bits within a data byte can be set to ‘1’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0   7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "MSb            MSb              MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "Data Byte 512"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "Data Byte 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "Data Byte 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "40 41 42 43 44 45 46 47 48 49 59 51 52 53 54 55"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "7  6  5  4  3  2  1  0 23 22 21        3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "MSb           MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "Data Byte 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "24-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "0  1  2  3  4  5  6  7  8  9 10  28 29 30 31 32 33 34 35 36 37 38 39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "Each region in the OTP memory space can be programmed one or more times, provided that the region is not locked. Attempting to program zeros in a region that is locked will fail with the P_ERR bit in SR1 set to ‘1’ Programming ones, even in a protected area does not cause an error and does not set P_ERR. Subsequent OTP programming can be performed only on the un-programmed bits (that is, ‘1’ data)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "4120"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "4121"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "4122"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "4123"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "4124"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "4125"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "4126"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "4127"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Program (OTPP 42h)",
        "Text": "Figure 113  OTP Program command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "The OTP Read command reads data from the OTP region. The OTP region is 1024 bytes so, the address bits from A23 to A10 must be ‘0’ for this command. See 2 for details on the OTP region. The protocol of the OTP Read command is similar to the Fast Read command except that it will not wrap to the starting address after the OTP address is at its maximum; instead, the data beyond the maximum OTP address will be undefined. Also, the OTP Read command is not affected by the latency code. The OTP read command always has one dummy byte of latency as shown below."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "SO                               High Impedance                                                                                                    7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "DATA OUT 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "DATA OUT 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "6 5 4 3 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "CS #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "23 22 21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "Dummy Byte"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "24-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "1 0 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "OTP Read (OTPR 4Bh)",
        "Text": "Figure 114  OTP Read command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Advanced Sector Protection commands",
        "Text": "ASP Read (ASPRD 2Bh)The ASP Read instruction 2Bh is shifted into SI by the rising edge of the SCK signal. Then the 16-bit ASP register contents is shifted out on the serial output SO, least significant byte first. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the ASP register continuously by providing multiples of 16 clock cycles. The maximum operating clock frequency for the ASP Read (ASPRD) command is 133 MHz.InstructionCS#0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23SCKSI7MSb6  5  4  3  21  0                                 High Impedance         SO                         7MSbRegister Out          Register Out6  5  4  3  2  1  0  15  14  13  12  11  10  9  8  7MSb              MSbFigure 115  ASPRD commandASP Program (ASPP 2Fh)Before the ASP Program (ASPP) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The ASPP command is entered by driving CS# to the logic LOW state, followed by the instruction and two data bytes on SI, least significant byte first. The ASP Register is two data bytes in length.The ASPP command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation.CS# input must be driven to the logic HIGH state after the sixteenth bit of data has been latched in. If not, the ASPP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed ASPP operation is initiated. While the ASPP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed ASPP operation, and is a ‘0’ when it is completed. When the ASPP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’.5  47  6MSb1  07  6  5  4  3  2MSbHigh ImpedanceSIRegister InInstructionSCK0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23CS#3  2  1  0  15  14  13  12  11  10  9  8SOFigure 116  ASPP commandDYB Read (DYBRD E0h)The instruction E0h is latched into SI by the rising edge of the SCK signal. Followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’). Then the 8-bit DYB access register contents are shifted out on the serial output SO. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the same DYB access register continuously by providing multiples of eight clock cycles. The address of the DYB register does not increment so this is not a means to read the entire DYB array. Each location must be read with a separate DYB Read command. The maximum operating clock frequency for READ command is 133 MHz.7  6  5  4  3  2  1  0  31 30 29SI32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#DATA OUT 1SO                       High Impedance                                         7  6  5  4  3  2  1  0MSb3 2 1 0Figure 117  DYBRD command sequenceDYB Write (DYBWR E1h)Before the DYB Write (DYBWR) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The DYBWR command is entered by driving CS# to the logic LOW state, followed by the instruction, the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’), then the data byte on SI. The DYB Access Register is one data byte in length.The DYBWR command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation. CS# must be driven to the logic HIGH state after the eighth bit of data has been latched in. If not, the DYBWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed DYBWR operation is initiated. While the DYBWR operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed DYBWR operation, and is a ‘0’ when it is completed. When the DYBWR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’.3 2 1 01  0  7  6  5  4MSb7  6  5  4  3  2  1  0  31 30 29      3  2MSbSIData Byte 132-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10   36 37 38 39 40 41 42 43 44 45 46 47CS#Figure 118  DYBWR command sequencePPB Read (PPBRD E2h)The instruction E2h is shifted into SI by the rising edges of the SCK signal, followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’) Then the 8-bit PPB access register contents are shifted out on SO.It is possible to read the same PPB access register continuously by providing multiples of eight clock cycles. The address of the PPB register does not increment so this is not a means to read the entire PPB array. Each location must be read with a separate PPB Read command. The maximum operating clock frequency for the PPB Read command is 133 MHz.7  6  5  4  3  2  1  0  31 30 29SI32-Bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47CS#DATA OUT 1SO                       High Impedance                                         7  6  5  4  3  2  1  0MSb3 2 1 0Figure 119  PPBRD command sequencePPB Program (PPBP E3h)Before the PPB Program (PPBP) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations.The PPBP command is entered by driving CS# to the logic LOW state, followed by the instruction, followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’).The PPBP command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation.CS# must be driven to the logic HIGH state after the last bit of address has been latched in. If not, the PPBP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PPBP operation is initiated. While the PPBP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PPBP operation, and is a ‘0’ when it is completed. When the PPBP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’.SO3  2  1  030 2931MSb7  6  5  4  3  2  1  0MSbSI32 bit AddressInstructionSCK0  1  2  3  4  5  6  7  8  9  10  35  36  37  38  39CS #High ImpedanceFigure 120  PPBP command sequencePPB Erase (PPBE E4h)The PPB Erase (PPBE) command sets all PPB bits to ‘1’. Before the PPB Erase command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The instruction E4h is shifted into SI by the rising edges of the SCK signal.CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. This will initiate the beginning of internal erase cycle, which involves the pre-programming and erase of the entire PPB memory array. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction, the PPB erase operation will not be executed.With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to check if the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed. Erase suspend is not allowed during PPB Erase.SO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7CS#Figure 121  PPB Erase command sequencePPB Lock Bit Read (PLBRD A7h)CS# SCK SI SOPhaseThe PPB Lock Bit Read (PLBRD) command allows the PPB Lock Register contents to be read out of SO. It is possible to read the PPB lock register continuously by providing multiples of eight clock cycles. The PPB Lock Register contents may only be read when the device is in standby state with no other operation in progress. It is recommended to check the Write-In Progress (WIP) bit of the Status Register before issuing a new command to the device.765432107  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0InstructionRegister ReadRepeat Register ReadFigure 122   PPB Lock Register Read command sequencePPB Lock Bit Write (PLBWR A6h)The PPB Lock Bit Write (PLBWR) command clears the PPB Lock Register to ‘0’. Before the PLBWR command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations.The PLBWR command is entered by driving CS# to the logic LOW state, followed by the instruction.CS# must be driven to the logic HIGH state after the eighth bit of instruction has been latched in. If not, the PLBWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PLBWR operation is initiated. While the PLBWR operation is in progress, the Status Register may still be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PLBWR operation, and is a ‘0’ when it is completed. When the PLBWR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the PLBWR command is 133 MHz.SO7  6  5  4  3  2  1  0MSbHigh ImpedanceSIInstructionSCK0  1  2  3  4  5  6  7CS#Figure 123   PPB Lock Bit Write command sequencePassword Read (PASSRD E7h)The correct password value may be read only after it is programmed and before the Password Mode has been selected by programming the Password Protection Mode bit to ‘0’ in the ASP Register (ASP[2]). After the Password Protection Mode is selected the PASSRD command is ignored.The PASSRD command is shifted into SI. Then the 64-bit Password is shifted out on the serial output SO, least significant byte first, most significant bit of each byte first. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the Password continuously by providing multiples of 64 clock cycles. The maximum operating clock frequency for the PASSRD command is 133 MHz.7  6  5  4SOHigh ImpedanceCS#1 06  5  4  3  27MSbSIInstructionSCK69 70 71 720  1  2  3  4  5  6  7  8  9  10  1158 57 56 7MSb               MSbPassword Least Sig. Byte FirstFigure 124  Password Read command sequencePassword Program (PASSP E8h)Before the Password Program (PASSP) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded, the device sets the Write Enable Latch (WEL) to enable the PASSP operation.The password can only be programmed before the Password Mode is selected by programming the Password Protection Mode bit to ‘0’ in the ASP Register (ASP[2]). After the Password Protection Mode is selected the PASSP command is ignored.The PASSP command is entered by driving CS# to the logic LOW state, followed by the instruction and the password data bytes on SI, least significant byte first, most significant bit of each byte first. The password is sixty-four (64) bits in length.CS# must be driven to the logic HIGH state after the sixty-fourth (64th) bit of data has been latched. If not, the PASSP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PASSP operation is initiated. While the PASSP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PASSP cycle, and is a ‘0’ when it is completed. The PASSP command can report a program error in the P_ERR bit of the status register.When the PASSP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the PASSP command is 133 MHz.CS#7  6  5  4  3  2  1  0MSbSIPasswordInstructionSCK68 69  70  710  1  2  3  4  5  6  7  8  9  106  559  58  57  56SOHigh Impedance7MSbFigure 125  Password Program command sequencePassword Unlock (PASSU E9h)The PASSU command is entered by driving CS# to the logic LOW state, followed by the instruction and the password data bytes on SI, least significant byte first, most significant bit of each byte first. The password is sixty-four (64) bits in length.CS# must be driven to the logic HIGH state after the sixty-fourth (64th) bit of data has been latched. If not, the PASSU command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PASSU operation is initiated. While the PASSU operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PASSU cycle, and is a ‘0’ when it is completed.If the PASSU command supplied password does not match the hidden password in the Password Register, an error is reported by setting the P_ERR bit to ‘1’. The WIP bit of the status register also remains set to ‘1’. It is necessary to use the CLSR command to clear the status register, the RESET command to software reset the device, or drive the RESET# input LOW to initiate a hardware reset, in order to return the P_ERR and WIP bits to ‘0’. This returns the device to standby state, ready for new commands such as a retry of the PASSU command.If the password does match, the PPB Lock bit is set to ‘1’. The maximum clock frequency for the PASSU command is 133 MHz.0  1  2  3  4  5  6  7  8  9  10CS#7MSb7  6  5  4  3  2  1  0SIPasswordInstructionSCK68 69  70 71MSbSOHigh Impedance6  559  58  57  56Figure 126  Password Unlock command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "The ASP Read instruction 2Bh is shifted into SI by the rising edge of the SCK signal. Then the 16-bit ASP register contents is shifted out on the serial output SO, least significant byte first. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the ASP register continuously by providing multiples of 16 clock cycles. The maximum operating clock frequency for the ASP Read (ASPRD) command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "6  5  4  3  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "                                 High Impedance         "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "SO                         7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "Register Out          Register Out"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "6  5  4  3  2  1  0  15  14  13  12  11  10  9  8  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "MSb              MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Read (ASPRD 2Bh)",
        "Text": "Figure 115  ASPRD command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "Before the ASP Program (ASPP) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "The ASPP command is entered by driving CS# to the logic LOW state, followed by the instruction and two data bytes on SI, least significant byte first. The ASP Register is two data bytes in length."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "The ASPP command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "CS# input must be driven to the logic HIGH state after the sixteenth bit of data has been latched in. If not, the ASPP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed ASPP operation is initiated. While the ASPP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed ASPP operation, and is a ‘0’ when it is completed. When the ASPP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "5  4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "7  6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "7  6  5  4  3  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "Register In"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "3  2  1  0  15  14  13  12  11  10  9  8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "ASP Program (ASPP 2Fh)",
        "Text": "Figure 116  ASPP command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "The instruction E0h is latched into SI by the rising edge of the SCK signal. Followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’). Then the 8-bit DYB access register contents are shifted out on the serial output SO. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the same DYB access register continuously by providing multiples of eight clock cycles. The address of the DYB register does not increment so this is not a means to read the entire DYB array. Each location must be read with a separate DYB Read command. The maximum operating clock frequency for READ command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "7  6  5  4  3  2  1  0  31 30 29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "32-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "DATA OUT 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "SO                       High Impedance                                         7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "3 2 1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Read (DYBRD E0h)",
        "Text": "Figure 117  DYBRD command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "Before the DYB Write (DYBWR) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "The DYBWR command is entered by driving CS# to the logic LOW state, followed by the instruction, the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’), then the data byte on SI. The DYB Access Register is one data byte in length."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "The DYBWR command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation. CS# must be driven to the logic HIGH state after the eighth bit of data has been latched in. If not, the DYBWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed DYBWR operation is initiated. While the DYBWR operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed DYBWR operation, and is a ‘0’ when it is completed. When the DYBWR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "3 2 1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "1  0  7  6  5  4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "7  6  5  4  3  2  1  0  31 30 29      3  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "Data Byte 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "32-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10   36 37 38 39 40 41 42 43 44 45 46 47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "DYB Write (DYBWR E1h)",
        "Text": "Figure 118  DYBWR command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "The instruction E2h is shifted into SI by the rising edges of the SCK signal, followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’) Then the 8-bit PPB access register contents are shifted out on SO."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "It is possible to read the same PPB access register continuously by providing multiples of eight clock cycles. The address of the PPB register does not increment so this is not a means to read the entire PPB array. Each location must be read with a separate PPB Read command. The maximum operating clock frequency for the PPB Read command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "7  6  5  4  3  2  1  0  31 30 29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "32-Bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  36 37 38 39 40 41 42 43 44 45 46 47"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "DATA OUT 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "SO                       High Impedance                                         7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "3 2 1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Read (PPBRD E2h)",
        "Text": "Figure 119  PPBRD command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "Before the PPB Program (PPBP) command can be accepted by the device, a Write Enable (WREN) command must be issued. After the Write Enable (WREN) command has been decoded, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "The PPBP command is entered by driving CS# to the logic LOW state, followed by the instruction, followed by the 32-bit address selecting location ‘0’ within the desired sector (note, the high order address bits not used by a particular density device must be ‘0’)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "The PPBP command affects the P_ERR and WIP bits of the Status and Configuration Registers in the same manner as any other programming operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "CS# must be driven to the logic HIGH state after the last bit of address has been latched in. If not, the PPBP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PPBP operation is initiated. While the PPBP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PPBP operation, and is a ‘0’ when it is completed. When the PPBP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "30 29"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "32 bit Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  35  36  37  38  39"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "CS #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Program (PPBP E3h)",
        "Text": "Figure 120  PPBP command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "The PPB Erase (PPBE) command sets all PPB bits to ‘1’. Before the PPB Erase command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "The instruction E4h is shifted into SI by the rising edges of the SCK signal."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "CS# must be driven into the logic HIGH state after the eighth bit of the instruction byte has been latched in on SI. This will initiate the beginning of internal erase cycle, which involves the pre-programming and erase of the entire PPB memory array. Without CS# being driven to the logic HIGH state after the eighth bit of the instruction, the PPB erase operation will not be executed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "With the internal erase cycle in progress, the user can read the value of the Write-In Progress (WIP) bit to check if the operation has been completed. The WIP bit will indicate a ‘1’ when the erase cycle is in progress and a ‘0’ when the erase cycle has been completed. Erase suspend is not allowed during PPB Erase."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "0  1  2  3  4  5  6  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Erase (PPBE E4h)",
        "Text": "Figure 121  PPB Erase command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "CS# SCK SI SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "Phase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "The PPB Lock Bit Read (PLBRD) command allows the PPB Lock Register contents to be read out of SO. It is possible to read the PPB lock register continuously by providing multiples of eight clock cycles. The PPB Lock Register contents may only be read when the device is in standby state with no other operation in progress. It is recommended to check the Write-In Progress (WIP) bit of the Status Register before issuing a new command to the device."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "7  6  5  4  3  2  1  0  7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "Register Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "Repeat Register Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Read (PLBRD A7h)",
        "Text": "Figure 122   PPB Lock Register Read command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "The PPB Lock Bit Write (PLBWR) command clears the PPB Lock Register to ‘0’. Before the PLBWR command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the Status Register to enable any write operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "The PLBWR command is entered by driving CS# to the logic LOW state, followed by the instruction."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "CS# must be driven to the logic HIGH state after the eighth bit of instruction has been latched in. If not, the PLBWR command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PLBWR operation is initiated. While the PLBWR operation is in progress, the Status Register may still be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PLBWR operation, and is a ‘0’ when it is completed. When the PLBWR operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the PLBWR command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "0  1  2  3  4  5  6  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "PPB Lock Bit Write (PLBWR A6h)",
        "Text": "Figure 123   PPB Lock Bit Write command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "The correct password value may be read only after it is programmed and before the Password Mode has been selected by programming the Password Protection Mode bit to ‘0’ in the ASP Register (ASP[2]). After the Password Protection Mode is selected the PASSRD command is ignored."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "The PASSRD command is shifted into SI. Then the 64-bit Password is shifted out on the serial output SO, least significant byte first, most significant bit of each byte first. Each bit is shifted out at the SCK frequency by the falling edge of the SCK signal. It is possible to read the Password continuously by providing multiples of 64 clock cycles. The maximum operating clock frequency for the PASSRD command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "7  6  5  4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "1 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "6  5  4  3  2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "69 70 71 72"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10  11"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "58 57 56 7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "MSb               MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "Password Least Sig. Byte First"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Read (PASSRD E7h)",
        "Text": "Figure 124  Password Read command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "Before the Password Program (PASSP) command can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device. After the Write Enable (WREN) command has been decoded, the device sets the Write Enable Latch (WEL) to enable the PASSP operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "The password can only be programmed before the Password Mode is selected by programming the Password Protection Mode bit to ‘0’ in the ASP Register (ASP[2]). After the Password Protection Mode is selected the PASSP command is ignored."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "The PASSP command is entered by driving CS# to the logic LOW state, followed by the instruction and the password data bytes on SI, least significant byte first, most significant bit of each byte first. The password is sixty-four (64) bits in length."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "CS# must be driven to the logic HIGH state after the sixty-fourth (64th) bit of data has been latched. If not, the PASSP command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PASSP operation is initiated. While the PASSP operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PASSP cycle, and is a ‘0’ when it is completed. The PASSP command can report a program error in the P_ERR bit of the status register."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "When the PASSP operation is completed, the Write Enable Latch (WEL) is set to a ‘0’. The maximum clock frequency for the PASSP command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "Password"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "68 69  70  71"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "6  5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "59  58  57  56"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Program (PASSP E8h)",
        "Text": "Figure 125  Password Program command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "The PASSU command is entered by driving CS# to the logic LOW state, followed by the instruction and the password data bytes on SI, least significant byte first, most significant bit of each byte first. The password is sixty-four (64) bits in length."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "CS# must be driven to the logic HIGH state after the sixty-fourth (64th) bit of data has been latched. If not, the PASSU command is not executed. As soon as CS# is driven to the logic HIGH state, the self-timed PASSU operation is initiated. While the PASSU operation is in progress, the Status Register may be read to check the value of the Write-In Progress (WIP) bit. The Write-In Progress (WIP) bit is a ‘1’ during the self-timed PASSU cycle, and is a ‘0’ when it is completed."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "If the PASSU command supplied password does not match the hidden password in the Password Register, an error is reported by setting the P_ERR bit to ‘1’. The WIP bit of the status register also remains set to ‘1’. It is necessary to use the CLSR command to clear the status register, the RESET command to software reset the device, or drive the RESET# input LOW to initiate a hardware reset, in order to return the P_ERR and WIP bits to ‘0’. This returns the device to standby state, ready for new commands such as a retry of the PASSU command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "If the password does match, the PPB Lock bit is set to ‘1’. The maximum clock frequency for the PASSU command is 133 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "0  1  2  3  4  5  6  7  8  9  10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "7  6  5  4  3  2  1  0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "Password"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "68 69  70 71"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "6  5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "59  58  57  56"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Password Unlock (PASSU E9h)",
        "Text": "Figure 126  Password Unlock command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Reset commands",
        "Text": "Software Reset command (RESET F0h)The Software Reset command (RESET) restores the device to its initial power up state, except for the volatile FREEZE bit in the Configuration register CR1[1] and the volatile PPB Lock bit in the PPB Lock Register. The Freeze bit and the PPB Lock bit will remain set at their last value prior to the software reset. To clear the FREEZE bit and set the PPB Lock bit to its protection mode selected power on state, a full power-on-reset sequence or hardware reset must be done. Note that the non-volatile bits in the configuration register, TBPROT, TBPARM, and BPNV, retain their previous state after a Software Reset. The Block Protection bits BP2, BP1, and BP0, in the status register will only be reset if they are configured as volatile via the BPNV bit in the Configuration Register (CR1[3]) and FREEZE is cleared to ‘0’. The software reset cannot be used to circumvent the FREEZE or PPB Lock bit protection mechanisms for the other security configuration bits. The reset command is executed when CS# is brought to HIGH state and requires tRPH time to execute.CS#0   1   2   3   4   5   6   7SCKInstructionSIFigure 127  Software Reset command sequenceMode Bit Reset (MBR FFh)The Mode Bit Reset (MBR) command can be used to return the device from continuous high performance read mode back to normal standby awaiting any new command. Because some device packages lack a hardware RESET# input and a device that is in a continuous high performance read mode may not recognize any normal SPI command, a system hardware reset or software reset command may not be recognized by the device. It is recommended to use the MBR command after a system reset when the RESET# signal is not available or, before sending a software reset, to ensure the device is released from continuous high performance read mode.The MBR command sends Ones on SI or IO0 for 8 SCK cycles. IO1 to IO3 are “don’t care” during these cycles.CSS #0  1  2  3  4  5  6  7SCKInstruction (FFh)SIHigh ImpedanceSOFigure 128  Mode Bit Reset command sequenceData integrity"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Software Reset command (RESET F0h)",
        "Text": "The Software Reset command (RESET) restores the device to its initial power up state, except for the volatile FREEZE bit in the Configuration register CR1[1] and the volatile PPB Lock bit in the PPB Lock Register. The Freeze bit and the PPB Lock bit will remain set at their last value prior to the software reset. To clear the FREEZE bit and set the PPB Lock bit to its protection mode selected power on state, a full power-on-reset sequence or hardware reset must be done. Note that the non-volatile bits in the configuration register, TBPROT, TBPARM, and BPNV, retain their previous state after a Software Reset. The Block Protection bits BP2, BP1, and BP0, in the status register will only be reset if they are configured as volatile via the BPNV bit in the Configuration Register (CR1[3]) and FREEZE is cleared to ‘0’. The software reset cannot be used to circumvent the FREEZE or PPB Lock bit protection mechanisms for the other security configuration bits. The reset command is executed when CS# is brought to HIGH state and requires tRPH time to execute."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Software Reset command (RESET F0h)",
        "Text": "CS#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Software Reset command (RESET F0h)",
        "Text": "0   1   2   3   4   5   6   7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Software Reset command (RESET F0h)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Software Reset command (RESET F0h)",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Software Reset command (RESET F0h)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Software Reset command (RESET F0h)",
        "Text": "Figure 127  Software Reset command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "The Mode Bit Reset (MBR) command can be used to return the device from continuous high performance read mode back to normal standby awaiting any new command. Because some device packages lack a hardware RESET# input and a device that is in a continuous high performance read mode may not recognize any normal SPI command, a system hardware reset or software reset command may not be recognized by the device. It is recommended to use the MBR command after a system reset when the RESET# signal is not available or, before sending a software reset, to ensure the device is released from continuous high performance read mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "The MBR command sends Ones on SI or IO0 for 8 SCK cycles. IO1 to IO3 are “don’t care” during these cycles."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "CSS #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "0  1  2  3  4  5  6  7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "SCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "Instruction (FFh)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "SI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "High Impedance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "SO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "Figure 128  Mode Bit Reset command sequence"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Commands",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "Data integrity"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Mode Bit Reset (MBR FFh)",
        "Text": "Erase enduranceTable 53   Erase enduranceParameterMinimumUnitProgram/Erase cycles per main flash array sectors100KPE cycleProgram/Erase cycles per PPB array or non-volatile register array[57]100KPE cycleNoteEach write command to a non-volatile register causes a PE cycle on the entire non-volatile register array.Data retentionTable 54   Data retentionParameterTest conditionsMinimum timeUnitData retention time10K Program/Erase Cycles20Years100K Program/Erase Cycles2Years"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "Table 53   Erase endurance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "Minimum"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "Program/Erase cycles per main flash array sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "100K"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "PE cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "Program/Erase cycles per PPB array or non-volatile register array[57]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "100K"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "PE cycle"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "Each write command to a non-volatile register causes a PE cycle on the entire non-volatile register array."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Erase endurance",
        "Text": "Each write command to a non-volatile register causes a PE cycle on the entire non-volatile register array."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "Table 54   Data retention"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "Parameter"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "Test conditions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "Minimum time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "Unit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "Data retention time"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "10K Program/Erase Cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "Years"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "100K Program/Erase Cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Data integrity",
        "Subsection": "Data retention",
        "Text": "Years"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Data retention",
        "Text": "Command summaryTable 55    S25FL128S and S25FL256S instruction set (Sorted by instruction)Instruction (Hex)Command nameCommand descriptionMaximum frequency (MHz)01WRRWrite Register (Status-1, Configuration-1)13302PPPage Program (3- or 4-byte address)13303READRead (3- or 4-byte address)5004WRDIWrite Disable13305RDSR1Read Status Register-113306WRENWrite Enable13307RDSR2Read Status Register-21330BFAST_READFast Read (3- or 4-byte address)1330C4FAST_READFast Read (4-byte address)1330DDDRFRDDR Fast Read (3- or 4-byte address)800E4DDRFRDDR Fast Read (4-byte address)80124PPPage Program (4-byte address)133134READRead (4-byte address)5014ABRDAutoBoot Register Read13315ABWRAutoBoot Register Write13316BRRDBank Register Read13317BRWRBank Register Write13318ECCRDECC Read13320P4EParameter 4 KB-sector Erase (3- or 4-byte address)133214P4EParameter 4 KB-sector Erase (4-byte address)1332BASPRDASP Read1332FASPPASP Program13330CLSRClear Status Register - Erase/Program Fail Reset13332QPPQuad Page Program (3- or 4-byte address)80344QPPQuad Page Program (4-byte address)8035RDCRRead Configuration Register-113338QPPQuad Page Program (3- or 4-byte address)803BDORRead Dual Out (3- or 4-byte address)1043C4DORRead Dual Out (4-byte address)10441DLPRDData Learning Pattern Read13342OTPPOTP Program13343PNVDLRProgram NV Data Learning Register1334AWVDLRWrite Volatile Data Learning Register1334BOTPROTP Read13360BEBulk Erase1336BQORRead Quad Out (3- or 4-byte address)104Table 55    S25FL128S and S25FL256S instruction set (Sorted by instruction) (continued)Instruction (Hex)Command nameCommand descriptionMaximum frequency (MHz)6C4QORRead Quad Out (4-byte address)10475ERSPErase Suspend1337AERRSErase Resume13385PGSPProgram Suspend1338APGRSProgram Resume13390READ_ID (REMS)Read Electronic Manufacturer Signature1339FRDIDRead ID (JEDEC Manufacturer ID and JEDEC CFI)133A3MPMReserved for Multi-I/O-High Perf Mode (MPM)133A6PLBWRPPB Lock Bit Write133A7PLBRDPPB Lock Bit Read133ABRESRead Electronic Signature50B9BRACBank Register Access(Legacy Command formerly used for Deep Power Down)133BBDIORDual I/O Read (3- or 4-byte address)104BC4DIORDual I/O Read (4-byte address)104BDDDRDIORDDR Dual I/O Read (3- or 4-byte address)80BE4DDRDIORDDR Dual I/O Read (4-byte address)80C7BEBulk Erase (alternate command)133D8SEErase 64 KB or 256 KB (3- or 4-byte address)133DC4SEErase 64 KB or 256 KB (4-byte address)133E0DYBRDDYB Read133E1DYBWRDYB Write133E2PPBRDPPB Read133E3PPBPPPB Program133E4PPBEPPB Erase133E5Reserved-E5Reserved–E6Reserved-E6Reserved–E7PASSRDPassword Read133E8PASSPPassword Program133E9PASSUPassword Unlock133EBQIORQuad I/O Read (3- or 4-byte address)104EC4QIORQuad I/O Read (4-byte address)104EDDDRQIORDDR Quad I/O Read (3- or 4-byte address)80EE4DDRQIORDDR Quad I/O Read (4-byte address)80F0RESETSoftware Reset133FFMBRMode Bit Reset133Device ID and common flash interface (ID-CFI) address mapField definitionsTable 56   Manufacturer and device IDByte addressDataDescription00h01hManufacturer ID for Infineon01h20h (128 Mb)02h (256 Mb)Device ID Most Significant Byte - Memory Interface Type02h18h (128 Mb)19h (256 Mb)Device ID Least Significant Byte - Density03h4DhID-CFI Length - number bytes following. Adding this value to the current location of 03h gives the address of the last valid location in the ID-CFI address map. A value of 00h indicates the entire 512-byte ID-CFI space must be read because the actual length of the ID-CFI information is longer than can be indicated by this legacy single byte field. The value is OPN dependent.04h00h (Uniform 256-KB sectors) 01h (4-KB parameter sectors with uniform 64-KB sectors)Sector Architecture05h80h (FL-S Family)Family ID06hxxhASCII characters for ModelSee “Ordering information” on page 154 for the model number definitions.07hxxh08hxxhReserved09hxxhReserved0AhxxhReserved0BhxxhReserved0ChxxhReserved0DhxxhReserved0EhxxhReserved0FhxxhReservedTable 57    CFI query identification stringByte addressDataDescription10h 11h 12h51h 52h 59hQuery Unique ASCII string “QRY”13h 14h02h 00hPrimary OEM Command SetFL-P backward compatible command set ID15h 16h40h 00hAddress for Primary Extended Table17h 18h53h 46hAlternate OEM Command SetASCII characters “FS” for SPI (F) interface, S Technology19h 1Ah51h 00hAddress for Alternate OEM Extended TableTable 58    CFI system interface stringByte addressDataDescription1Bh27hVCC Min. (erase/program): 100 millivolts1Ch36hVCC Max. (erase/program): 100 millivolts1Dh00hVPP Min. voltage (00h = no VPP present)1Eh00hVPP Max. voltage (00h = no VPP present)1Fh06hTypical timeout per single byte program 2N µs20h08h (256B page) 09h (512B page)Typical timeout for Min. size Page program 2N µs (00h = not supported)21h08h (4 KB or 64 KB)09h (256 KB)Typical timeout per individual sector erase 2N ms22h0Fh (128 Mb)10h (256 Mb)Typical timeout for full chip erase 2N ms (00h = not supported)23h02hMax. timeout for byte program 2N times typical24h02hMax. timeout for page program 2N times typical25h03hMax. timeout per individual sector erase 2N times typical26h03hMax. timeout for full chip erase 2N times typical (00h = not supported)Table 59    Device geometry definition for 128-Mb and 256-Mb bottom boot initial delivery state[58]Byte addressDataDescription27h18h (128 Mb)19h (256 Mb)Device size = 2N bytes28h02hFlash device interface description: 0000h = x8 only0001h = x16 only0002h = x8/x16 capable 0003h = x32 only0004h = Single I/O SPI, 3-byte address 0005h = Multi I/O SPI, 3-byte address 0102h = Multi I/O SPI, 3- or 4-byte address29h01h2Ah08hMax. number of bytes in multi-byte write = 2N (0000 = Not supported0008h = 256B page 0009h = 512B page)2Bh00h2Ch02hNumber of Erase Block Regions within device 1 = Uniform device, 2 = Boot deviceNoteFL-S 128 Mb and 256-Mb devices have either a hybrid sector architecture with thirty two 4-KB sectors and all remaining sectors of 64-KB or with uniform 256-KB sectors. Devices with the hybrid sector architecture are initially shipped from Infineon with the 4 KB sectors located at the bottom of the array address map. However, the device configuration TBPARM bit CR1[2] may be programed to invert the sector map to place the 4-KB sectors at the top of the array address map. The CFI geometry information of the above table is relevant only to the initial delivery state of a hybrid sector device. The flash device driver software must examine the TBPARM bit to determine if the sector map was inverted at a later time.Table 59    Device geometry definition for 128-Mb and 256-Mb bottom boot initial delivery state[58] (con- tinued)Byte addressDataDescription2Dh1FhErase Block Region 1 Information (refer to JEDEC JEP137): 32 sectors = 32-1 = 001Fh4-KB sectors = 256 bytes x 0010h2Eh00h2Fh10h30h00h31hFDhErase Block Region 2 Information: 254 sectors = 254-1 = 00FDh (128 Mb)510 sectors = 510-1 = 01FDh (256 Mb) 64-KB sectors = 0100h x 256 bytes32h00h (128 Mb)01h (256 Mb)33h00h34h01h35h thru 3FhFFhRFUNoteFL-S 128 Mb and 256-Mb devices have either a hybrid sector architecture with thirty two 4-KB sectors and all remaining sectors of 64-KB or with uniform 256-KB sectors. Devices with the hybrid sector architecture are initially shipped from Infineon with the 4 KB sectors located at the bottom of the array address map. However, the device configuration TBPARM bit CR1[2] may be programed to invert the sector map to place the 4-KB sectors at the top of the array address map. The CFI geometry information of the above table is relevant only to the initial delivery state of a hybrid sector device. The flash device driver software must examine the TBPARM bit to determine if the sector map was inverted at a later time.Table 60    Device geometry definition for 128-Mb and 256-Mb uniform sector devicesByte addressDataDescription27h18h (128 Mb)19h (256 Mb)Device size = 2N bytes28h02hFlash device interface description: 0000h = x8 only0001h = x16 only0002h = x8/x16 capable 0003h = x32 only0004h = Single I/O SPI, 3-byte address 0005h = Multi I/O SPI, 3-byte address 0102h = Multi I/O SPI, 3- or 4-byte address29h01h2Ah09hMax. number of bytes in multi-byte write = 2N (0000 = not supported0008h = 256B page 0009h = 512B page)2Bh00h2Ch01hNumber of Erase Block Regions within device 1 = Uniform device, 2 = Boot device2Dh3Fh (128 Mb)7Fh (256 Mb)Erase Block Region 1 Information (refer to JEDEC JEP137): 64 sectors = 64-1 = 003Fh (128 Mb)128 sectors = 128-1 = 007Fh (256 Mb) 256-KB sectors = 256 bytes x 0400h2Eh00h2Fh00h30h04h31h thru 3FhFFhRFUTable 61    CFI primary vendor-specific extended queryByte addressDataDescription40h50hQuery-unique ASCII string “PRI”41h52h42h49h43h31hMajor version number = 1, ASCII44h33hMinor version number = 3, ASCII45h21hAddress Sensitive Unlock (Bits 1-0) 00b = Required01b = Not Required Process technology (Bits 5-2)0000b = 0.23 µm Floating Gate0001b = 0.17 µm Floating Gate 0010b = 0.23 µm MIRRORBIT™0011b = 0.11 µm Floating Gate0100b = 0.11 µm MIRRORBIT™0101b = 0.09 µm MIRRORBIT™1000b = 0.065 µm MIRRORBIT™46h02hErase Suspend0 = Not Supported1 = Read Only2 = Read and Program47h01hSector Protect00 = Not SupportedX = Number of sectors in group48h00hTemporary Sector Unprotect 00 = Not Supported01 = Supported49h08hSector Protect/Unprotect Scheme 04 = High Voltage Method05 = Software Command Locking Method 08 = Advanced Sector Protection Method 09 = Secure4Ah00hSimultaneous Operation 00 = Not SupportedX = Number of Sectors4Bh01hBurst Mode (Synchronous sequential read) support 00 = Not Supported01 = Supported4ChxxhPage Mode Type, model dependent 00 = Not Supported01 = 4 Word Read Page02 = 8 Read Word Page03 = 256-Byte Program Page 04 = 512-Byte Program Page4Dh00hACC (Acceleration) Supply Minimum 00 = Not Supported, 100 mVTable 61    CFI primary vendor-specific extended query (continued)Byte addressDataDescription4Eh00hACC (Acceleration) Supply Maximum 00 = Not Supported, 100 mV4Fh07hWP# Protection 01 = Whole Chip04 = Uniform Device with Bottom WP Protect 05 = Uniform Device with Top WP Protect07 = Uniform Device with Top or Bottom Write Protect (user select)50h01hProgram Suspend00 = Not Supported01 = SupportedThe Alternate Vendor-Specific Extended Query provides information related to the expanded command set provided by the FL-S family. The alternate query parameters use a format in which each parameter begins with an identifier byte and a parameter length byte. Driver software can check each parameter ID and can use the length value to skip to the next parameter if the parameter is not needed or not recognized by the software.Table 62    CFI alternate vendor-specific extended query headerByte addressDataDescription51h41hQuery-unique ASCII string “ALT”52h4Ch53h54h54h32hMajor version number = 2, ASCII55h30hMinor version number = 0, ASCIITable 63    CFI alternate vendor-specific extended query parameter 0Parameter relative byte address offsetDataDescription00h00hParameter ID (Ordering Part Number)01h10hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h53hASCII “S” for manufacturer (Infineon)03h32hASCII “25” for Product Characters (Single Die SPI)04h35h05h46hASCII “FL” for Interface Characters (SPI 3 Volt)06h4Ch07h31h (128 Mb)32h (256 Mb)ASCII characters for density08h32h (128 Mb)35h (256 Mb)09h38h (128 Mb)36h (256 Mb)0Ah53hASCII “S” for technology (65-nm MIRRORBIT™)0BhxxhReserved for Future Use (RFU)0Ch0Dh0Eh0Fh10h11hTable 64    CFI alternate vendor-specific extended query parameter 80h address optionsParameter relative byte address offsetDataDescription00h80hParameter ID (address options)01h01hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02hF0hBits 7:4 - Reserved = 1111bBit 3 - AutoBoot support - Ye s= 0b, No = 1bBit 2 - 4-byte address instructions supported - Yes = 0b, No = 1bBit 1 - Bank address + 3-byte address instructions supported - Yes = 0b, No = 1bBit 0 - 3-byte address instructions supported - Yes = 0b, No = 1bTable 65    CFI alternate vendor-specific extended query parameter 84h suspend commandsParameter relative byte address offsetDataDescription00h84hParameter ID (Suspend Commands01h08hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h85hProgram suspend instruction code03h2DhProgram suspend latency maximum (µs)04h8AhProgram resume instruction code05h64hProgram resume to next suspend typical (µs)06h75hErase suspend instruction code07h2DhErase suspend latency maximum (µs)08h7AhErase resume instruction code09h64hErase resume to next suspend typical (µs)Table 66    CFI alternate vendor-specific extended query parameter 88h data protectionParameter relative byte address offsetDataDescription00h88hParameter ID (Data Protection)01h04hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h0AhOTP size 2N bytes, FFh = not supported03h01hOTP address map format, 01h = FL-S format, FFh = not supported04hxxhBlock Protect Type, model dependent 00h = FL-P, FL-S, FFh = not supported05hxxhAdvanced Sector Protection type, model dependent 01h = FL-S ASPTable 67    CFI alternate vendor-specific extended query parameter 8Ch reset timingParameter relative byte address offsetDataDescription00h8ChParameter ID (Reset Timing)01h06hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h96hPOR maximum value03h01hPOR maximum exponent 2N µs04hFFh (without separate RESET#) 23h (with separate RESET #)Hardware Reset maximum value05h00hHardware Reset maximum exponent 2N µs06h23hSoftware Reset maximum value, FFh = not supported07h00hSoftware Reset maximum exponent 2N µsTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR)Parameter relative byte address offsetDataDescription00h90hParameter ID (Latency Code Table)01h56hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h06hNumber of rows03h0EhRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h03hRead 3-byte address instruction07h13hRead 4-byte address instruction08h0BhRead Fast 3-byte address instruction09h0ChRead Fast 4-byte address instruction0Ah3BhRead Dual Out 3-byte address instruction0Bh3ChRead Dual Out 4-byte address instruction0Ch6BhRead Quad Out 3-byte address instruction0Dh6ChRead Quad Out 4-byte address instruction0EhBBhDual I/O Read 3-byte address instruction0FhBChDual I/O Read 4-byte address instruction10hEBhQuad I/O Read 3-byte address instruction11hEChQuad I/O Read 4-byte address instruction12h32hStart of row 2, SCK frequency limit for this row (50 MHz)13h03hLatency Code for this row (11b)14h00hRead mode cycles15h00hRead latency cycles16h00hRead Fast mode cycles17h00hRead Fast latency cycles18h00hRead Dual Out mode cycles19h00hRead Dual Out latency cycles1Ah00hRead Quad Out mode cycles1Bh00hRead Quad Out latency cycles1Ch00hDual I/O Read mode cycles1Dh04hDual I/O Read latency cycles1Eh02hQuad I/O Read mode cycles1Fh01hQuad I/O Read latency cycles20h50hStart of row 3, SCK frequency limit for this row (80 MHz)21h00hLatency Code for this row (00b)22hFFhRead mode cycles (FFh = command not supported at this frequency)23hFFhRead latency cyclesTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR) (continued)Parameter relative byte address offsetDataDescription24h00hRead Fast mode cycles25h08hRead Fast latency cycles26h00hRead Dual Out mode cycles27h08hRead Dual Out latency cycles28h00hRead Quad Out mode cycles29h08hRead Quad Out latency cycles2Ah00hDual I/O Read mode cycles2Bh04hDual I/O Read latency cycles2Ch02hQuad I/O Read mode cycles2Dh04hQuad I/O Read latency cycles2Eh5AhStart of row 4, SCK frequency limit for this row (90 MHz)2Fh01hLatency Code for this row (01b)30hFFhRead mode cycles (FFh = command not supported at this frequency)31hFFhRead latency cycles32h00hRead Fast mode cycles33h08hRead Fast latency cycles34h00hRead Dual Out mode cycles35h08hRead Dual Out latency cycles36h00hRead Quad Out mode cycles37h08hRead Quad Out latency cycles38h00hDual I/O Read mode cycles39h05hDual I/O Read latency cycles3Ah02hQuad I/O Read mode cycles3Bh04hQuad I/O Read latency cycles3Ch68hStart of row 5, SCK frequency limit for this row (104 MHz)3Dh02hLatency Code for this row (10b)3EhFFhRead mode cycles (FFh = command not supported at this frequency)3FhFFhRead latency cycles40h00hRead Fast mode cycles41h08hRead Fast latency cycles42h00hRead Dual Out mode cycles43h08hRead Dual Out latency cycles44h00hRead Quad Out mode cycles45h08hRead Quad Out latency cycles46h00hDual I/O Read mode cycles47h06hDual I/O Read latency cycles48h02hQuad I/O Read mode cyclesTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR) (continued)Parameter relative byte address offsetDataDescription49h05hQuad I/O Read latency cycles4Ah85hStart of row 6, SCK frequency limit for this row (133 MHz)4Bh02hLatency Code for this row (10b)4ChFFhRead mode cycles (FFh = command not supported at this frequency)4DhFFhRead latency cycles4Eh00hRead Fast mode cycles4Fh08hRead Fast latency cycles50hFFhRead Dual Out mode cycles51hFFhRead Dual Out latency cycles52hFFhRead Quad Out mode cycles53hFFhRead Quad Out latency cycles54hFFhDual I/O Read mode cycles55hFFhDual I/O Read latency cycles56hFFhQuad I/O Read mode cycles57hFFhQuad I/O Read latency cyclesTable 69    CFI alternate vendor-specific extended query parameter 9Ah - HPLC DDRParameter relative byte address offsetDataDescription00h9AhParameter ID (Latency Code Table)01h2AhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h05hNumber of rows03h08hRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h0DhRead Fast DDR 3-byte address instruction07h0EhRead Fast DDR 4-byte address instruction08hBDhDDR Dual I/O Read 3-byte address instruction09hBEhDDR Dual I/O Read 4-byte address instruction0AhEDhRead DDR Quad I/O 3-byte address instruction0BhEEhRead DDR Quad I/O 4-byte address instruction0Ch32hStart of row 2, SCK frequency limit for this row (50 MHz)0Dh03hLatency Code for this row (11b)0Eh00hRead Fast DDR mode cycles0Fh04hRead Fast DDR latency cycles10h00hDDR Dual I/O Read mode cycles11h04hDDR Dual I/O Read latency cyclesTable 69    CFI alternate vendor-specific extended query parameter 9Ah - HPLC DDR (continued)Parameter relative byte address offsetDataDescription12h01hRead DDR Quad I/O mode cycles13h03hRead DDR Quad I/O latency cycles14h42hStart of row 3, SCK frequency limit for this row (66 MHz)15h00hLatency Code for this row (00b)16h00hRead Fast DDR mode cycles17h05hRead Fast DDR latency cycles18h00hDDR Dual I/O Read mode cycles19h06hDDR Dual I/O Read latency cycles1Ah01hRead DDR Quad I/O mode cycles1Bh06hRead DDR Quad I/O latency cycles1Ch42hStart of row 4, SCK frequency limit for this row (66 MHz)1Dh01hLatency Code for this row (01b)1Eh00hRead Fast DDR mode cycles1Fh06hRead Fast DDR latency cycles20h00hDDR Dual I/O Read mode cycles21h07hDDR Dual I/O Read latency cycles22h01hRead DDR Quad I/O mode cycles23h07hRead DDR Quad I/O latency cycles24h42hStart of row 5, SCK frequency limit for this row (66 MHz)25h02hLatency Code for this row (10b)26h00hRead Fast DDR mode cycles27h07hRead Fast DDR latency cycles28h00hDDR Dual I/O Read mode cycles29h08hDDR Dual I/O Read latency cycles2Ah01hRead DDR Quad I/O mode cycles2Bh08hRead DDR Quad I/O latency cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR)Parameter relative byte address offsetDataDescription00h90hParameter ID (Latency Code Table)01h56hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h06hNumber of rows03h0EhRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h03hRead 3-byte address instruction07h13hRead 4-byte address instructionTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription08h0BhRead Fast 3-byte address instruction09h0ChRead Fast 4-byte address instruction0Ah3BhRead Dual Out 3-byte address instruction0Bh3ChRead Dual Out 4-byte address instruction0Ch6BhRead Quad Out 3-byte address instruction0Dh6ChRead Quad Out 4-byte address instruction0EhBBhDual I/O Read 3-byte address instruction0FhBChDual I/O Read 4-byte address instruction10hEBhQuad I/O Read 3-byte address instruction11hEChQuad I/O Read 4-byte address instruction12h32hStart of row 2, SCK frequency limit for this row (50 MHz)13h03hLatency Code for this row (11b)14h00hRead mode cycles15h00hRead latency cycles16h00hRead Fast mode cycles17h00hRead Fast latency cycles18h00hRead Dual Out mode cycles19h00hRead Dual Out latency cycles1Ah00hRead Quad Out mode cycles1Bh00hRead Quad Out latency cycles1Ch04hDual I/O Read mode cycles1Dh00hDual I/O Read latency cycles1Eh02hQuad I/O Read mode cycles1Fh01hQuad I/O Read latency cycles20h50hStart of row 3, SCK frequency limit for this row (80 MHz)21h00hLatency Code for this row (00b)22hFFhRead mode cycles (FFh = command not supported at this frequency)23hFFhRead latency cycles24h00hRead Fast mode cycles25h08hRead Fast latency cycles26h00hRead Dual Out mode cycles27h08hRead Dual Out latency cycles28h00hRead Quad Out mode cycles29h08hRead Quad Out latency cycles2Ah04hDual I/O Read mode cycles2Bh00hDual I/O Read latency cycles2Ch02hQuad I/O Read mode cycles2Dh04hQuad I/O Read latency cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription2Eh5AhStart of row 4, SCK frequency limit for this row (90 MHz)2Fh01hLatency Code for this row (01b)30hFFhRead mode cycles (FFh = command not supported at this frequency)31hFFhRead latency cycles32h00hRead Fast mode cycles33h08hRead Fast latency cycles34h00hRead Dual Out mode cycles35h08hRead Dual Out latency cycles36h00hRead Quad Out mode cycles37h08hRead Quad Out latency cycles38h04hDual I/O Read mode cycles39h01hDual I/O Read latency cycles3Ah02hQuad I/O Read mode cycles3Bh04hQuad I/O Read latency cycles3Ch68hStart of row 5, SCK frequency limit for this row (104 MHz)3Dh02hLatency Code for this row (10b)3EhFFhRead mode cycles (FFh = command not supported at this frequency)3FhFFhRead latency cycles40h00hRead Fast mode cycles41h08hRead Fast latency cycles42h00hRead Dual Out mode cycles43h08hRead Dual Out latency cycles44h00hRead Quad Out mode cycles45h08hRead Quad Out latency cycles46h04hDual I/O Read mode cycles47h02hDual I/O Read latency cycles48h02hQuad I/O Read mode cycles49h05hQuad I/O Read latency cycles4Ah85hStart of row 6, SCK frequency limit for this row (133 MHz)4Bh02hLatency Code for this row (10b)4ChFFhRead mode cycles (FFh = command not supported at this frequency)4DhFFhRead latency cycles4Eh00hRead Fast mode cycles4Fh08hRead Fast latency cycles50hFFhRead Dual Out mode cycles51hFFhRead Dual Out latency cycles52hFFhRead Quad Out mode cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription53hFFhRead Quad Out latency cycles54hFFhDual I/O Read mode cycles55hFFhDual I/O Read latency cycles56hFFhQuad I/O Read mode cycles57hFFhQuad I/O Read latency cyclesTable 71    CFI alternate vendor-specific extended query parameter 9Ah - EHPLC DDRParameter relative byte address offsetDataDescription00h9AhParameter ID (Latency Code Table)01h2AhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h05hNumber of rows03h08hRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h0DhRead Fast DDR 3-byte address instruction07h0EhRead Fast DDR 4-byte address instruction08hBDhDDR Dual I/O Read 3-byte address instruction09hBEhDDR Dual I/O Read 4-byte address instruction0AhEDhRead DDR Quad I/O 3-byte address instruction0BhEEhRead DDR Quad I/O 4-byte address instruction0Ch32hStart of row 2, SCK frequency limit for this row (50 MHz)0Dh03hLatency Code for this row (11b)0Eh04hRead Fast DDR mode cycles0Fh01hRead Fast DDR latency cycles10h02hDDR Dual I/O Read mode cycles11h02hDDR Dual I/O Read latency cycles12h01hRead DDR Quad I/O mode cycles13h03hRead DDR Quad I/O latency cycles14h42hStart of row 3, SCK frequency limit for this row (66 MHz)15h00hLatency Code for this row (00b)16h04hRead Fast DDR mode cycles17h02hRead Fast DDR latency cycles18h02hDDR Dual I/O Read mode cycles19h04hDDR Dual I/O Read latency cycles1Ah01hRead DDR Quad I/O mode cycles1Bh06hRead DDR Quad I/O latency cycles1Ch42hStart of row 4, SCK frequency limit for this row (66 MHz)Table 71    CFI alternate vendor-specific extended query parameter 9Ah - EHPLC DDR (continued)Parameter relative byte address offsetDataDescription1Dh01hLatency Code for this row (01b)1Eh04hRead Fast DDR mode cycles1Fh04hRead Fast DDR latency cycles20h02hDDR Dual I/O Read mode cycles21h05hDDR Dual I/O Read latency cycles22h01hRead DDR Quad I/O mode cycles23h07hRead DDR Quad I/O latency cycles24h42hStart of row 5, SCK frequency limit for this row (66 MHz)25h02hLatency Code for this row (10b)26h04hRead Fast DDR mode cycles27h05hRead Fast DDR latency cycles28h02hDDR Dual I/O Read mode cycles29h06hDDR Dual I/O Read latency cycles2Ah01hRead DDR Quad I/O mode cycles2Bh08hRead DDR Quad I/O latency cyclesTable 72    CFI alternate vendor-specific extended query parameter F0h RFUParameter relative byte address offsetDataDescription00hF0hParameter ID (RFU)01h0FhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02hFFhRFU...FFhRFU10hFFhRFUThis parameter type (Parameter ID F0h) may appear multiple times and have a different length each time. The parameter is used to reserve space in the ID-CFI map or to force space (pad) to align a following parameter to a required boundary.Device ID and common flash interface (ID-CFI) ASO map — Automotive onlyThe CFI Primary Vendor-Specific Extended Query is extended to include Electronic Marking information for device traceability.AddressData field# of bytesData formatExample of actual dataHex read out of example data(SA) + 0180hSize of Electronic Marking1Hex2014h(SA) + 0181hRevision of Electronic Marking1Hex101h(SA) + 0182hFab Lot #8ASCIILD872704Ch, 44h, 38h, 37h, 32h, 37h, 30h, FFh(SA) + 018AhWafer #1Hex2317h(SA) + 018BhDie X Coordinate1Hex100Ah(SA) + 018ChDie Y Coordinate1Hex150Fh(SA) + 018DhClass Lot #7ASCIIBR3315042h, 52h, 33h, 33h, 31h, 35h, 30h(SA) + 0194hReserved for Future12N/AN/AFFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFhFab Lot # + Wafer # + Die X Coordinate + Die Y Coordinate gives a unique ID for each device.RegistersThe register maps are copied in this section as a quick reference. See Registers for the full description of the register contents.Table 73    Status Register 1 (SR1)BitsField nameFunctionTypeDefault stateDescription7SRWDStatus Register Write DisableNon-volatile01 = Locks state of SRWD, BP, and configu- ration register bits when WP# is LOW by ignoring WRR command0 = No protection, even when WP# is LOW6P_ERRProgramming Error OccurredVolatile, Read only01 = Error occurred 0 = No error5E_ERRErase Error OccurredVolatile, Read only01= Error occurred 0 = No error4BP2Block ProtectionVolatile if CR1[3] = 1,Non-Volatile if CR1[3] = 01 if CR1[3] = 1,0 when shipped from InfineonProtects selected range of sectors (Block) from Program or Erase3BP12BP01WELWrite Enable LatchVolatile01 = Device accepts Write Registers (WRR), program or erase commands0 = Device ignores Write Registers (WRR), program or erase commandsThis bit is not affected by WRR, only WREN and WRDI commands affect this bit.0WIPWrite in ProgressVolatile, Read only01= Device Busy, a Write Registers (WRR), program, erase or other operation is in progress0 = Ready Device is in standby mode and can accept commandsTable 74    Configuration Register (CR1)BitsField nameFunctionTypeDefault stateDescription7LC1Latency CodeNon-Volatile0Selects number of initial read latency cycles See Latency Code tables (Table 26 through Table 29)6LC005TBPROTConfigures Start of Block ProtectionOTP01 = BP starts at bottom (Low address) 0 = BP starts at top (High address)4RFURFUOTP0Reserved for Future Use3BPNVConfigures BP2-0 inStatus RegisterOTP01 = Volatile0 = Non-volatile2TBPARMConfigures Parameter Sectors locationOTP01 = 4-KB physical sectors at top, (high address)0 = 4-KB physical sectors at bottom (Low address) RFU in uniform sector devices.1QUADPuts the device into Quad I/O operationNon-Volatile01 = Quad0 = Dual or Serial0FREEZELock current state of BP2-0 bits in Status Register, TBPROT and TBPARM inConfiguration Register, and OTP regionsVolatile01 = Block Protection and OTP locked0 = Block Protection and OTP un-lockedTable 75    Status Register 2 (SR2)BitsField nameFunctionTypeDefault stateDescription7RFUReserved0Reserved for Future Use6RFUReserved0Reserved for Future Use5RFUReserved0Reserved for Future Use4RFUReserved0Reserved for Future Use3RFUReserved0Reserved for Future Use2RFUReserved0Reserved for Future Use1ESErase SuspendVolatile, Read only01 = In erase suspend mode.0 = Not in erase suspend mode.0PSProgram SuspendVolatile, Read only01 = In program suspend mode.0 = Not in program suspend mode.Table 76    Bank Address Register (BAR)BitsField nameFunctionTypeDefault stateDescription7EXTADDExtended Address EnableVolatile0b1 = 4-byte (32 bits) addressing required from command.0 = 3-byte (24 bits) addressing from command + Bank Address6 to 2RFUReservedVolatile00000bReserved for Future Use1BA25Bank AddressVolatile0RFU for lower density devices0BA24Bank AddressVolatile0A24 for 256-Mb device, RFU for lower density deviceTable 77    ASP Register (ASPR)BitsField nameFunctionTypeDefault stateDescription15 to9RFUReservedOTP1Reserved for Future Use8RFUReservedOTP[59]Reserved for Future Use7RFUReservedOTPReserved for Future Use6RFUReservedOTP1Reserved for Future Use5RFUReservedOTP[59]Reserved for Future Use4RFUReservedOTPReserved for Future Use3RFUReservedOTPReserved for Future Use2PWDMLBPassword Protection Mode Lock BitOTP10 = Password Protection Mode Permanently Enabled.1 = Password Protection Mode not Permanently Enabled.1PSTMLBPersistent Protection Mode Lock BitOTP10 = Persistent Protection Mode Permanently Enabled.1 = Persistent Protection Mode not Permanently Enabled.0RFUReservedOTP1Reserved for Future UseNoteDefault value depends on ordering part number, see Initial delivery state.Table 78   Password Register (PASS)BitsField nameFunctionTypeDefault stateDescription63 to0PWDHidden PasswordOTPFFFFFFFF- FFFFFFFFhNon-volatile OTP storage of 64-bit password. The password is no longer readable after the password protection mode is selected by programming ASP register bit ‘2’ to ‘0’.Table 79   PPB Lock Register (PPBL)BitsField nameFunctionTypeDefault stateDescription7 to 1RFUReservedVolatile00hReserved for Future Use0PPBLOCKProtect PPB ArrayVolatilePersistent Protection Mode = 1 Password Protection Mode = 00 = PPB array protected until next power cycle or hardware reset1 = PPB array may be programmed or erasedTable 80    PPB Access Register (PPBAR)BitsField nameFunctionTypeDefault stateDescription7 to 0PPBRead or Program per sector PPBNon-volatileFFh00h = PPB for the sector addressed by the PPBRD or PPBP command is programmed to ‘0’, protecting that sector from program or erase operations.FFh = PPB for the sector addressed by the PPBRD or PPBP command is erased to ‘1’, not protecting that sector from program or erase operations.Table 81   DYB Access Register (DYBAR)BitsField nameFunctionTypeDefault stateDescription7 to 0DYBRead or Write per sector DYBVolatileFFh00h = DYB for the sector addressed by the DYBRD or DYBP command is cleared to ‘0’, protecting that sector from program or erase operations.FFh = DYB for the sector addressed by the DYBRD or DYBP command is set to ‘1’, not protecting that sector from program or erase operations.Table 82    Non-Volatile Data Learning Register (NVDLR)BitsField nameFunctionTypeDefault stateDescription7 to 0NVDLPNon-Volatile Data Learning PatternOTP00hOTP value that may be transferred to the host during DDR read command latency (dummy) cycles to provide a training pattern to help the host more accurately center the data capture point in the received data bits.Table 83    Volatile Data Learning Register (NVDLR)BitsField nameFunctionTypeDefault stateDescription7 to0VDLPVolatile Data Learning PatternVolatileTakes the value of NVDLRduring POR or ResetVolatile copy of the NVDLP used to enable and deliver the Data Learning Pattern (DLP) to the outputs. The VDLP may be changed by the host during system operation.Initial delivery state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Table 55    S25FL128S and S25FL256S instruction set (Sorted by instruction)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Instruction (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Command name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Command description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Maximum frequency (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "WRR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Write Register (Status-1, Configuration-1)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "02"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Page Program (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "03"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "04"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "WRDI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Write Disable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "05"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "RDSR1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read Status Register-1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "06"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "WREN"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Write Enable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "07"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "RDSR2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read Status Register-2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "0B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "FAST_READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Fast Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "0C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4FAST_READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Fast Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "0D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DDRFR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DDR Fast Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "0E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4DDRFR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DDR Fast Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4PP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Page Program (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4READ"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ABRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "AutoBoot Register Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ABWR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "AutoBoot Register Write"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "BRRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Bank Register Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "BRWR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Bank Register Write"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ECCRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ECC Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "P4E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Parameter 4 KB-sector Erase (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "21"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4P4E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Parameter 4 KB-sector Erase (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "2B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ASPRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ASP Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "2F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ASPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ASP Program"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "CLSR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Clear Status Register - Erase/Program Fail Reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "32"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Quad Page Program (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "34"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Quad Page Program (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "35"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "RDCR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read Configuration Register-1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "38"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "QPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Quad Page Program (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "3B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read Dual Out (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "3C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4DOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read Dual Out (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "41"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DLPRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Data Learning Pattern Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "42"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "OTPP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "OTP Program"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "43"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PNVDLR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Program NV Data Learning Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "WVDLR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Write Volatile Data Learning Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "OTPR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "OTP Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "60"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "BE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Bulk Erase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "6B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "QOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read Quad Out (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Table 55    S25FL128S and S25FL256S instruction set (Sorted by instruction) (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Instruction (Hex)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Command name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Command description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Maximum frequency (MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "6C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4QOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read Quad Out (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ERSP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Erase Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "7A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ERRS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Erase Resume"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "85"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PGSP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Program Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "8A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PGRS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Program Resume"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "90"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "READ_ID (REMS)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read Electronic Manufacturer Signature"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "9F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "RDID"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read ID (JEDEC Manufacturer ID and JEDEC CFI)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "A3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "MPM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Reserved for Multi-I/O-High Perf Mode (MPM)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "A6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PLBWR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PPB Lock Bit Write"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "A7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PLBRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PPB Lock Bit Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "AB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "RES"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Read Electronic Signature"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "B9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "BRAC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Bank Register Access"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "(Legacy Command formerly used for Deep Power Down)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "BB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Dual I/O Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "BC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4DIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Dual I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "BD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DDRDIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DDR Dual I/O Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "BE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4DDRDIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DDR Dual I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "C7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "BE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Bulk Erase (alternate command)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "D8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "SE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Erase 64 KB or 256 KB (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4SE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Erase 64 KB or 256 KB (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "E0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DYBRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DYB Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "E1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DYBWR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DYB Write"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "E2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PPBRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PPB Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "E3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PPBP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PPB Program"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "E4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PPBE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PPB Erase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "E5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Reserved-E5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "E6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Reserved-E6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "–"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "E7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PASSRD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Password Read"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "E8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PASSP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Password Program"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "E9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "PASSU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Password Unlock"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "EB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "QIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Quad I/O Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "EC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4QIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Quad I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "104"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "ED"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DDRQIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DDR Quad I/O Read (3- or 4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "EE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "4DDRQIOR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "DDR Quad I/O Read (4-byte address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "F0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "RESET"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Software Reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "FF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "MBR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "Mode Bit Reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Command summary",
        "Text": "133"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) address map",
        "Text": "Field definitionsTable 56   Manufacturer and device IDByte addressDataDescription00h01hManufacturer ID for Infineon01h20h (128 Mb)02h (256 Mb)Device ID Most Significant Byte - Memory Interface Type02h18h (128 Mb)19h (256 Mb)Device ID Least Significant Byte - Density03h4DhID-CFI Length - number bytes following. Adding this value to the current location of 03h gives the address of the last valid location in the ID-CFI address map. A value of 00h indicates the entire 512-byte ID-CFI space must be read because the actual length of the ID-CFI information is longer than can be indicated by this legacy single byte field. The value is OPN dependent.04h00h (Uniform 256-KB sectors) 01h (4-KB parameter sectors with uniform 64-KB sectors)Sector Architecture05h80h (FL-S Family)Family ID06hxxhASCII characters for ModelSee “Ordering information” on page 154 for the model number definitions.07hxxh08hxxhReserved09hxxhReserved0AhxxhReserved0BhxxhReserved0ChxxhReserved0DhxxhReserved0EhxxhReserved0FhxxhReservedTable 57    CFI query identification stringByte addressDataDescription10h 11h 12h51h 52h 59hQuery Unique ASCII string “QRY”13h 14h02h 00hPrimary OEM Command SetFL-P backward compatible command set ID15h 16h40h 00hAddress for Primary Extended Table17h 18h53h 46hAlternate OEM Command SetASCII characters “FS” for SPI (F) interface, S Technology19h 1Ah51h 00hAddress for Alternate OEM Extended TableTable 58    CFI system interface stringByte addressDataDescription1Bh27hVCC Min. (erase/program): 100 millivolts1Ch36hVCC Max. (erase/program): 100 millivolts1Dh00hVPP Min. voltage (00h = no VPP present)1Eh00hVPP Max. voltage (00h = no VPP present)1Fh06hTypical timeout per single byte program 2N µs20h08h (256B page) 09h (512B page)Typical timeout for Min. size Page program 2N µs (00h = not supported)21h08h (4 KB or 64 KB)09h (256 KB)Typical timeout per individual sector erase 2N ms22h0Fh (128 Mb)10h (256 Mb)Typical timeout for full chip erase 2N ms (00h = not supported)23h02hMax. timeout for byte program 2N times typical24h02hMax. timeout for page program 2N times typical25h03hMax. timeout per individual sector erase 2N times typical26h03hMax. timeout for full chip erase 2N times typical (00h = not supported)Table 59    Device geometry definition for 128-Mb and 256-Mb bottom boot initial delivery state[58]Byte addressDataDescription27h18h (128 Mb)19h (256 Mb)Device size = 2N bytes28h02hFlash device interface description: 0000h = x8 only0001h = x16 only0002h = x8/x16 capable 0003h = x32 only0004h = Single I/O SPI, 3-byte address 0005h = Multi I/O SPI, 3-byte address 0102h = Multi I/O SPI, 3- or 4-byte address29h01h2Ah08hMax. number of bytes in multi-byte write = 2N (0000 = Not supported0008h = 256B page 0009h = 512B page)2Bh00h2Ch02hNumber of Erase Block Regions within device 1 = Uniform device, 2 = Boot deviceNoteFL-S 128 Mb and 256-Mb devices have either a hybrid sector architecture with thirty two 4-KB sectors and all remaining sectors of 64-KB or with uniform 256-KB sectors. Devices with the hybrid sector architecture are initially shipped from Infineon with the 4 KB sectors located at the bottom of the array address map. However, the device configuration TBPARM bit CR1[2] may be programed to invert the sector map to place the 4-KB sectors at the top of the array address map. The CFI geometry information of the above table is relevant only to the initial delivery state of a hybrid sector device. The flash device driver software must examine the TBPARM bit to determine if the sector map was inverted at a later time.Table 59    Device geometry definition for 128-Mb and 256-Mb bottom boot initial delivery state[58] (con- tinued)Byte addressDataDescription2Dh1FhErase Block Region 1 Information (refer to JEDEC JEP137): 32 sectors = 32-1 = 001Fh4-KB sectors = 256 bytes x 0010h2Eh00h2Fh10h30h00h31hFDhErase Block Region 2 Information: 254 sectors = 254-1 = 00FDh (128 Mb)510 sectors = 510-1 = 01FDh (256 Mb) 64-KB sectors = 0100h x 256 bytes32h00h (128 Mb)01h (256 Mb)33h00h34h01h35h thru 3FhFFhRFUNoteFL-S 128 Mb and 256-Mb devices have either a hybrid sector architecture with thirty two 4-KB sectors and all remaining sectors of 64-KB or with uniform 256-KB sectors. Devices with the hybrid sector architecture are initially shipped from Infineon with the 4 KB sectors located at the bottom of the array address map. However, the device configuration TBPARM bit CR1[2] may be programed to invert the sector map to place the 4-KB sectors at the top of the array address map. The CFI geometry information of the above table is relevant only to the initial delivery state of a hybrid sector device. The flash device driver software must examine the TBPARM bit to determine if the sector map was inverted at a later time.Table 60    Device geometry definition for 128-Mb and 256-Mb uniform sector devicesByte addressDataDescription27h18h (128 Mb)19h (256 Mb)Device size = 2N bytes28h02hFlash device interface description: 0000h = x8 only0001h = x16 only0002h = x8/x16 capable 0003h = x32 only0004h = Single I/O SPI, 3-byte address 0005h = Multi I/O SPI, 3-byte address 0102h = Multi I/O SPI, 3- or 4-byte address29h01h2Ah09hMax. number of bytes in multi-byte write = 2N (0000 = not supported0008h = 256B page 0009h = 512B page)2Bh00h2Ch01hNumber of Erase Block Regions within device 1 = Uniform device, 2 = Boot device2Dh3Fh (128 Mb)7Fh (256 Mb)Erase Block Region 1 Information (refer to JEDEC JEP137): 64 sectors = 64-1 = 003Fh (128 Mb)128 sectors = 128-1 = 007Fh (256 Mb) 256-KB sectors = 256 bytes x 0400h2Eh00h2Fh00h30h04h31h thru 3FhFFhRFUTable 61    CFI primary vendor-specific extended queryByte addressDataDescription40h50hQuery-unique ASCII string “PRI”41h52h42h49h43h31hMajor version number = 1, ASCII44h33hMinor version number = 3, ASCII45h21hAddress Sensitive Unlock (Bits 1-0) 00b = Required01b = Not Required Process technology (Bits 5-2)0000b = 0.23 µm Floating Gate0001b = 0.17 µm Floating Gate 0010b = 0.23 µm MIRRORBIT™0011b = 0.11 µm Floating Gate0100b = 0.11 µm MIRRORBIT™0101b = 0.09 µm MIRRORBIT™1000b = 0.065 µm MIRRORBIT™46h02hErase Suspend0 = Not Supported1 = Read Only2 = Read and Program47h01hSector Protect00 = Not SupportedX = Number of sectors in group48h00hTemporary Sector Unprotect 00 = Not Supported01 = Supported49h08hSector Protect/Unprotect Scheme 04 = High Voltage Method05 = Software Command Locking Method 08 = Advanced Sector Protection Method 09 = Secure4Ah00hSimultaneous Operation 00 = Not SupportedX = Number of Sectors4Bh01hBurst Mode (Synchronous sequential read) support 00 = Not Supported01 = Supported4ChxxhPage Mode Type, model dependent 00 = Not Supported01 = 4 Word Read Page02 = 8 Read Word Page03 = 256-Byte Program Page 04 = 512-Byte Program Page4Dh00hACC (Acceleration) Supply Minimum 00 = Not Supported, 100 mVTable 61    CFI primary vendor-specific extended query (continued)Byte addressDataDescription4Eh00hACC (Acceleration) Supply Maximum 00 = Not Supported, 100 mV4Fh07hWP# Protection 01 = Whole Chip04 = Uniform Device with Bottom WP Protect 05 = Uniform Device with Top WP Protect07 = Uniform Device with Top or Bottom Write Protect (user select)50h01hProgram Suspend00 = Not Supported01 = SupportedThe Alternate Vendor-Specific Extended Query provides information related to the expanded command set provided by the FL-S family. The alternate query parameters use a format in which each parameter begins with an identifier byte and a parameter length byte. Driver software can check each parameter ID and can use the length value to skip to the next parameter if the parameter is not needed or not recognized by the software.Table 62    CFI alternate vendor-specific extended query headerByte addressDataDescription51h41hQuery-unique ASCII string “ALT”52h4Ch53h54h54h32hMajor version number = 2, ASCII55h30hMinor version number = 0, ASCIITable 63    CFI alternate vendor-specific extended query parameter 0Parameter relative byte address offsetDataDescription00h00hParameter ID (Ordering Part Number)01h10hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h53hASCII “S” for manufacturer (Infineon)03h32hASCII “25” for Product Characters (Single Die SPI)04h35h05h46hASCII “FL” for Interface Characters (SPI 3 Volt)06h4Ch07h31h (128 Mb)32h (256 Mb)ASCII characters for density08h32h (128 Mb)35h (256 Mb)09h38h (128 Mb)36h (256 Mb)0Ah53hASCII “S” for technology (65-nm MIRRORBIT™)0BhxxhReserved for Future Use (RFU)0Ch0Dh0Eh0Fh10h11hTable 64    CFI alternate vendor-specific extended query parameter 80h address optionsParameter relative byte address offsetDataDescription00h80hParameter ID (address options)01h01hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02hF0hBits 7:4 - Reserved = 1111bBit 3 - AutoBoot support - Ye s= 0b, No = 1bBit 2 - 4-byte address instructions supported - Yes = 0b, No = 1bBit 1 - Bank address + 3-byte address instructions supported - Yes = 0b, No = 1bBit 0 - 3-byte address instructions supported - Yes = 0b, No = 1bTable 65    CFI alternate vendor-specific extended query parameter 84h suspend commandsParameter relative byte address offsetDataDescription00h84hParameter ID (Suspend Commands01h08hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h85hProgram suspend instruction code03h2DhProgram suspend latency maximum (µs)04h8AhProgram resume instruction code05h64hProgram resume to next suspend typical (µs)06h75hErase suspend instruction code07h2DhErase suspend latency maximum (µs)08h7AhErase resume instruction code09h64hErase resume to next suspend typical (µs)Table 66    CFI alternate vendor-specific extended query parameter 88h data protectionParameter relative byte address offsetDataDescription00h88hParameter ID (Data Protection)01h04hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h0AhOTP size 2N bytes, FFh = not supported03h01hOTP address map format, 01h = FL-S format, FFh = not supported04hxxhBlock Protect Type, model dependent 00h = FL-P, FL-S, FFh = not supported05hxxhAdvanced Sector Protection type, model dependent 01h = FL-S ASPTable 67    CFI alternate vendor-specific extended query parameter 8Ch reset timingParameter relative byte address offsetDataDescription00h8ChParameter ID (Reset Timing)01h06hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h96hPOR maximum value03h01hPOR maximum exponent 2N µs04hFFh (without separate RESET#) 23h (with separate RESET #)Hardware Reset maximum value05h00hHardware Reset maximum exponent 2N µs06h23hSoftware Reset maximum value, FFh = not supported07h00hSoftware Reset maximum exponent 2N µsTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR)Parameter relative byte address offsetDataDescription00h90hParameter ID (Latency Code Table)01h56hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h06hNumber of rows03h0EhRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h03hRead 3-byte address instruction07h13hRead 4-byte address instruction08h0BhRead Fast 3-byte address instruction09h0ChRead Fast 4-byte address instruction0Ah3BhRead Dual Out 3-byte address instruction0Bh3ChRead Dual Out 4-byte address instruction0Ch6BhRead Quad Out 3-byte address instruction0Dh6ChRead Quad Out 4-byte address instruction0EhBBhDual I/O Read 3-byte address instruction0FhBChDual I/O Read 4-byte address instruction10hEBhQuad I/O Read 3-byte address instruction11hEChQuad I/O Read 4-byte address instruction12h32hStart of row 2, SCK frequency limit for this row (50 MHz)13h03hLatency Code for this row (11b)14h00hRead mode cycles15h00hRead latency cycles16h00hRead Fast mode cycles17h00hRead Fast latency cycles18h00hRead Dual Out mode cycles19h00hRead Dual Out latency cycles1Ah00hRead Quad Out mode cycles1Bh00hRead Quad Out latency cycles1Ch00hDual I/O Read mode cycles1Dh04hDual I/O Read latency cycles1Eh02hQuad I/O Read mode cycles1Fh01hQuad I/O Read latency cycles20h50hStart of row 3, SCK frequency limit for this row (80 MHz)21h00hLatency Code for this row (00b)22hFFhRead mode cycles (FFh = command not supported at this frequency)23hFFhRead latency cyclesTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR) (continued)Parameter relative byte address offsetDataDescription24h00hRead Fast mode cycles25h08hRead Fast latency cycles26h00hRead Dual Out mode cycles27h08hRead Dual Out latency cycles28h00hRead Quad Out mode cycles29h08hRead Quad Out latency cycles2Ah00hDual I/O Read mode cycles2Bh04hDual I/O Read latency cycles2Ch02hQuad I/O Read mode cycles2Dh04hQuad I/O Read latency cycles2Eh5AhStart of row 4, SCK frequency limit for this row (90 MHz)2Fh01hLatency Code for this row (01b)30hFFhRead mode cycles (FFh = command not supported at this frequency)31hFFhRead latency cycles32h00hRead Fast mode cycles33h08hRead Fast latency cycles34h00hRead Dual Out mode cycles35h08hRead Dual Out latency cycles36h00hRead Quad Out mode cycles37h08hRead Quad Out latency cycles38h00hDual I/O Read mode cycles39h05hDual I/O Read latency cycles3Ah02hQuad I/O Read mode cycles3Bh04hQuad I/O Read latency cycles3Ch68hStart of row 5, SCK frequency limit for this row (104 MHz)3Dh02hLatency Code for this row (10b)3EhFFhRead mode cycles (FFh = command not supported at this frequency)3FhFFhRead latency cycles40h00hRead Fast mode cycles41h08hRead Fast latency cycles42h00hRead Dual Out mode cycles43h08hRead Dual Out latency cycles44h00hRead Quad Out mode cycles45h08hRead Quad Out latency cycles46h00hDual I/O Read mode cycles47h06hDual I/O Read latency cycles48h02hQuad I/O Read mode cyclesTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR) (continued)Parameter relative byte address offsetDataDescription49h05hQuad I/O Read latency cycles4Ah85hStart of row 6, SCK frequency limit for this row (133 MHz)4Bh02hLatency Code for this row (10b)4ChFFhRead mode cycles (FFh = command not supported at this frequency)4DhFFhRead latency cycles4Eh00hRead Fast mode cycles4Fh08hRead Fast latency cycles50hFFhRead Dual Out mode cycles51hFFhRead Dual Out latency cycles52hFFhRead Quad Out mode cycles53hFFhRead Quad Out latency cycles54hFFhDual I/O Read mode cycles55hFFhDual I/O Read latency cycles56hFFhQuad I/O Read mode cycles57hFFhQuad I/O Read latency cyclesTable 69    CFI alternate vendor-specific extended query parameter 9Ah - HPLC DDRParameter relative byte address offsetDataDescription00h9AhParameter ID (Latency Code Table)01h2AhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h05hNumber of rows03h08hRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h0DhRead Fast DDR 3-byte address instruction07h0EhRead Fast DDR 4-byte address instruction08hBDhDDR Dual I/O Read 3-byte address instruction09hBEhDDR Dual I/O Read 4-byte address instruction0AhEDhRead DDR Quad I/O 3-byte address instruction0BhEEhRead DDR Quad I/O 4-byte address instruction0Ch32hStart of row 2, SCK frequency limit for this row (50 MHz)0Dh03hLatency Code for this row (11b)0Eh00hRead Fast DDR mode cycles0Fh04hRead Fast DDR latency cycles10h00hDDR Dual I/O Read mode cycles11h04hDDR Dual I/O Read latency cyclesTable 69    CFI alternate vendor-specific extended query parameter 9Ah - HPLC DDR (continued)Parameter relative byte address offsetDataDescription12h01hRead DDR Quad I/O mode cycles13h03hRead DDR Quad I/O latency cycles14h42hStart of row 3, SCK frequency limit for this row (66 MHz)15h00hLatency Code for this row (00b)16h00hRead Fast DDR mode cycles17h05hRead Fast DDR latency cycles18h00hDDR Dual I/O Read mode cycles19h06hDDR Dual I/O Read latency cycles1Ah01hRead DDR Quad I/O mode cycles1Bh06hRead DDR Quad I/O latency cycles1Ch42hStart of row 4, SCK frequency limit for this row (66 MHz)1Dh01hLatency Code for this row (01b)1Eh00hRead Fast DDR mode cycles1Fh06hRead Fast DDR latency cycles20h00hDDR Dual I/O Read mode cycles21h07hDDR Dual I/O Read latency cycles22h01hRead DDR Quad I/O mode cycles23h07hRead DDR Quad I/O latency cycles24h42hStart of row 5, SCK frequency limit for this row (66 MHz)25h02hLatency Code for this row (10b)26h00hRead Fast DDR mode cycles27h07hRead Fast DDR latency cycles28h00hDDR Dual I/O Read mode cycles29h08hDDR Dual I/O Read latency cycles2Ah01hRead DDR Quad I/O mode cycles2Bh08hRead DDR Quad I/O latency cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR)Parameter relative byte address offsetDataDescription00h90hParameter ID (Latency Code Table)01h56hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h06hNumber of rows03h0EhRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h03hRead 3-byte address instruction07h13hRead 4-byte address instructionTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription08h0BhRead Fast 3-byte address instruction09h0ChRead Fast 4-byte address instruction0Ah3BhRead Dual Out 3-byte address instruction0Bh3ChRead Dual Out 4-byte address instruction0Ch6BhRead Quad Out 3-byte address instruction0Dh6ChRead Quad Out 4-byte address instruction0EhBBhDual I/O Read 3-byte address instruction0FhBChDual I/O Read 4-byte address instruction10hEBhQuad I/O Read 3-byte address instruction11hEChQuad I/O Read 4-byte address instruction12h32hStart of row 2, SCK frequency limit for this row (50 MHz)13h03hLatency Code for this row (11b)14h00hRead mode cycles15h00hRead latency cycles16h00hRead Fast mode cycles17h00hRead Fast latency cycles18h00hRead Dual Out mode cycles19h00hRead Dual Out latency cycles1Ah00hRead Quad Out mode cycles1Bh00hRead Quad Out latency cycles1Ch04hDual I/O Read mode cycles1Dh00hDual I/O Read latency cycles1Eh02hQuad I/O Read mode cycles1Fh01hQuad I/O Read latency cycles20h50hStart of row 3, SCK frequency limit for this row (80 MHz)21h00hLatency Code for this row (00b)22hFFhRead mode cycles (FFh = command not supported at this frequency)23hFFhRead latency cycles24h00hRead Fast mode cycles25h08hRead Fast latency cycles26h00hRead Dual Out mode cycles27h08hRead Dual Out latency cycles28h00hRead Quad Out mode cycles29h08hRead Quad Out latency cycles2Ah04hDual I/O Read mode cycles2Bh00hDual I/O Read latency cycles2Ch02hQuad I/O Read mode cycles2Dh04hQuad I/O Read latency cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription2Eh5AhStart of row 4, SCK frequency limit for this row (90 MHz)2Fh01hLatency Code for this row (01b)30hFFhRead mode cycles (FFh = command not supported at this frequency)31hFFhRead latency cycles32h00hRead Fast mode cycles33h08hRead Fast latency cycles34h00hRead Dual Out mode cycles35h08hRead Dual Out latency cycles36h00hRead Quad Out mode cycles37h08hRead Quad Out latency cycles38h04hDual I/O Read mode cycles39h01hDual I/O Read latency cycles3Ah02hQuad I/O Read mode cycles3Bh04hQuad I/O Read latency cycles3Ch68hStart of row 5, SCK frequency limit for this row (104 MHz)3Dh02hLatency Code for this row (10b)3EhFFhRead mode cycles (FFh = command not supported at this frequency)3FhFFhRead latency cycles40h00hRead Fast mode cycles41h08hRead Fast latency cycles42h00hRead Dual Out mode cycles43h08hRead Dual Out latency cycles44h00hRead Quad Out mode cycles45h08hRead Quad Out latency cycles46h04hDual I/O Read mode cycles47h02hDual I/O Read latency cycles48h02hQuad I/O Read mode cycles49h05hQuad I/O Read latency cycles4Ah85hStart of row 6, SCK frequency limit for this row (133 MHz)4Bh02hLatency Code for this row (10b)4ChFFhRead mode cycles (FFh = command not supported at this frequency)4DhFFhRead latency cycles4Eh00hRead Fast mode cycles4Fh08hRead Fast latency cycles50hFFhRead Dual Out mode cycles51hFFhRead Dual Out latency cycles52hFFhRead Quad Out mode cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription53hFFhRead Quad Out latency cycles54hFFhDual I/O Read mode cycles55hFFhDual I/O Read latency cycles56hFFhQuad I/O Read mode cycles57hFFhQuad I/O Read latency cyclesTable 71    CFI alternate vendor-specific extended query parameter 9Ah - EHPLC DDRParameter relative byte address offsetDataDescription00h9AhParameter ID (Latency Code Table)01h2AhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h05hNumber of rows03h08hRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h0DhRead Fast DDR 3-byte address instruction07h0EhRead Fast DDR 4-byte address instruction08hBDhDDR Dual I/O Read 3-byte address instruction09hBEhDDR Dual I/O Read 4-byte address instruction0AhEDhRead DDR Quad I/O 3-byte address instruction0BhEEhRead DDR Quad I/O 4-byte address instruction0Ch32hStart of row 2, SCK frequency limit for this row (50 MHz)0Dh03hLatency Code for this row (11b)0Eh04hRead Fast DDR mode cycles0Fh01hRead Fast DDR latency cycles10h02hDDR Dual I/O Read mode cycles11h02hDDR Dual I/O Read latency cycles12h01hRead DDR Quad I/O mode cycles13h03hRead DDR Quad I/O latency cycles14h42hStart of row 3, SCK frequency limit for this row (66 MHz)15h00hLatency Code for this row (00b)16h04hRead Fast DDR mode cycles17h02hRead Fast DDR latency cycles18h02hDDR Dual I/O Read mode cycles19h04hDDR Dual I/O Read latency cycles1Ah01hRead DDR Quad I/O mode cycles1Bh06hRead DDR Quad I/O latency cycles1Ch42hStart of row 4, SCK frequency limit for this row (66 MHz)Table 71    CFI alternate vendor-specific extended query parameter 9Ah - EHPLC DDR (continued)Parameter relative byte address offsetDataDescription1Dh01hLatency Code for this row (01b)1Eh04hRead Fast DDR mode cycles1Fh04hRead Fast DDR latency cycles20h02hDDR Dual I/O Read mode cycles21h05hDDR Dual I/O Read latency cycles22h01hRead DDR Quad I/O mode cycles23h07hRead DDR Quad I/O latency cycles24h42hStart of row 5, SCK frequency limit for this row (66 MHz)25h02hLatency Code for this row (10b)26h04hRead Fast DDR mode cycles27h05hRead Fast DDR latency cycles28h02hDDR Dual I/O Read mode cycles29h06hDDR Dual I/O Read latency cycles2Ah01hRead DDR Quad I/O mode cycles2Bh08hRead DDR Quad I/O latency cyclesTable 72    CFI alternate vendor-specific extended query parameter F0h RFUParameter relative byte address offsetDataDescription00hF0hParameter ID (RFU)01h0FhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02hFFhRFU...FFhRFU10hFFhRFUThis parameter type (Parameter ID F0h) may appear multiple times and have a different length each time. The parameter is used to reserve space in the ID-CFI map or to force space (pad) to align a following parameter to a required boundary."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 56   Manufacturer and device ID"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Manufacturer ID for Infineon"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "20h (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h (256 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Device ID Most Significant Byte - Memory Interface Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "18h (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "19h (256 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Device ID Least Significant Byte - Density"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ID-CFI Length - number bytes following. Adding this value to the current location of 03h gives the address of the last valid location in the ID-CFI address map. A value of 00h indicates the entire 512-byte ID-CFI space must be read because the actual length of the ID-CFI information is longer than can be indicated by this legacy single byte field. The value is OPN dependent."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h (Uniform 256-KB sectors) 01h (4-KB parameter sectors with uniform 64-KB sectors)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Sector Architecture"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "80h (FL-S Family)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Family ID"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII characters for Model"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "See “Ordering information” on page 154 for the model number definitions."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "09h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 57    CFI query identification string"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "10h 11h 12h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "51h 52h 59h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Query Unique ASCII string “QRY”"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "13h 14h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h 00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Primary OEM Command Set"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FL-P backward compatible command set ID"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "15h 16h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "40h 00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Address for Primary Extended Table"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "17h 18h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "53h 46h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Alternate OEM Command Set"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII characters “FS” for SPI (F) interface, S Technology"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "19h 1Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "51h 00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Address for Alternate OEM Extended Table"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 58    CFI system interface string"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "27h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "VCC Min. (erase/program): 100 millivolts"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "36h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "VCC Max. (erase/program): 100 millivolts"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "VPP Min. voltage (00h = no VPP present)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "VPP Max. voltage (00h = no VPP present)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Typical timeout per single byte program 2N µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "20h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h (256B page) 09h (512B page)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Typical timeout for Min. size Page program 2N µs (00h = not supported)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "21h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h (4 KB or 64 KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "09h (256 KB)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Typical timeout per individual sector erase 2N ms"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "22h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Fh (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "10h (256 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Typical timeout for full chip erase 2N ms (00h = not supported)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "23h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Max. timeout for byte program 2N times typical"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "24h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Max. timeout for page program 2N times typical"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "25h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Max. timeout per individual sector erase 2N times typical"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "26h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Max. timeout for full chip erase 2N times typical (00h = not supported)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 59    Device geometry definition for 128-Mb and 256-Mb bottom boot initial delivery state[58]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "27h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "18h (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "19h (256 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Device size = 2N bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "28h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Flash device interface description: 0000h = x8 only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0001h = x16 only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0002h = x8/x16 capable 0003h = x32 only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0004h = Single I/O SPI, 3-byte address 0005h = Multi I/O SPI, 3-byte address 0102h = Multi I/O SPI, 3- or 4-byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "29h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Max. number of bytes in multi-byte write = 2N (0000 = Not supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0008h = 256B page 0009h = 512B page)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Number of Erase Block Regions within device 1 = Uniform device, 2 = Boot device"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FL-S 128 Mb and 256-Mb devices have either a hybrid sector architecture with thirty two 4-KB sectors and all remaining sectors of 64-KB or with uniform 256-KB sectors. Devices with the hybrid sector architecture are initially shipped from Infineon with the 4 KB sectors located at the bottom of the array address map. However, the device configuration TBPARM bit CR1[2] may be programed to invert the sector map to place the 4-KB sectors at the top of the array address map. The CFI geometry information of the above table is relevant only to the initial delivery state of a hybrid sector device. The flash device driver software must examine the TBPARM bit to determine if the sector map was inverted at a later time."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FL-S 128 Mb and 256-Mb devices have either a hybrid sector architecture with thirty two 4-KB sectors and all remaining sectors of 64-KB or with uniform 256-KB sectors. Devices with the hybrid sector architecture are initially shipped from Infineon with the 4 KB sectors located at the bottom of the array address map. However, the device configuration TBPARM bit CR1[2] may be programed to invert the sector map to place the 4-KB sectors at the top of the array address map. The CFI geometry information of the above table is relevant only to the initial delivery state of a hybrid sector device. The flash device driver software must examine the TBPARM bit to determine if the sector map was inverted at a later time."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 59    Device geometry definition for 128-Mb and 256-Mb bottom boot initial delivery state[58] (con- tinued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Erase Block Region 1 Information (refer to JEDEC JEP137): 32 sectors = 32-1 = 001Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4-KB sectors = 256 bytes x 0010h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "10h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "30h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "31h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FDh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Erase Block Region 2 Information: 254 sectors = 254-1 = 00FDh (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "510 sectors = 510-1 = 01FDh (256 Mb) 64-KB sectors = 0100h x 256 bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h (256 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "33h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "34h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "35h thru 3Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FL-S 128 Mb and 256-Mb devices have either a hybrid sector architecture with thirty two 4-KB sectors and all remaining sectors of 64-KB or with uniform 256-KB sectors. Devices with the hybrid sector architecture are initially shipped from Infineon with the 4 KB sectors located at the bottom of the array address map. However, the device configuration TBPARM bit CR1[2] may be programed to invert the sector map to place the 4-KB sectors at the top of the array address map. The CFI geometry information of the above table is relevant only to the initial delivery state of a hybrid sector device. The flash device driver software must examine the TBPARM bit to determine if the sector map was inverted at a later time.Table 60    Device geometry definition for 128-Mb and 256-Mb uniform sector devicesByte addressDataDescription27h18h (128 Mb)19h (256 Mb)Device size = 2N bytes28h02hFlash device interface description: 0000h = x8 only0001h = x16 only0002h = x8/x16 capable 0003h = x32 only0004h = Single I/O SPI, 3-byte address 0005h = Multi I/O SPI, 3-byte address 0102h = Multi I/O SPI, 3- or 4-byte address29h01h2Ah09hMax. number of bytes in multi-byte write = 2N (0000 = not supported0008h = 256B page 0009h = 512B page)2Bh00h2Ch01hNumber of Erase Block Regions within device 1 = Uniform device, 2 = Boot device2Dh3Fh (128 Mb)7Fh (256 Mb)Erase Block Region 1 Information (refer to JEDEC JEP137): 64 sectors = 64-1 = 003Fh (128 Mb)128 sectors = 128-1 = 007Fh (256 Mb) 256-KB sectors = 256 bytes x 0400h2Eh00h2Fh00h30h04h31h thru 3FhFFhRFUTable 61    CFI primary vendor-specific extended queryByte addressDataDescription40h50hQuery-unique ASCII string “PRI”41h52h42h49h43h31hMajor version number = 1, ASCII44h33hMinor version number = 3, ASCII45h21hAddress Sensitive Unlock (Bits 1-0) 00b = Required01b = Not Required Process technology (Bits 5-2)0000b = 0.23 µm Floating Gate0001b = 0.17 µm Floating Gate 0010b = 0.23 µm MIRRORBIT™0011b = 0.11 µm Floating Gate0100b = 0.11 µm MIRRORBIT™0101b = 0.09 µm MIRRORBIT™1000b = 0.065 µm MIRRORBIT™46h02hErase Suspend0 = Not Supported1 = Read Only2 = Read and Program47h01hSector Protect00 = Not SupportedX = Number of sectors in group48h00hTemporary Sector Unprotect 00 = Not Supported01 = Supported49h08hSector Protect/Unprotect Scheme 04 = High Voltage Method05 = Software Command Locking Method 08 = Advanced Sector Protection Method 09 = Secure4Ah00hSimultaneous Operation 00 = Not SupportedX = Number of Sectors4Bh01hBurst Mode (Synchronous sequential read) support 00 = Not Supported01 = Supported4ChxxhPage Mode Type, model dependent 00 = Not Supported01 = 4 Word Read Page02 = 8 Read Word Page03 = 256-Byte Program Page 04 = 512-Byte Program Page4Dh00hACC (Acceleration) Supply Minimum 00 = Not Supported, 100 mVTable 61    CFI primary vendor-specific extended query (continued)Byte addressDataDescription4Eh00hACC (Acceleration) Supply Maximum 00 = Not Supported, 100 mV4Fh07hWP# Protection 01 = Whole Chip04 = Uniform Device with Bottom WP Protect 05 = Uniform Device with Top WP Protect07 = Uniform Device with Top or Bottom Write Protect (user select)50h01hProgram Suspend00 = Not Supported01 = SupportedThe Alternate Vendor-Specific Extended Query provides information related to the expanded command set provided by the FL-S family. The alternate query parameters use a format in which each parameter begins with an identifier byte and a parameter length byte. Driver software can check each parameter ID and can use the length value to skip to the next parameter if the parameter is not needed or not recognized by the software.Table 62    CFI alternate vendor-specific extended query headerByte addressDataDescription51h41hQuery-unique ASCII string “ALT”52h4Ch53h54h54h32hMajor version number = 2, ASCII55h30hMinor version number = 0, ASCIITable 63    CFI alternate vendor-specific extended query parameter 0Parameter relative byte address offsetDataDescription00h00hParameter ID (Ordering Part Number)01h10hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h53hASCII “S” for manufacturer (Infineon)03h32hASCII “25” for Product Characters (Single Die SPI)04h35h05h46hASCII “FL” for Interface Characters (SPI 3 Volt)06h4Ch07h31h (128 Mb)32h (256 Mb)ASCII characters for density08h32h (128 Mb)35h (256 Mb)09h38h (128 Mb)36h (256 Mb)0Ah53hASCII “S” for technology (65-nm MIRRORBIT™)0BhxxhReserved for Future Use (RFU)0Ch0Dh0Eh0Fh10h11hTable 64    CFI alternate vendor-specific extended query parameter 80h address optionsParameter relative byte address offsetDataDescription00h80hParameter ID (address options)01h01hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02hF0hBits 7:4 - Reserved = 1111bBit 3 - AutoBoot support - Ye s= 0b, No = 1bBit 2 - 4-byte address instructions supported - Yes = 0b, No = 1bBit 1 - Bank address + 3-byte address instructions supported - Yes = 0b, No = 1bBit 0 - 3-byte address instructions supported - Yes = 0b, No = 1bTable 65    CFI alternate vendor-specific extended query parameter 84h suspend commandsParameter relative byte address offsetDataDescription00h84hParameter ID (Suspend Commands01h08hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h85hProgram suspend instruction code03h2DhProgram suspend latency maximum (µs)04h8AhProgram resume instruction code05h64hProgram resume to next suspend typical (µs)06h75hErase suspend instruction code07h2DhErase suspend latency maximum (µs)08h7AhErase resume instruction code09h64hErase resume to next suspend typical (µs)Table 66    CFI alternate vendor-specific extended query parameter 88h data protectionParameter relative byte address offsetDataDescription00h88hParameter ID (Data Protection)01h04hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h0AhOTP size 2N bytes, FFh = not supported03h01hOTP address map format, 01h = FL-S format, FFh = not supported04hxxhBlock Protect Type, model dependent 00h = FL-P, FL-S, FFh = not supported05hxxhAdvanced Sector Protection type, model dependent 01h = FL-S ASPTable 67    CFI alternate vendor-specific extended query parameter 8Ch reset timingParameter relative byte address offsetDataDescription00h8ChParameter ID (Reset Timing)01h06hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h96hPOR maximum value03h01hPOR maximum exponent 2N µs04hFFh (without separate RESET#) 23h (with separate RESET #)Hardware Reset maximum value05h00hHardware Reset maximum exponent 2N µs06h23hSoftware Reset maximum value, FFh = not supported07h00hSoftware Reset maximum exponent 2N µsTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR)Parameter relative byte address offsetDataDescription00h90hParameter ID (Latency Code Table)01h56hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h06hNumber of rows03h0EhRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h03hRead 3-byte address instruction07h13hRead 4-byte address instruction08h0BhRead Fast 3-byte address instruction09h0ChRead Fast 4-byte address instruction0Ah3BhRead Dual Out 3-byte address instruction0Bh3ChRead Dual Out 4-byte address instruction0Ch6BhRead Quad Out 3-byte address instruction0Dh6ChRead Quad Out 4-byte address instruction0EhBBhDual I/O Read 3-byte address instruction0FhBChDual I/O Read 4-byte address instruction10hEBhQuad I/O Read 3-byte address instruction11hEChQuad I/O Read 4-byte address instruction12h32hStart of row 2, SCK frequency limit for this row (50 MHz)13h03hLatency Code for this row (11b)14h00hRead mode cycles15h00hRead latency cycles16h00hRead Fast mode cycles17h00hRead Fast latency cycles18h00hRead Dual Out mode cycles19h00hRead Dual Out latency cycles1Ah00hRead Quad Out mode cycles1Bh00hRead Quad Out latency cycles1Ch00hDual I/O Read mode cycles1Dh04hDual I/O Read latency cycles1Eh02hQuad I/O Read mode cycles1Fh01hQuad I/O Read latency cycles20h50hStart of row 3, SCK frequency limit for this row (80 MHz)21h00hLatency Code for this row (00b)22hFFhRead mode cycles (FFh = command not supported at this frequency)23hFFhRead latency cyclesTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR) (continued)Parameter relative byte address offsetDataDescription24h00hRead Fast mode cycles25h08hRead Fast latency cycles26h00hRead Dual Out mode cycles27h08hRead Dual Out latency cycles28h00hRead Quad Out mode cycles29h08hRead Quad Out latency cycles2Ah00hDual I/O Read mode cycles2Bh04hDual I/O Read latency cycles2Ch02hQuad I/O Read mode cycles2Dh04hQuad I/O Read latency cycles2Eh5AhStart of row 4, SCK frequency limit for this row (90 MHz)2Fh01hLatency Code for this row (01b)30hFFhRead mode cycles (FFh = command not supported at this frequency)31hFFhRead latency cycles32h00hRead Fast mode cycles33h08hRead Fast latency cycles34h00hRead Dual Out mode cycles35h08hRead Dual Out latency cycles36h00hRead Quad Out mode cycles37h08hRead Quad Out latency cycles38h00hDual I/O Read mode cycles39h05hDual I/O Read latency cycles3Ah02hQuad I/O Read mode cycles3Bh04hQuad I/O Read latency cycles3Ch68hStart of row 5, SCK frequency limit for this row (104 MHz)3Dh02hLatency Code for this row (10b)3EhFFhRead mode cycles (FFh = command not supported at this frequency)3FhFFhRead latency cycles40h00hRead Fast mode cycles41h08hRead Fast latency cycles42h00hRead Dual Out mode cycles43h08hRead Dual Out latency cycles44h00hRead Quad Out mode cycles45h08hRead Quad Out latency cycles46h00hDual I/O Read mode cycles47h06hDual I/O Read latency cycles48h02hQuad I/O Read mode cyclesTable 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR) (continued)Parameter relative byte address offsetDataDescription49h05hQuad I/O Read latency cycles4Ah85hStart of row 6, SCK frequency limit for this row (133 MHz)4Bh02hLatency Code for this row (10b)4ChFFhRead mode cycles (FFh = command not supported at this frequency)4DhFFhRead latency cycles4Eh00hRead Fast mode cycles4Fh08hRead Fast latency cycles50hFFhRead Dual Out mode cycles51hFFhRead Dual Out latency cycles52hFFhRead Quad Out mode cycles53hFFhRead Quad Out latency cycles54hFFhDual I/O Read mode cycles55hFFhDual I/O Read latency cycles56hFFhQuad I/O Read mode cycles57hFFhQuad I/O Read latency cyclesTable 69    CFI alternate vendor-specific extended query parameter 9Ah - HPLC DDRParameter relative byte address offsetDataDescription00h9AhParameter ID (Latency Code Table)01h2AhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h05hNumber of rows03h08hRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h0DhRead Fast DDR 3-byte address instruction07h0EhRead Fast DDR 4-byte address instruction08hBDhDDR Dual I/O Read 3-byte address instruction09hBEhDDR Dual I/O Read 4-byte address instruction0AhEDhRead DDR Quad I/O 3-byte address instruction0BhEEhRead DDR Quad I/O 4-byte address instruction0Ch32hStart of row 2, SCK frequency limit for this row (50 MHz)0Dh03hLatency Code for this row (11b)0Eh00hRead Fast DDR mode cycles0Fh04hRead Fast DDR latency cycles10h00hDDR Dual I/O Read mode cycles11h04hDDR Dual I/O Read latency cyclesTable 69    CFI alternate vendor-specific extended query parameter 9Ah - HPLC DDR (continued)Parameter relative byte address offsetDataDescription12h01hRead DDR Quad I/O mode cycles13h03hRead DDR Quad I/O latency cycles14h42hStart of row 3, SCK frequency limit for this row (66 MHz)15h00hLatency Code for this row (00b)16h00hRead Fast DDR mode cycles17h05hRead Fast DDR latency cycles18h00hDDR Dual I/O Read mode cycles19h06hDDR Dual I/O Read latency cycles1Ah01hRead DDR Quad I/O mode cycles1Bh06hRead DDR Quad I/O latency cycles1Ch42hStart of row 4, SCK frequency limit for this row (66 MHz)1Dh01hLatency Code for this row (01b)1Eh00hRead Fast DDR mode cycles1Fh06hRead Fast DDR latency cycles20h00hDDR Dual I/O Read mode cycles21h07hDDR Dual I/O Read latency cycles22h01hRead DDR Quad I/O mode cycles23h07hRead DDR Quad I/O latency cycles24h42hStart of row 5, SCK frequency limit for this row (66 MHz)25h02hLatency Code for this row (10b)26h00hRead Fast DDR mode cycles27h07hRead Fast DDR latency cycles28h00hDDR Dual I/O Read mode cycles29h08hDDR Dual I/O Read latency cycles2Ah01hRead DDR Quad I/O mode cycles2Bh08hRead DDR Quad I/O latency cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR)Parameter relative byte address offsetDataDescription00h90hParameter ID (Latency Code Table)01h56hParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h06hNumber of rows03h0EhRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h03hRead 3-byte address instruction07h13hRead 4-byte address instructionTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription08h0BhRead Fast 3-byte address instruction09h0ChRead Fast 4-byte address instruction0Ah3BhRead Dual Out 3-byte address instruction0Bh3ChRead Dual Out 4-byte address instruction0Ch6BhRead Quad Out 3-byte address instruction0Dh6ChRead Quad Out 4-byte address instruction0EhBBhDual I/O Read 3-byte address instruction0FhBChDual I/O Read 4-byte address instruction10hEBhQuad I/O Read 3-byte address instruction11hEChQuad I/O Read 4-byte address instruction12h32hStart of row 2, SCK frequency limit for this row (50 MHz)13h03hLatency Code for this row (11b)14h00hRead mode cycles15h00hRead latency cycles16h00hRead Fast mode cycles17h00hRead Fast latency cycles18h00hRead Dual Out mode cycles19h00hRead Dual Out latency cycles1Ah00hRead Quad Out mode cycles1Bh00hRead Quad Out latency cycles1Ch04hDual I/O Read mode cycles1Dh00hDual I/O Read latency cycles1Eh02hQuad I/O Read mode cycles1Fh01hQuad I/O Read latency cycles20h50hStart of row 3, SCK frequency limit for this row (80 MHz)21h00hLatency Code for this row (00b)22hFFhRead mode cycles (FFh = command not supported at this frequency)23hFFhRead latency cycles24h00hRead Fast mode cycles25h08hRead Fast latency cycles26h00hRead Dual Out mode cycles27h08hRead Dual Out latency cycles28h00hRead Quad Out mode cycles29h08hRead Quad Out latency cycles2Ah04hDual I/O Read mode cycles2Bh00hDual I/O Read latency cycles2Ch02hQuad I/O Read mode cycles2Dh04hQuad I/O Read latency cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription2Eh5AhStart of row 4, SCK frequency limit for this row (90 MHz)2Fh01hLatency Code for this row (01b)30hFFhRead mode cycles (FFh = command not supported at this frequency)31hFFhRead latency cycles32h00hRead Fast mode cycles33h08hRead Fast latency cycles34h00hRead Dual Out mode cycles35h08hRead Dual Out latency cycles36h00hRead Quad Out mode cycles37h08hRead Quad Out latency cycles38h04hDual I/O Read mode cycles39h01hDual I/O Read latency cycles3Ah02hQuad I/O Read mode cycles3Bh04hQuad I/O Read latency cycles3Ch68hStart of row 5, SCK frequency limit for this row (104 MHz)3Dh02hLatency Code for this row (10b)3EhFFhRead mode cycles (FFh = command not supported at this frequency)3FhFFhRead latency cycles40h00hRead Fast mode cycles41h08hRead Fast latency cycles42h00hRead Dual Out mode cycles43h08hRead Dual Out latency cycles44h00hRead Quad Out mode cycles45h08hRead Quad Out latency cycles46h04hDual I/O Read mode cycles47h02hDual I/O Read latency cycles48h02hQuad I/O Read mode cycles49h05hQuad I/O Read latency cycles4Ah85hStart of row 6, SCK frequency limit for this row (133 MHz)4Bh02hLatency Code for this row (10b)4ChFFhRead mode cycles (FFh = command not supported at this frequency)4DhFFhRead latency cycles4Eh00hRead Fast mode cycles4Fh08hRead Fast latency cycles50hFFhRead Dual Out mode cycles51hFFhRead Dual Out latency cycles52hFFhRead Quad Out mode cyclesTable 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)Parameter relative byte address offsetDataDescription53hFFhRead Quad Out latency cycles54hFFhDual I/O Read mode cycles55hFFhDual I/O Read latency cycles56hFFhQuad I/O Read mode cycles57hFFhQuad I/O Read latency cyclesTable 71    CFI alternate vendor-specific extended query parameter 9Ah - EHPLC DDRParameter relative byte address offsetDataDescription00h9AhParameter ID (Latency Code Table)01h2AhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02h05hNumber of rows03h08hRow length in bytes04h46hStart of header (row 1), ASCII “F” for frequency column header05h43hASCII “C” for Code column header06h0DhRead Fast DDR 3-byte address instruction07h0EhRead Fast DDR 4-byte address instruction08hBDhDDR Dual I/O Read 3-byte address instruction09hBEhDDR Dual I/O Read 4-byte address instruction0AhEDhRead DDR Quad I/O 3-byte address instruction0BhEEhRead DDR Quad I/O 4-byte address instruction0Ch32hStart of row 2, SCK frequency limit for this row (50 MHz)0Dh03hLatency Code for this row (11b)0Eh04hRead Fast DDR mode cycles0Fh01hRead Fast DDR latency cycles10h02hDDR Dual I/O Read mode cycles11h02hDDR Dual I/O Read latency cycles12h01hRead DDR Quad I/O mode cycles13h03hRead DDR Quad I/O latency cycles14h42hStart of row 3, SCK frequency limit for this row (66 MHz)15h00hLatency Code for this row (00b)16h04hRead Fast DDR mode cycles17h02hRead Fast DDR latency cycles18h02hDDR Dual I/O Read mode cycles19h04hDDR Dual I/O Read latency cycles1Ah01hRead DDR Quad I/O mode cycles1Bh06hRead DDR Quad I/O latency cycles1Ch42hStart of row 4, SCK frequency limit for this row (66 MHz)Table 71    CFI alternate vendor-specific extended query parameter 9Ah - EHPLC DDR (continued)Parameter relative byte address offsetDataDescription1Dh01hLatency Code for this row (01b)1Eh04hRead Fast DDR mode cycles1Fh04hRead Fast DDR latency cycles20h02hDDR Dual I/O Read mode cycles21h05hDDR Dual I/O Read latency cycles22h01hRead DDR Quad I/O mode cycles23h07hRead DDR Quad I/O latency cycles24h42hStart of row 5, SCK frequency limit for this row (66 MHz)25h02hLatency Code for this row (10b)26h04hRead Fast DDR mode cycles27h05hRead Fast DDR latency cycles28h02hDDR Dual I/O Read mode cycles29h06hDDR Dual I/O Read latency cycles2Ah01hRead DDR Quad I/O mode cycles2Bh08hRead DDR Quad I/O latency cyclesTable 72    CFI alternate vendor-specific extended query parameter F0h RFUParameter relative byte address offsetDataDescription00hF0hParameter ID (RFU)01h0FhParameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)02hFFhRFU...FFhRFU10hFFhRFUThis parameter type (Parameter ID F0h) may appear multiple times and have a different length each time. The parameter is used to reserve space in the ID-CFI map or to force space (pad) to align a following parameter to a required boundary."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FL-S 128 Mb and 256-Mb devices have either a hybrid sector architecture with thirty two 4-KB sectors and all remaining sectors of 64-KB or with uniform 256-KB sectors. Devices with the hybrid sector architecture are initially shipped from Infineon with the 4 KB sectors located at the bottom of the array address map. However, the device configuration TBPARM bit CR1[2] may be programed to invert the sector map to place the 4-KB sectors at the top of the array address map. The CFI geometry information of the above table is relevant only to the initial delivery state of a hybrid sector device. The flash device driver software must examine the TBPARM bit to determine if the sector map was inverted at a later time."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 60    Device geometry definition for 128-Mb and 256-Mb uniform sector devices"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "27h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "18h (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "19h (256 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Device size = 2N bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "28h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Flash device interface description: 0000h = x8 only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0001h = x16 only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0002h = x8/x16 capable 0003h = x32 only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0004h = Single I/O SPI, 3-byte address 0005h = Multi I/O SPI, 3-byte address 0102h = Multi I/O SPI, 3- or 4-byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "29h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "09h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Max. number of bytes in multi-byte write = 2N (0000 = not supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0008h = 256B page 0009h = 512B page)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Number of Erase Block Regions within device 1 = Uniform device, 2 = Boot device"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Fh (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "7Fh (256 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Erase Block Region 1 Information (refer to JEDEC JEP137): 64 sectors = 64-1 = 003Fh (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "128 sectors = 128-1 = 007Fh (256 Mb) 256-KB sectors = 256 bytes x 0400h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "30h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "31h thru 3Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 61    CFI primary vendor-specific extended query"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "40h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "50h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Query-unique ASCII string “PRI”"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "41h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "52h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "42h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "49h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "43h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "31h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Major version number = 1, ASCII"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "44h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "33h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Minor version number = 3, ASCII"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "45h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "21h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Address Sensitive Unlock (Bits 1-0) 00b = Required"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01b = Not Required Process technology (Bits 5-2)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0000b = 0.23 µm Floating Gate"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0001b = 0.17 µm Floating Gate 0010b = 0.23 µm MIRRORBIT™"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0011b = 0.11 µm Floating Gate"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0100b = 0.11 µm MIRRORBIT™"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0101b = 0.09 µm MIRRORBIT™"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1000b = 0.065 µm MIRRORBIT™"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "46h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Erase Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0 = Not Supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1 = Read Only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2 = Read and Program"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "47h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Sector Protect"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00 = Not Supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "X = Number of sectors in group"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "48h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Temporary Sector Unprotect 00 = Not Supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01 = Supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "49h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Sector Protect/Unprotect Scheme 04 = High Voltage Method"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05 = Software Command Locking Method 08 = Advanced Sector Protection Method 09 = Secure"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Simultaneous Operation 00 = Not Supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "X = Number of Sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Burst Mode (Synchronous sequential read) support 00 = Not Supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01 = Supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Page Mode Type, model dependent 00 = Not Supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01 = 4 Word Read Page"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02 = 8 Read Word Page"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03 = 256-Byte Program Page 04 = 512-Byte Program Page"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ACC (Acceleration) Supply Minimum 00 = Not Supported, 100 mV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 61    CFI primary vendor-specific extended query (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ACC (Acceleration) Supply Maximum 00 = Not Supported, 100 mV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "WP# Protection 01 = Whole Chip"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04 = Uniform Device with Bottom WP Protect 05 = Uniform Device with Top WP Protect"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07 = Uniform Device with Top or Bottom Write Protect (user select)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "50h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Program Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00 = Not Supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01 = Supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "The Alternate Vendor-Specific Extended Query provides information related to the expanded command set provided by the FL-S family. The alternate query parameters use a format in which each parameter begins with an identifier byte and a parameter length byte. Driver software can check each parameter ID and can use the length value to skip to the next parameter if the parameter is not needed or not recognized by the software."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 62    CFI alternate vendor-specific extended query header"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Byte address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "51h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "41h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Query-unique ASCII string “ALT”"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "52h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "53h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "54h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "54h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Major version number = 2, ASCII"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "55h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "30h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Minor version number = 0, ASCII"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 63    CFI alternate vendor-specific extended query parameter 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter ID (Ordering Part Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "10h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "53h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII “S” for manufacturer (Infineon)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII “25” for Product Characters (Single Die SPI)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "35h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "46h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII “FL” for Interface Characters (SPI 3 Volt)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "31h (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h (256 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII characters for density"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "35h (256 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "09h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "38h (128 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "36h (256 Mb)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "53h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII “S” for technology (65-nm MIRRORBIT™)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Reserved for Future Use (RFU)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "10h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "11h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 64    CFI alternate vendor-specific extended query parameter 80h address options"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "80h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter ID (address options)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "F0h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Bits 7:4 - Reserved = 1111b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Bit 3 - AutoBoot support - Ye s= 0b, No = 1b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Bit 2 - 4-byte address instructions supported - Yes = 0b, No = 1b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Bit 1 - Bank address + 3-byte address instructions supported - Yes = 0b, No = 1b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Bit 0 - 3-byte address instructions supported - Yes = 0b, No = 1b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 65    CFI alternate vendor-specific extended query parameter 84h suspend commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "84h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter ID (Suspend Commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "85h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Program suspend instruction code"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Program suspend latency maximum (µs)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "8Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Program resume instruction code"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "64h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Program resume to next suspend typical (µs)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "75h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Erase suspend instruction code"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Erase suspend latency maximum (µs)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "7Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Erase resume instruction code"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "09h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "64h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Erase resume to next suspend typical (µs)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 66    CFI alternate vendor-specific extended query parameter 88h data protection"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "88h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter ID (Data Protection)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "OTP size 2N bytes, FFh = not supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "OTP address map format, 01h = FL-S format, FFh = not supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Block Protect Type, model dependent 00h = FL-P, FL-S, FFh = not supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "xxh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Advanced Sector Protection type, model dependent 01h = FL-S ASP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 67    CFI alternate vendor-specific extended query parameter 8Ch reset timing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "8Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter ID (Reset Timing)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "96h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "POR maximum value"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "POR maximum exponent 2N µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh (without separate RESET#) 23h (with separate RESET #)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Hardware Reset maximum value"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Hardware Reset maximum exponent 2N µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "23h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Software Reset maximum value, FFh = not supported"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Software Reset maximum exponent 2N µs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "90h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter ID (Latency Code Table)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "56h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Number of rows"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Row length in bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "46h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of header (row 1), ASCII “F” for frequency column header"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "43h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII “C” for Code column header"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "13h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "09h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "6Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "6Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "BBh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "BCh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "10h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "EBh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "11h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ECh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "12h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 2, SCK frequency limit for this row (50 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "13h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (11b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "14h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "15h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "16h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "17h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "18h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "19h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "20h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "50h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 3, SCK frequency limit for this row (80 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "21h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (00b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "22h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read mode cycles (FFh = command not supported at this frequency)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "23h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR) (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "24h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "25h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "26h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "27h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "28h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "29h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "5Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 4, SCK frequency limit for this row (90 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (01b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "30h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read mode cycles (FFh = command not supported at this frequency)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "31h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "33h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "34h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "35h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "36h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "37h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "38h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "39h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "68h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 5, SCK frequency limit for this row (104 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read mode cycles (FFh = command not supported at this frequency)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "40h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "41h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "42h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "43h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "44h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "45h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "46h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "47h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "48h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 68    CFI alternate vendor-specific extended query parameter 90h - HPLC(SDR) (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "49h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "85h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 6, SCK frequency limit for this row (133 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read mode cycles (FFh = command not supported at this frequency)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "50h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "51h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "52h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "53h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "54h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "55h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "56h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "57h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 69    CFI alternate vendor-specific extended query parameter 9Ah - HPLC DDR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "9Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter ID (Latency Code Table)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Number of rows"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Row length in bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "46h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of header (row 1), ASCII “F” for frequency column header"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "43h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII “C” for Code column header"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "BDh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "09h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "BEh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "EDh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "EEh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 2, SCK frequency limit for this row (50 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (11b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "10h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "11h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 69    CFI alternate vendor-specific extended query parameter 9Ah - HPLC DDR (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "12h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "13h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "14h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "42h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 3, SCK frequency limit for this row (66 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "15h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (00b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "16h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "17h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "18h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "19h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "42h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 4, SCK frequency limit for this row (66 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (01b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "20h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "21h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "22h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "23h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "24h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "42h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 5, SCK frequency limit for this row (66 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "25h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "26h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "27h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "28h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "29h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "90h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter ID (Latency Code Table)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "56h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Number of rows"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Row length in bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "46h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of header (row 1), ASCII “F” for frequency column header"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "43h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII “C” for Code column header"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "13h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "09h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "6Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "6Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "BBh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "BCh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "10h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "EBh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "11h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ECh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "12h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 2, SCK frequency limit for this row (50 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "13h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (11b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "14h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "15h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "16h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "17h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "18h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "19h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "20h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "50h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 3, SCK frequency limit for this row (80 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "21h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (00b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "22h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read mode cycles (FFh = command not supported at this frequency)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "23h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "24h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "25h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "26h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "27h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "28h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "29h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "5Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 4, SCK frequency limit for this row (90 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (01b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "30h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read mode cycles (FFh = command not supported at this frequency)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "31h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "33h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "34h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "35h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "36h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "37h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "38h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "39h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "68h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 5, SCK frequency limit for this row (104 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read mode cycles (FFh = command not supported at this frequency)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "3Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "40h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "41h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "42h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "43h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "44h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "45h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "46h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "47h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "48h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "49h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "85h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 6, SCK frequency limit for this row (133 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read mode cycles (FFh = command not supported at this frequency)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "4Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "50h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "51h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Dual Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "52h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 70    CFI alternate vendor-specific extended query parameter 90h - EHPLC (SDR) (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "53h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Quad Out latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "54h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "55h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "56h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "57h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Quad I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 71    CFI alternate vendor-specific extended query parameter 9Ah - EHPLC DDR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "9Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter ID (Latency Code Table)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Number of rows"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Row length in bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "46h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of header (row 1), ASCII “F” for frequency column header"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "43h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "ASCII “C” for Code column header"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "BDh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "09h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "BEh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "EDh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O 3-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "EEh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O 4-byte address instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "32h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 2, SCK frequency limit for this row (50 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (11b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "10h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "11h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "12h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "13h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "03h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "14h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "42h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 3, SCK frequency limit for this row (66 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "15h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (00b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "16h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "17h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "18h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "19h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "42h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 4, SCK frequency limit for this row (66 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 71    CFI alternate vendor-specific extended query parameter 9Ah - EHPLC DDR (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (01b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Eh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "1Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "20h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "21h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "22h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "23h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "07h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "24h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "42h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Start of row 5, SCK frequency limit for this row (66 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "25h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Latency Code for this row (10b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "26h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "04h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "27h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "05h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read Fast DDR latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "28h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "29h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "06h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "DDR Dual I/O Read latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O mode cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "2Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "08h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Read DDR Quad I/O latency cycles"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Table 72    CFI alternate vendor-specific extended query parameter F0h RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter relative byte address offset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "F0h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter ID (RFU)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "0Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "02h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "..."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "10h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Field definitions",
        "Text": "This parameter type (Parameter ID F0h) may appear multiple times and have a different length each time. The parameter is used to reserve space in the ID-CFI map or to force space (pad) to align a following parameter to a required boundary."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "The CFI Primary Vendor-Specific Extended Query is extended to include Electronic Marking information for device traceability."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Data field"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "# of bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Data format"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Example of actual data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Hex read out of example data"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "(SA) + 0180h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Size of Electronic Marking"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Hex"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "14h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "(SA) + 0181h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Revision of Electronic Marking"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Hex"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "01h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "(SA) + 0182h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Fab Lot #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "ASCII"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "LD87270"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "4Ch, 44h, 38h, 37h, 32h, 37h, 30h, FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "(SA) + 018Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Wafer #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Hex"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "17h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "(SA) + 018Bh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Die X Coordinate"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Hex"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "0Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "(SA) + 018Ch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Die Y Coordinate"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Hex"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "0Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "(SA) + 018Dh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Class Lot #"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "ASCII"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "BR33150"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "42h, 52h, 33h, 33h, 31h, 35h, 30h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "(SA) + 0194h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Reserved for Future"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "N/A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "N/A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Device ID and common flash interface (ID-CFI) ASO map — Automotive only",
        "Text": "Fab Lot # + Wafer # + Die X Coordinate + Die Y Coordinate gives a unique ID for each device."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "The register maps are copied in this section as a quick reference. See Registers for the full description of the register contents."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 73    Status Register 1 (SR1)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "SRWD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Status Register Write Disable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = Locks state of SRWD, BP, and configu- ration register bits when WP# is LOW by ignoring WRR command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = No protection, even when WP# is LOW"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "P_ERR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Programming Error Occurred"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = Error occurred 0 = No error"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "E_ERR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Erase Error Occurred"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1= Error occurred 0 = No error"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "BP2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Block Protection"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile if CR1[3] = 1,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Non-Volatile if CR1[3] = 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 if CR1[3] = 1,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 when shipped from Infineon"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Protects selected range of sectors (Block) from Program or Erase"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "BP1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "BP0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "WEL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Write Enable Latch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = Device accepts Write Registers (WRR), program or erase commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = Device ignores Write Registers (WRR), program or erase commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "This bit is not affected by WRR, only WREN and WRDI commands affect this bit."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "WIP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Write in Progress"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1= Device Busy, a Write Registers (WRR), program, erase or other operation is in progress"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = Ready Device is in standby mode and can accept commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 74    Configuration Register (CR1)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "LC1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Latency Code"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Non-Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Selects number of initial read latency cycles See Latency Code tables (Table 26 through Table 29)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "LC0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "TBPROT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Configures Start of Block Protection"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = BP starts at bottom (Low address) 0 = BP starts at top (High address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "BPNV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Configures BP2-0 in"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Status Register"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "TBPARM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Configures Parameter Sectors location"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = 4-KB physical sectors at top, (high address)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = 4-KB physical sectors at bottom (Low address) RFU in uniform sector devices."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "QUAD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Puts the device into Quad I/O operation"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Non-Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = Quad"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = Dual or Serial"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "FREEZE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Lock current state of BP2-0 bits in Status Register, TBPROT and TBPARM in"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Configuration Register, and OTP regions"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = Block Protection and OTP locked"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = Block Protection and OTP un-locked"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 75    Status Register 2 (SR2)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "ES"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Erase Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = In erase suspend mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = Not in erase suspend mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "PS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Program Suspend"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile, Read only"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = In program suspend mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = Not in program suspend mode."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 76    Bank Address Register (BAR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "EXTADD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Extended Address Enable"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = 4-byte (32 bits) addressing required from command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = 3-byte (24 bits) addressing from command + Bank Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "6 to 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "00000b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "BA25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bank Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU for lower density devices"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "BA24"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bank Address"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "A24 for 256-Mb device, RFU for lower density device"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 77    ASP Register (ASPR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "15 to"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "9"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "[59]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "[59]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "PWDMLB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Password Protection Mode Lock Bit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = Password Protection Mode Permanently Enabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = Password Protection Mode not Permanently Enabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "PSTMLB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Persistent Protection Mode Lock Bit"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = Persistent Protection Mode Permanently Enabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = Persistent Protection Mode not Permanently Enabled."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default value depends on ordering part number, see Initial delivery state.Table 78   Password Register (PASS)BitsField nameFunctionTypeDefault stateDescription63 to0PWDHidden PasswordOTPFFFFFFFF- FFFFFFFFhNon-volatile OTP storage of 64-bit password. The password is no longer readable after the password protection mode is selected by programming ASP register bit ‘2’ to ‘0’.Table 79   PPB Lock Register (PPBL)BitsField nameFunctionTypeDefault stateDescription7 to 1RFUReservedVolatile00hReserved for Future Use0PPBLOCKProtect PPB ArrayVolatilePersistent Protection Mode = 1 Password Protection Mode = 00 = PPB array protected until next power cycle or hardware reset1 = PPB array may be programmed or erasedTable 80    PPB Access Register (PPBAR)BitsField nameFunctionTypeDefault stateDescription7 to 0PPBRead or Program per sector PPBNon-volatileFFh00h = PPB for the sector addressed by the PPBRD or PPBP command is programmed to ‘0’, protecting that sector from program or erase operations.FFh = PPB for the sector addressed by the PPBRD or PPBP command is erased to ‘1’, not protecting that sector from program or erase operations.Table 81   DYB Access Register (DYBAR)BitsField nameFunctionTypeDefault stateDescription7 to 0DYBRead or Write per sector DYBVolatileFFh00h = DYB for the sector addressed by the DYBRD or DYBP command is cleared to ‘0’, protecting that sector from program or erase operations.FFh = DYB for the sector addressed by the DYBRD or DYBP command is set to ‘1’, not protecting that sector from program or erase operations.Table 82    Non-Volatile Data Learning Register (NVDLR)BitsField nameFunctionTypeDefault stateDescription7 to 0NVDLPNon-Volatile Data Learning PatternOTP00hOTP value that may be transferred to the host during DDR read command latency (dummy) cycles to provide a training pattern to help the host more accurately center the data capture point in the received data bits.Table 83    Volatile Data Learning Register (NVDLR)BitsField nameFunctionTypeDefault stateDescription7 to0VDLPVolatile Data Learning PatternVolatileTakes the value of NVDLRduring POR or ResetVolatile copy of the NVDLP used to enable and deliver the Data Learning Pattern (DLP) to the outputs. The VDLP may be changed by the host during system operation.Initial delivery state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default value depends on ordering part number, see Initial delivery state."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 78   Password Register (PASS)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "63 to"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "PWD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Hidden Password"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "FFFFFFFF- FFFFFFFFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Non-volatile OTP storage of 64-bit password. The password is no longer readable after the password protection mode is selected by programming ASP register bit ‘2’ to ‘0’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 79   PPB Lock Register (PPBL)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "7 to 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Reserved for Future Use"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "PPBLOCK"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Protect PPB Array"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Persistent Protection Mode = 1 Password Protection Mode = 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0 = PPB array protected until next power cycle or hardware reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "1 = PPB array may be programmed or erased"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 80    PPB Access Register (PPBAR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "7 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "PPB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Read or Program per sector PPB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "00h = PPB for the sector addressed by the PPBRD or PPBP command is programmed to ‘0’, protecting that sector from program or erase operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "FFh = PPB for the sector addressed by the PPBRD or PPBP command is erased to ‘1’, not protecting that sector from program or erase operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 81   DYB Access Register (DYBAR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "7 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "DYB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Read or Write per sector DYB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "FFh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "00h = DYB for the sector addressed by the DYBRD or DYBP command is cleared to ‘0’, protecting that sector from program or erase operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "FFh = DYB for the sector addressed by the DYBRD or DYBP command is set to ‘1’, not protecting that sector from program or erase operations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 82    Non-Volatile Data Learning Register (NVDLR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "7 to 0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "NVDLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Non-Volatile Data Learning Pattern"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "00h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "OTP value that may be transferred to the host during DDR read command latency (dummy) cycles to provide a training pattern to help the host more accurately center the data capture point in the received data bits."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Table 83    Volatile Data Learning Register (NVDLR)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Bits"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Field name"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Function"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Default state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "7 to"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "VDLP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile Data Learning Pattern"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Takes the value of NVDLRduring POR or Reset"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Volatile copy of the NVDLP used to enable and deliver the Data Learning Pattern (DLP) to the outputs. The VDLP may be changed by the host during system operation."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Device identification",
        "Subsection": "Registers",
        "Text": "Initial delivery state"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "The device is shipped from Infineon with non-volatile bits set as follows:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "The entire memory array is erased: i.e., all bits are set to 1 (each byte contains FFh).The OTP address space has the first 16 bytes programmed to a random number. All other bytes are erased to FFh.The ID-CFI address space contains the values as defined in the description of the ID-CFI address space.The Status Register 1 contains 00h (all SR1 bits are cleared to 0’s).The Configuration Register 1 contains 00h.The Autoboot register contains 00h.The Password Register contains FFFFFFFF-FFFFFFFFh.All PPB bits are ‘1’.The ASP Register contents depend on the ordering options selected:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "The entire memory array is erased: i.e., all bits are set to 1 (each byte contains FFh)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "The OTP address space has the first 16 bytes programmed to a random number. All other bytes are erased to FFh."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "The ID-CFI address space contains the values as defined in the description of the ID-CFI address space."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "The Status Register 1 contains 00h (all SR1 bits are cleared to 0’s)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "The Configuration Register 1 contains 00h."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "The Autoboot register contains 00h."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "The Password Register contains FFFFFFFF-FFFFFFFFh."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "All PPB bits are ‘1’."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "The ASP Register contents depend on the ordering options selected:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "Table 84   ASP Register content"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "Ordering part number model"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "ASPR default value"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "00, 20, 30, R0, A0, B0, C0, D0, 01, 21, 31, R1, A1, B1, C1,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "D1, 90, Q0, 70, 60, 80, 91, Q1, 71, 61, 81, G0, G1, 40, 41,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "FE7Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "H0, H1, E0, E1, F0, F1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Initial delivery state",
        "Subsection": "Registers",
        "Text": "Physical interface"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Physical interface",
        "Subsection": "Registers",
        "Text": "Table 85   Model specific connections[60]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Physical interface",
        "Subsection": "Registers",
        "Text": "VIO / RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Physical interface",
        "Subsection": "Registers",
        "Text": "Versatile I/O or RFU — Some device models bond this connector to the device I/O power supply, other models bond the device I/O supply to Vcc within the package leaving this package connector unconnected."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Physical interface",
        "Subsection": "Registers",
        "Text": "RESET# / RFU"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Physical interface",
        "Subsection": "Registers",
        "Text": "RESET# or RFU — Some device models bond this connector to the device RESET# signal, other models bond the RESET# signal to Vcc within the package leaving this package connector unconnected."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Physical interface",
        "Subsection": "Registers",
        "Text": "Note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Physical interface",
        "Subsection": "Registers",
        "Text": "See Table 2 for signal descriptions."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Physical interface",
        "Subsection": "Registers",
        "Text": "See Table 2 for signal descriptions."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A-B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "  "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.10 C D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "2X"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.33"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A-B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "C "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.25 M"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.10 C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.10 C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "SYMBOL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSIONS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MIN."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "NOM."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MAX."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "2.35"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "2.65"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "2.05"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "2.55"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.31"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.51"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "b1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.48"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "c"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.33"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "c1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "10.30 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "10.30 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "E1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "7.50 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "e"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1.27 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "L"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1.27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "L1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1.40 REF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "L2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.25 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "N"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "h"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0°"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "8°"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "5°"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "15°"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0 2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0°"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "NOTES:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "ALL DIMENSIONS ARE IN MILLIMETERS.DIMENSIONING AND TOLERANCING PER ASME Y14.5M - 1994.DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER END. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE.D AND E1 DIMENSIONS ARE DETERMINED AT DATUM H.THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUSIVE OF ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.DATUMS A AND B TO BE DETERMINED AT DATUM H.\"N\" IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS FOR THE SPECIFIED PACKAGE LENGTH.THE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO0.25 mm FROM THE LEAD TIP.DIMENSION \"b\" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10 mm TOTAL IN EXCESS OF THE \"b\" DIMENSION ATMAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE LEAD FOOT.THIS CHAMFER FEATURE IS OPTIONAL. IF IT IS NOT PRESENT, THEN A PIN 1 IDENTIFIER MUST BE LOCATED WITHIN THE INDEX AREA INDICATED.LEAD COPLANARITY SHALL BE WITHIN 0.10 mm AS MEASURED FROM THE SEATING PLANE.002-15547 *AFigure 129   S03016 — 16-lead wide plastic small outline package (300-mil body width)  SYMBOLDIMENSIONSMIN.NOM.MAX.e1.27 BSC.N8ND4L0.450.500.55b0.350.400.45D24.704.804.90E24.554.654.75D6.00 BSCE8.00 BSCA0.700.750.80A10.000.020.05A30.20 REFK0.20 MIN.NOTES:DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5M-1994.ALL DIMENSIONS ARE IN MILLIMETERS.N IS THE TOTAL NUMBER OF TERMINALS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "ALL DIMENSIONS ARE IN MILLIMETERS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSIONING AND TOLERANCING PER ASME Y14.5M - 1994."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER END. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "D AND E1 DIMENSIONS ARE DETERMINED AT DATUM H."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUSIVE OF ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DATUMS A AND B TO BE DETERMINED AT DATUM H."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "\"N\" IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS FOR THE SPECIFIED PACKAGE LENGTH."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "THE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.25 mm FROM THE LEAD TIP."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSION \"b\" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10 mm TOTAL IN EXCESS OF THE \"b\" DIMENSION AT"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE LEAD FOOT."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "THIS CHAMFER FEATURE IS OPTIONAL. IF IT IS NOT PRESENT, THEN A PIN 1 IDENTIFIER MUST BE LOCATED WITHIN THE INDEX AREA INDICATED."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "LEAD COPLANARITY SHALL BE WITHIN 0.10 mm AS MEASURED FROM THE SEATING PLANE."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "002-15547 *A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "Figure 129   S03016 — 16-lead wide plastic small outline package (300-mil body width)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": " "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": " "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "SYMBOL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSIONS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MIN."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "NOM."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MAX."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "e"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1.27 BSC."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "N"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "8"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "ND"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "L"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.45"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.50"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.55"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.35"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.45"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "D2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4.70"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4.80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4.90"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "E2"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4.55"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4.65"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4.75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "6.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "8.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.70"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.75"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.80"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.02"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.05"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.20 REF"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "K"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.20 MIN."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "NOTES:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5M-1994.ALL DIMENSIONS ARE IN MILLIMETERS.N IS THE TOTAL NUMBER OF TERMINALS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5M-1994."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "ALL DIMENSIONS ARE IN MILLIMETERS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "N IS THE TOTAL NUMBER OF TERMINALS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSION \"b\" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION \"b\" SHOULD NOT BE MEASURED IN THAT RADIUS AREA.ND REFERS TO THE NUMBER OF TERMINALS ON D SIDE."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSION \"b\" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION \"b\" SHOULD NOT BE MEASURED IN THAT RADIUS AREA."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "ND REFERS TO THE NUMBER OF TERMINALS ON D SIDE."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MAX. PACKAGE WARPAGE IS 0.05mm.MAXIMUM ALLOWABLE BURR IS 0.076mm IN ALL DIRECTIONS.PIN #1 ID ON TOP WILL BE LOCATED WITHIN THE INDICATED ZONE.10BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.A MAXIMUM 0.15mm PULL BACK (L1) MAY BE PRESENT.002-18827 **Figure 130  WNG008 — WSON 8-contact (6  8 mm) no-lead package SYMBOLDIMENSIONSMIN.NOM.MAX.A--1.20A10.20--D8.00 BSCE6.00 BSCD14.00 BSCE14.00 BSCMD5ME5N24 b0.350.400.45eE1.00 BSCeD1.00 BSCSD0.00 BSCSE0.00 BSCNOTES:1.2.3.4.765."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MAX. PACKAGE WARPAGE IS 0.05mm."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MAXIMUM ALLOWABLE BURR IS 0.076mm IN ALL DIRECTIONS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "PIN #1 ID ON TOP WILL BE LOCATED WITHIN THE INDICATED ZONE.10BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "PIN #1 ID ON TOP WILL BE LOCATED WITHIN THE INDICATED ZONE."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A MAXIMUM 0.15mm PULL BACK (L1) MAY BE PRESENT."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "002-18827 **"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "Figure 130  WNG008 — WSON 8-contact (6  8 mm) no-lead package"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": " "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "SYMBOL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSIONS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MIN."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "NOM."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MAX."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1.20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "8.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "6.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "E1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "ME"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "5"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "N"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "24"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": " b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.35"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.45"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "eE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "eD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "SD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "SE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "NOTES:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "2."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "3."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "5."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994. ALL DIMENSIONS ARE IN MILLIMETERS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020. e REPRESENTS THE SOLDER BALL GRID PITCH."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "SYMBOL \"MD\" IS THE BALL MATRIX SIZE IN THE \"D\" DIRECTION. SYMBOL \"ME\" IS THE BALL MATRIX SIZE IN THE \"E\" DIRECTION."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSION \"b\" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "\"SD\" AND \"SE\" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, \"SD\" OR \"SE\" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, \"SD\" = eD/2 AND \"SE\" = eE/2."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "\"+\" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "9."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "002-15534 **"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "Figure 131   FAB024 — 24-ball BGA (8  6 mm) package"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": " "
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "SYMBOL"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSIONS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MIN."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "NOM."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MAX."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1.20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "8.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "6.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "5.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "E1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "3.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "MD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "ME"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "N"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "24"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": " b"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.35"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.40"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.45"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "eE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "eD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1.00 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "SD"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.50 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "SE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "0.50 BSC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "NOTES:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "1."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "2."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "3."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "e"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "4."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "5."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "6"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "7"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "8."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "9."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994. ALL DIMENSIONS ARE IN MILLIMETERS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "REPRESENTS THE SOLDER BALL GRID PITCH."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "SYMBOL \"MD\" IS THE BALL MATRIX SIZE IN THE \"D\" DIRECTION. SYMBOL \"ME\" IS THE BALL MATRIX SIZE IN THE \"E\" DIRECTION."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "DIMENSION \"b\" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "\"SD\" AND \"SE\" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, \"SD\" OR \"SE\" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, \"SD\" = eD/2 AND \"SE\" = eE/2."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "\"+\" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "002-15535 *A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Package diagrams",
        "Subsection": "Registers",
        "Text": "Figure 132   FAC024 — 24-ball BGA (6  8 mm) package"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Registers",
        "Text": "Ordering part numberThe ordering part number is formed by a valid combination of the following:S25FL  064  S  AG  M  F  I   0  0 1Packing type0 = Tray1 = Tube3 = 13\" Tape and reelModel number (Sector type)0 = Uniform 64-KB sectors with Hybrid 4-KB sectors1 = Uniform 256-KB sectorsModel number (Latency type, package details, RESET# and V_IO support)0 = EHPLC, SO/WSON footprint2 = EHPLC, 5 × 5 ball BGA footprint3 = EHPLC, 4 × 6 ball BGA footprintG = EHPLC, SO footprint with RESET#R = EHPLC, SO footprint with RESET# and VIOA = EHPLC, 5 × 5 ball BGA footprint with RESET# and VIOB = EHPLC, 4 × 6 ball BGA footprint with RESET# and VIOC = EHPLC, 5 × 5 ball BGA footprint with RESET#D = EHPLC, 4 × 6 ball BGA footprint with RESET# 9 = HPLC, SO/WSON footprint4 = HPLC, 5 × 5 ball BGA footprint 8 = HPLC, 4 × 6 ball BGA footprintH = HPLC, SO footprint with RESET#Q = HPLC, SO footprint with RESET# and VIO7 = HPLC, 5 × 5 ball BGA footprint with RESET# and VIO 6 = HPLC, 4 × 6 ball BGA footprint with RESET# and VIOE = HPLC, 5 × 5 ball BGA footprint with RESET#F = HPLC, 4 × 6 ball BGA footprint with RESET#Temperature range/gradeI = Industrial (-40°C to +85°C)V = Industrial Plus (-40°C to + 105°C)A = Automotive, AEC-Q100 grade 3 (-40°C to +85°C)B = Automotive, AEC-Q100 grade 2 (-40°C to +105°C) M = Automotive, AEC-Q100 grade 1 (-40°C to +125°C)Package materialH = Halogen-free, Lead (Pb)-free F = Halogen-free, Lead (Pb)-freePackage typeM = 16-pin SO packageN = 8-contact WSON 6 x 8 mm packageB = 24-ball BGA 6 x 8 mm package, 1.00 mm pitchSpeedAG = 133 MHzDP = 66 MHz DDR DS = 80 MHz DDRTechnologyS = 65-nm MIRRORBIT™ process technologyDensity128 = 128 Mb256 = 256 MbDevice familyS25FL 3 V, Serial Peripheral Interface (SPI) flash memoryNotesEHPLC = Enhanced High Performance Latency Code table.HPLC = High Performance Latency Code table.Uniform 64-KB sectors = A hybrid of 32 x 4-KB sectors with all remaining sectors being 64 KB, with a 256B programming buffer.Uniform 256-KB sectors = All sectors are uniform 256-KB with a 512B programming buffer.Halogen free definition is in accordance with IEC 61249-2-21 specification.Valid combinations — StandardValid combinations list configurations planned to be supported in volume for this device. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.Table 86    S25FL128S/S25FL256S valid combinations — StandardBase ordering part numberSpeed optionPackage and temperatureModel numberPacking typePackage marking[66]S25FL128Sor S25FL256SAGMFI, MFV00, 01, G0, G1, R0, R10, 1, 3FL + (Density) + SA + (Temp) + F + (Model Number)NFI, NFV00, 010, 1, 3FL + (Density) + SA + (Temp) + F + (Model Number)BHI, BHV20, 21, 30, 31, A0,A1, B0, B1, C0, C1, D0, D10, 3FL + (Density) + SA + (Temp) + H + (Model Number)DPMFIG0, G10, 1, 3FL + (Density) + SD + (Temp) + F + (Model Number)MFV00, 010, 1, 3NFI, NFV000, 1, 3FL + (Density) + SD + (Temp) + F + (Model Number)BHI, BHV21, C0, C1, D10, 3FL + (Density) + SD + (Temp) + H + (Model Number)DSMFI, MFV00, 01, G0, G1, R0, R10, 1, 3FL + (Density) + SS + (Temp) + F + (Model Number)NFI, NFV00, 010, 1, 3FL + (Density) + SS + (Temp) + F + (Model Number)BHI, BHV20, 21, 30, 31, A0,A1, B0, B1, C0, C1, D0, D10, 3FL + (Density) + SS + (Temp) + H + (Model Number)NotesExample, S25FL256SAGMFI000 package marking would be FL256SAIF00.Contact the factory for additional Extended (-40°C to + 125°C) temperature range OPN offerings.Valid combinations — Automotive grade / AEC-Q100The table below lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Contact your local sales repre- sentative to confirm availability of specific combinations and to check on newly released combinations.Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non–AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements.AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.Table 87    S25FL128S, S25FL256S valid combinations — Automotive grade / AEC-Q100Base ordering part numberSpeed optionPackage and temperatureModel numberPacking typePackage markingS25FL128Sor S25FL256SAGMFA, MFB, MFM00, 01, G0, G1, R0, R10, 1, 3FL + (Density) + SA + (Temp) + F + (Model Number)NFA, NFB, NFM00, 010, 1, 3FL + (Density) + SA + (Temp) + F + (Model Number)BHA, BHB, BHM20, 21, 30, 31, A0,A1, B0, B1, C0, C1, D0, D10, 3FL + (Density) + SA + (Temp) + H + (Model Number)DPNFB000, 1, 3FL + (Density) + SD + (Temp) + F + (Model Number)BHB21, C00, 3FL + (Density) + SD + (Temp) + H + (Model Number)MFB010, 1, 3FL + (Density) + SD + (Temp) + F + (Model Number)DSMFA, MFB, MFM00, 01, G0, G1, R0, R10, 1, 3FL + (Density) + SS + (Temp) + F + (Model Number)NFA, NFB, NFM00, 010, 1, 3FL + (Density) + SS + (Temp) + F + (Model Number)BHA, BHB, BHM20, 21, 30, 31, A0,A1, B0, B1, C0, C1, D0, D10, 3FL + (Density) + SS + (Temp) + H + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "The ordering part number is formed by a valid combination of the following:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "S25FL  064  S  AG  M  F  I   0  0 1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Packing type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "0 = Tray"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "1 = Tube"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "3 = 13\" Tape and reel"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Model number (Sector type)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "0 = Uniform 64-KB sectors with Hybrid 4-KB sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "1 = Uniform 256-KB sectors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Model number (Latency type, package details, RESET# and V_IO support)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "0 = EHPLC, SO/WSON footprint"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "2 = EHPLC, 5 × 5 ball BGA footprint"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "3 = EHPLC, 4 × 6 ball BGA footprint"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "G = EHPLC, SO footprint with RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "R = EHPLC, SO footprint with RESET# and VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "A = EHPLC, 5 × 5 ball BGA footprint with RESET# and VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "B = EHPLC, 4 × 6 ball BGA footprint with RESET# and VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "C = EHPLC, 5 × 5 ball BGA footprint with RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "D = EHPLC, 4 × 6 ball BGA footprint with RESET# 9 = HPLC, SO/WSON footprint"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "4 = HPLC, 5 × 5 ball BGA footprint 8 = HPLC, 4 × 6 ball BGA footprint"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "H = HPLC, SO footprint with RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Q = HPLC, SO footprint with RESET# and VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "7 = HPLC, 5 × 5 ball BGA footprint with RESET# and VIO 6 = HPLC, 4 × 6 ball BGA footprint with RESET# and VIO"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "E = HPLC, 5 × 5 ball BGA footprint with RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "F = HPLC, 4 × 6 ball BGA footprint with RESET#"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Temperature range/grade"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "I = Industrial (-40°C to +85°C)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "V = Industrial Plus (-40°C to + 105°C)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "A = Automotive, AEC-Q100 grade 3 (-40°C to +85°C)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "B = Automotive, AEC-Q100 grade 2 (-40°C to +105°C) M = Automotive, AEC-Q100 grade 1 (-40°C to +125°C)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Package material"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "H = Halogen-free, Lead (Pb)-free F = Halogen-free, Lead (Pb)-free"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Package type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "M = 16-pin SO package"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "N = 8-contact WSON 6 x 8 mm package"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "B = 24-ball BGA 6 x 8 mm package, 1.00 mm pitch"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Speed"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "AG = 133 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "DP = 66 MHz DDR DS = 80 MHz DDR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Technology"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "S = 65-nm MIRRORBIT™ process technology"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Density"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "128 = 128 Mb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "256 = 256 Mb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Device family"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "S25FL 3 V, Serial Peripheral Interface (SPI) flash memory"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "EHPLC = Enhanced High Performance Latency Code table.HPLC = High Performance Latency Code table.Uniform 64-KB sectors = A hybrid of 32 x 4-KB sectors with all remaining sectors being 64 KB, with a 256B programming buffer.Uniform 256-KB sectors = All sectors are uniform 256-KB with a 512B programming buffer.Halogen free definition is in accordance with IEC 61249-2-21 specification."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "EHPLC = Enhanced High Performance Latency Code table."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "HPLC = High Performance Latency Code table."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Uniform 64-KB sectors = A hybrid of 32 x 4-KB sectors with all remaining sectors being 64 KB, with a 256B programming buffer."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Uniform 256-KB sectors = All sectors are uniform 256-KB with a 512B programming buffer."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Ordering part number",
        "Text": "Halogen free definition is in accordance with IEC 61249-2-21 specification."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Valid combinations list configurations planned to be supported in volume for this device. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Table 86    S25FL128S/S25FL256S valid combinations — Standard"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Base ordering part number"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Speed option"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Package and temperature"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Model number"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Packing type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Package marking[66]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "S25FL128S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "or S25FL256S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "AG"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "MFI, MFV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "00, 01, G0, G1, R0, R1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "FL + (Density) + SA + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "NFI, NFV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "00, 01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "FL + (Density) + SA + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "BHI, BHV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "20, 21, 30, 31, A0,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "A1, B0, B1, C0, C1, D0, D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "0, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "FL + (Density) + SA + (Temp) + H + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "DP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "MFI"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "G0, G1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "FL + (Density) + SD + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "MFV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "00, 01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "NFI, NFV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "FL + (Density) + SD + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "BHI, BHV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "21, C0, C1, D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "0, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "FL + (Density) + SD + (Temp) + H + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "DS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "MFI, MFV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "00, 01, G0, G1, R0, R1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "FL + (Density) + SS + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "NFI, NFV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "00, 01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "FL + (Density) + SS + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "BHI, BHV"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "20, 21, 30, 31, A0,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "A1, B0, B1, C0, C1, D0, D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "0, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "FL + (Density) + SS + (Temp) + H + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Example, S25FL256SAGMFI000 package marking would be FL256SAIF00.Contact the factory for additional Extended (-40°C to + 125°C) temperature range OPN offerings."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Example, S25FL256SAGMFI000 package marking would be FL256SAIF00."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Standard",
        "Text": "Contact the factory for additional Extended (-40°C to + 125°C) temperature range OPN offerings."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "The table below lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Contact your local sales repre- sentative to confirm availability of specific combinations and to check on newly released combinations."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non–AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Table 87    S25FL128S, S25FL256S valid combinations — Automotive grade / AEC-Q100"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Base ordering part number"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Speed option"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Package and temperature"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Model number"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Packing type"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Package marking"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "S25FL128S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "or S25FL256S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "AG"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "MFA, MFB, MFM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "00, 01, G0, G1, R0, R1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "FL + (Density) + SA + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "NFA, NFB, NFM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "00, 01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "FL + (Density) + SA + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "BHA, BHB, BHM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "20, 21, 30, 31, A0,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "A1, B0, B1, C0, C1, D0, D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "0, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "FL + (Density) + SA + (Temp) + H + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "DP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "NFB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "00"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "FL + (Density) + SD + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "BHB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "21, C0"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "0, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "FL + (Density) + SD + (Temp) + H + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "MFB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "FL + (Density) + SD + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "DS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "MFA, MFB, MFM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "00, 01, G0, G1, R0, R1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "FL + (Density) + SS + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "NFA, NFB, NFM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "00, 01"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "0, 1, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "FL + (Density) + SS + (Temp) + F + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "BHA, BHB, BHM"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "20, 21, 30, 31, A0,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "A1, B0, B1, C0, C1, D0, D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "0, 3"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Ordering information",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "FL + (Density) + SS + (Temp) + H + (Model Number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Table 88    Acronyms used in this document"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Acronym"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Command"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "All information transferred between the host system and memory during one period while CS# is LOW. This includes the instruction (sometimes called an operation code or opcode) and any required address, mode bits, latency cycles, or data."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "DDP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "(Dual die package)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Two die stacked within the same package to increase the memory capacity of a single package. Often also referred to as a multi-chip package (MCP)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "DDR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "(Double data rate)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "When input and output are latched on every edge of SCK."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "ECC"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "ECC unit = 16-byte aligned and length data groups in the main flash array and OTP array, each of which has its own hidden ECC syndrome to enable error correction on each group."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Flash"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "The name for a type of EEPROM that erases large blocks of memory bits in parallel, making the erase operation much faster than early EEPROM."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "High"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "A signal voltage level ≥ VIH or a logic level representing a binary one (‘1’)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Instruction"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "The 8-bit code indicating the function to be performed by a command (sometimes called an operation code or opcode). The instruction is always the first 8-bits trans- ferred from host system to the memory in any command."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Low"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "A signal voltage level  VIL or a logic level representing a binary zero (‘0’)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "LSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "(Least significant bit)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "The right most bit, with the lowest order of magnitude value, within a group of bits of a register or data value."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "MSb"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "(Most significant bit)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "The left most bit, with the highest order of magnitude value, within a group of bits of a register or data value."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "LSB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "(Least significant byte)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "The right most byte, within a group of bytes."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "MSB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "(Most significant byte)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "The left most bit, within a group of bytes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Non-volatile"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "No power is needed to maintain data stored in the memory."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "OPN"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "(Ordering part number)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "The alphanumeric string specifying the memory device type, density, package, factory non-volatile configuration, etc., used to select the desired device."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Page"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "512-bytes or 256-bytes aligned and length group of data. The size assigned for a page depends on the ordering part number."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "PCB"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "printed circuit board"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "PPAP"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "production part approval process"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Register bit references"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Are in the format: Register_name[bit_number] or Register_name[bit_range_MSb: bit_range_LSB]"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "SDR"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "(Single data rate)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "When input is latched on the rising edge and output on the falling edge of SCK."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Table 88   Acronyms used in this document (continued)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Acronym"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Description"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Sector"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Erase unit size; depending on device model and sector location this may be 4 KB, 64 KB or 256 KB."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "Write"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "An operation that changes data within volatile or non-volatile registers bits or non-volatile flash memory. When changing non-volatile data, an erase and repro-"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Valid combinations — Automotive grade / AEC-Q100",
        "Text": "gramming of any unchanged non-volatile data is done, as part of the operation, such that the non-volatile data is modified by the write operation, in the same way that volatile data is modified – as a single operation. The non-volatile data appears to the host system to be updated by the single write command, without the need for separate commands for erase and reprogram of adjacent, but unaffected data."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Document revision"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Date"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Description of changes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "**"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2011-05-25"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Initial release"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*A"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2011-11-18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Global:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Promoted datasheet to Preliminary status Corrected minor typos and grammatical errors"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Performance Summary:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated the Serial Read 50 MHz current consumption value from 14 mA (max) to 16 mA (max)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated the Serial Read 133 MHz current consumption value from 25 mA (max) to 33 mA (max)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Power-Up and Power-DownRemoved the statement “The device draws ICC1 (50 MHz value) during tPU”"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "DC Characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated the ICC1 Active Power Supply Current (READ) Serial SDR @ 50 MHz maximum value from 14 mA to 16 mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated the ICC1 Active Power Supply Current (READ) Serial SDR @ 133 MHz maximum value from 25 mA to 33 mA"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "SDR AC Characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added the tCSH CS# Active Hold Time (Relative to SCK) maximum value of 3000 ns, with a note indicating that this only applies during the Program/Erase Suspend/Resume commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "DDR AC Characteristics: Added the tCSH CS# Active Hold Time (Relative to SCK) maximum value of 3000 ns, with a note indicating that this only applies during the Program/Erase Suspend/Resume commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Capacitance Characteristics: Added a Note 1, pointing users to the IBIS models for more details on capacitance"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Physical Interface:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Corrected pin 5 of the SOIC 16 Connection Diagram from NC to DNU Corrected pin 13 of the SOIC 16 Connection Dig ram from DNU to NC Replaced the WNF008 drawing with the WNG008 drawing"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated the FAB024 drawing to the latest version"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "ASP Register: Corrected the statement “The programming time of the ASP Register is the same as the typical byte programming time” to “The programming time of the ASP Register is the same as the typical page programming time”"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Persistent Protection Bits: Corrected the statement “Programming a PPB bit requires the typical byte programming time” to “Programming a PPB bit requires the typical page programming time”"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Register Read or Write:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Corrected the statement “…the device remains busy and unable to receive most new operation commands.” to “..the device remains busy. Under this condition, only the CLSR, WRDI, RDSR1, RDSR2, and software RESET commands are valid commands.”"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Document revision"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Date"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Description of changes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*A (Cont)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2011-11-18"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Page Program (PP 02h or 4PP 12h):"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Removed the statement “If more than a page of data is sent to the device, previ- ously latched data are discarded and the last page worth of data (either 256 or 512 bytes) are programmed in the page. This is the result of the device being equipped with a page program buffer that is only page size in length.”"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Embedded Algorithm Performance Tables:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated the t_W WRR Write Time typical value from 100 ms to 140 ms and the maximum value from 200 ms to 500 ms"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated t_PP Page Programming Time (256 bytes) maximum value from 550 µs to 750 µs."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Note 3 and Note 4 to Table 10.7 to note shared performance values across other commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated the t_ESL Erase Suspend Latency maximum value from 40 µs to 45 µs. Device ID and Common Flash Interface (ID-CFI) Address Map:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "CFI Alternate Vendor-Specific Extended Query Parameter 9Ah - EHPLC DDR table: corrected the data of offset 01h from 32h to 2Ah"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Ordering Information:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added E0, E1, F0, F1, G0, and G1 as valid model numbers"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Broke out the 2 character length model number decoder into separate characters to clarify format and save space"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Corrected the valid S25FLxxxSAGMFI model numbers from R0 and R1 to G0 and G1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated the Package Marking format to help identify speed differences across similar devices"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added G0 and G1 as valid model number combinations for SDR SOIC OPNs Removed 20, 21, 30, and 31 as valid model numbers combinations for DDR BGA OPNs"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*B"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2012-03-22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "DC Characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated ICC1 values, added note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "AC Characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "AC Characteristics (Single Die Package, VIO = VCC 2.7V to 3.6V) table: Moved tSU value to tCSH, added note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "AC Characteristics (Single Die Package, VIO 1.65V to 2.7V, VCC 2.7V to 3.6V) table: Moved tSU value to tCSH, added note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "AC Characteristics 66 MHz Operation table: added note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Command Set Summary:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "S25FL128S and S25FL256S Command Set (sorted by function) table: added note"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Device ID and Common Flash Interface (ID-CFI) Address Map:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated CFI Alternate Vendor-Specific Extended Query Parameter 0 table Updated CFI Alternate Vendor-Specific Extended Query Parameter 84h Suspend Commands table"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated CFI Alternate Vendor-Specific Extended Query Parameter 8Ch Reset Timing table"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Ordering Information:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Valid Combinations table: added BHV to Package and Temperature for Models C0, Do and C1, D1"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Document revision"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Date"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Description of changes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2012-06-13"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "SDR AC Characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated tHO value from 0 Min to 2 ns Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*D"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2012-07-12"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Global:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Promoted datasheet designation from Preliminary to Full Production"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*E"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2013-12-20"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Global:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "80 MHz DDR Read operation added"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Performance Summary:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Maximum Read Rates DDR (VIO = VCC = 3V to 3.6V) table. Current Consumption table: added Quad DDR Read 80 MHz."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Migration Notes:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "FL Generations Comparison table: updated DDR values for FL-S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "SDR AC Characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Clock Timing figure"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "DDR AC Characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated AC Characteristics — DDR Operation table"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "DDR Output Timing:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated SPI DDR Data Valid Window figure and Notes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Ordering Information:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added 80 MHz to Speed option. Valid Combinations table: added DS Speed Option."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*F"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2014-03-17"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "SDR AC Characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "AC Characteristics (Single Die Package, VIO = VCC 2.7V to 3.6V) table: removed tV min AC Characteristics (Single Die Package, VIO 1.65V to 2.7V, VCC 2.7V to 3.6V) table: removed tV min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Ordering Information:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Fix typo: Add DDR for 80 MHz for the DS Speed option. Valid Combinations table: Addition of more OPNs."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*G"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2014-10-10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Global:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Extended Temperature Range: -40°C to 125°C"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "SDR AC Characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "AC Characteristics (Single Die Package, VIO = VCC 2.7V to 3.6V) table: corrected tSU Min"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Configuration Register 1 (CR1):"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Latency Codes for DDR Enhanced High Performance table: added 80 MHz"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "DDR Fast Read (DDRFR 0Dh, 4DDRFR 0Eh):"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated figures:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Continuous DDR Fast Read Subsequent Access (3-byte Address [ExtAdd=0, EHPLC=11b])"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Continuous DDR Fast Read Subsequent Access (4-byte Address [ExtAdd=1], EHPLC=01b)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Document revision"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Date"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Description of changes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*G (Cont)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2014-10-10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Initial Delivery State:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "ASP Register Content table: removed ASPR Default Value row FE4Fh"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Ordering Information FL128S and FL256S:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Extended Temperature Range: -40°C to 125°C Updated Valid Combinations table"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*H"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2015-05-09"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Global:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated description of DDR commands to reflect maximum operating clock frequency of 80 MHz (from 66 MHz)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Command Set Summary:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "S25FL128S and S25FL256S Command Set (sorted by function) table: changed max DDR frequency from 66 MHz to 80 MHz for all applicable DDR commands"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Software Interface Reference:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "S25FL128S and S25FL256S Instruction Set (sorted by instruction) table: changed max DDR frequency from 66 MHz to 80 MHz for all applicable DDR commands Valid Combinations:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Corrected the Package Marking for DS Speed Option"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*I"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2015-08-24"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Replaced “Automotive Temperature Range” with “Industrial Plus Temperature Range” in all instances across the document."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Pinouts and signal descriptions: Updated Versatile I/O Power Supply (VIO): Updated description."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated to Cypress template."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*J"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2016-09-22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added ECC related information in all instances across the document. Added Automotive Temperature Range related information in all instances across the document."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Logic block diagram. Updated Electrical specifications:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Thermal resistance. Updated Operating ranges:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Table 7:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated minimum value of VCC (low) parameter."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Changed minimum value of tPD parameter from 1.0 µs to 15.0 µs. Updated Timing specifications:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated SDR AC characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Table 13:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Removed Note “For Industrial Plus (-40°C to +105°C) and Extended (-40°C to"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "+125°C) temperature range, all SCK clock frequencies are 5% slower than the Max values shown.” and its references."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Table 14:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Removed Note “For Industrial Plus (-40°C to +105°C) and Extended (-40°C to"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "+125°C) temperature range, all SCK clock frequencies are 5% slower than the Max values shown.” and its references."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated DDR AC characteristics:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Table 15:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Removed Note “For Industrial Plus (-40°C to +105°C) and Extended (-40°C to"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "+125°C) temperature range, all SCK clock frequencies are 5% slower than the Max values shown.” and its references."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Changed minimum value of tHO parameter corresponding to 66 MHz from 0 ns to 1.5 ns."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Document revision"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Date"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Description of changes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*J (Cont)"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2016-09-22"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Address space maps:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Registers:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added ECC Status Register (ECCSR). Updated Commands:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Command set summary:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Extended addressing:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Table 48:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Removed Note “For Industrial Plus (-40°C to +105°C) and Extended (-40°C to"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "+125°C) temperature range, all Maximum Frequency values are 5% slower than the Max values shown.” and its references."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Register access commands:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Write Registers (WRR 01h):"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated description."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added ECC Status Register Read (ECCRD 18h). Updated Program flash array commands:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Program granularity:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Automatic ECC. Added Data integrity."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Device identification:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Device ID and common flash interface (ID-CFI) ASO map — Automotive only."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Ordering information:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Automotive Temperature Range related information in valid combina- tions."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Valid combinations — Standard:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Table 86:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated entire table."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Valid combinations — Automotive grade / AEC-Q100. Updated to new template."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*K"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2017-03-16"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Table 8."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Table 9."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Figure 129."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Figure 130."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Figure 131."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Figure 132."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated tSU in Table 13."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*L"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2017-04-27"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Quad Page Program (QPP 32h or 38h, or 4QPP 34h). Updated Sales page."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Cypress logo."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*M"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2017-05-23"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added Model Number “21” in Table 87."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*N"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2017-06-14"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Ordering information."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Added part number (S25FL128SDPMFB010) in Table 87."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*O"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2018-03-15"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Table 13 and Table 14: Removed the Max value of tCSH and updated the Max"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "value of tSU as “3000”."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Document revision"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Date"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Description of changes"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*P"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2018-08-07"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Acronyms: Replaced MSB with MSb and LSB with LSb. Added DDR data valid timing using DLP."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Ordering information: Added note 6."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Table 84: Added Model # G0, G1, 40, 41, H0, H1, E0, E1, F0, F1. Updated Table 25: Updated CR1[4] from RFU to DNU."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated the following figures:"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Figure 9, Figure 35, Figure 36, Figure 39, Figure 40, Figure 131, Figure 43,"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Figure 46 through Figure 50, Figure 54 through Figure 65, and Figure 93"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "through Figure 121."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*Q"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2019-04-30"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Section 5.2 Thermal resistance on page 31. Updated Copyright information."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*R"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2022-06-10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Chip Select (CS#). Updated Ordering information. Updated Thermal resistance."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Table 8 and Table 9. Updated table footnote 50."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated to Infineon template."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "*S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "2022-08-10"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Corrected Ordering part number."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Updated Figure 132: Spec 002-15535 ** to *A."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Trademarks"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "All referenced product or service names and trademarks are the property of their respective owners."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Edition 2022-08-10 Published by"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Infineon Technologies AG 81726 Munich, Germany"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "© 2022 Infineon Technologies AG. All Rights Reserved."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Do you have a question about this document?"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Go to www.infineon.com/support"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Document reference 001-98283 Rev. *S"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "IMPORTANT NOTICE"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics (“Beschaffenheitsgarantie”)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "With respect to any examples, hints or any typical values  stated  herein  and/or  any  information regarding the application of the product, Infineon Technologies  hereby  disclaims  any  and  all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "In addition, any information given in this document is subject to customer’s compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer’s products and any use of the product of Infineon Technologies in customer’s applications."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com)."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "WARNINGS"
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office."
    },
    {
        "Title": "128 Mb (16 MB)/256 Mb (32 MB) FL-S Flash ",
        "Subtitle": "S25FL128S, S25FL256S",
        "Section": "Acronyms",
        "Subsection": "Revision history",
        "Text": "Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized   representatives   of   Infineon Technologies, Infineon Technologies’ products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury."
    }
]