<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1168</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1168-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1168.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">29-2&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">APIC VIRTUALIZATION&#160;AND&#160;VIRTUAL INTERRUPTS</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft06"><b>Virtual processor-priority register (VPPR)</b>: the&#160;32-bit field located at&#160;offset&#160;0A0H on the&#160;virtual-APIC&#160;<br/>page.</p>
<p style="position:absolute;top:139px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:139px;left:93px;white-space:nowrap" class="ft03"><b>Virtual&#160;end-of-interrupt&#160;register&#160;(VEOI)</b>: the&#160;32-bit field located at&#160;offset&#160;0B0H&#160;on the&#160;virtual-APIC&#160;page.</p>
<p style="position:absolute;top:161px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:162px;left:93px;white-space:nowrap" class="ft06"><b>Virtual&#160;interrupt-service&#160;register&#160;(VISR)</b>: the 256-bit value comprising eight&#160;non-contiguous 32-bit&#160;fields&#160;<br/>at offsets 100H,&#160;110H,&#160;120H, 130H,&#160;140H,&#160;150H, 160H, and 170H&#160;on the&#160;virtual-APIC page.&#160;Bit x of the&#160;VISR&#160;<br/>is&#160;at bit position (x&#160;&amp;&#160;1FH)&#160;at offset (100H&#160;|&#160;((x&#160;&amp;&#160;E0H)&#160;»&#160;1)). The processor uses only the&#160;low&#160;4&#160;bytes of each&#160;<br/>of&#160;the 16-byte fields at&#160;offsets 100H, 110H,&#160;120H,&#160;130H,&#160;140H,&#160;150H,&#160;160H,&#160;and&#160;170H.</p>
<p style="position:absolute;top:233px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:234px;left:93px;white-space:nowrap" class="ft06"><b>Virtual&#160;interrupt-request&#160;register&#160;(VIRR)</b>: the&#160;256-bit value&#160;comprising eight non-contiguous&#160;32-bit fields&#160;<br/>at offsets 200H,&#160;210H,&#160;220H, 230H,&#160;240H,&#160;250H, 260H, and 270H&#160;on the&#160;virtual-APIC page.&#160;Bit x of the&#160;VIRR&#160;<br/>is&#160;at bit position (x&#160;&amp;&#160;1FH)&#160;at offset (200H&#160;|&#160;((x&#160;&amp;&#160;E0H)&#160;»&#160;1)). The processor uses only the&#160;low&#160;4&#160;bytes of each&#160;<br/>of&#160;the 16-Byte fields at&#160;offsets&#160;200H,&#160;210H,&#160;220H,&#160;230H,&#160;240H,&#160;250H,&#160;260H,&#160;and&#160;270H.</p>
<p style="position:absolute;top:305px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:306px;left:93px;white-space:nowrap" class="ft06"><b>Virtual&#160;interrupt-command register&#160;(VICR_LO)</b>: the&#160;32-bit field located at offset 300H on&#160;the virtual-APIC&#160;<br/>page</p>
<p style="position:absolute;top:344px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:345px;left:93px;white-space:nowrap" class="ft06"><b>Virtual interrupt-command register&#160;(VICR_HI)</b>:&#160;the 32-bit&#160;field&#160;located at&#160;offset 310H&#160;on&#160;the&#160;virtual-APIC&#160;<br/>page.</p>
<p style="position:absolute;top:412px;left:68px;white-space:nowrap" class="ft05">29.1.2 TPR&#160;</p>
<p style="position:absolute;top:412px;left:185px;white-space:nowrap" class="ft05">Virtualization</p>
<p style="position:absolute;top:442px;left:68px;white-space:nowrap" class="ft07">The&#160;processor performs&#160;<b>TPR&#160;virtualization</b>&#160;in response&#160;to the&#160;following operations:&#160;(1)&#160;virtualization of the&#160;MOV&#160;<br/>to CR8 instruction; (2)&#160;virtualization of a&#160;write&#160;to offset&#160;080H on the&#160;APIC-access&#160;page; and (3)&#160;virtualization&#160;of&#160;the&#160;<br/>WRMSR instruction with ECX&#160;=&#160;808H.&#160;See&#160;<a href="o_fe12b1e2a880e0ce-1171.html">Section&#160;29.3,</a><a href="o_fe12b1e2a880e0ce-1173.html">&#160;Section&#160;29.4.3,</a>&#160;<a href="o_fe12b1e2a880e0ce-1178.html">and Section 29.5 for details of&#160;</a>when&#160;TPR&#160;<br/>virtualization is&#160;performed.<br/>The following pseudocode&#160;details the&#160;behavior&#160;of TPR virtualization:</p>
<p style="position:absolute;top:537px;left:95px;white-space:nowrap" class="ft04">IF&#160;“virtual-interrupt&#160;delivery”&#160;is&#160;0</p>
<p style="position:absolute;top:555px;left:115px;white-space:nowrap" class="ft04">THEN</p>
<p style="position:absolute;top:573px;left:142px;white-space:nowrap" class="ft04">IF VTPR[7:4] &lt; TPR threshold (see<a href="o_fe12b1e2a880e0ce-1059.html">&#160;Section&#160;24.6.8)</a></p>
<p style="position:absolute;top:591px;left:169px;white-space:nowrap" class="ft04">THEN&#160;cause&#160;VM&#160;exit&#160;due to TPR below threshold;</p>
<p style="position:absolute;top:609px;left:142px;white-space:nowrap" class="ft04">FI;</p>
<p style="position:absolute;top:627px;left:115px;white-space:nowrap" class="ft04">ELSE</p>
<p style="position:absolute;top:645px;left:142px;white-space:nowrap" class="ft08">perform PPR virtualization&#160;(see<a href="o_fe12b1e2a880e0ce-1168.html">&#160;Section 29.1.3);<br/></a>evaluate pending virtual interrupts (see<a href="o_fe12b1e2a880e0ce-1169.html">&#160;Section 29.2.1);</a></p>
<p style="position:absolute;top:681px;left:95px;white-space:nowrap" class="ft04">FI;</p>
<p style="position:absolute;top:705px;left:68px;white-space:nowrap" class="ft06">Any VM&#160;exit caused by TPR&#160;virtualization is&#160;trap-like: the instruction causing TPR virtualization&#160;completes&#160;before&#160;<br/>the VM exit occurs&#160;(for example,&#160;the value of CS:RIP saved in the guest-state&#160;area of the VMCS references&#160;the&#160;next&#160;<br/>instruction).</p>
<p style="position:absolute;top:788px;left:68px;white-space:nowrap" class="ft05">29.1.3 PPR&#160;</p>
<p style="position:absolute;top:788px;left:186px;white-space:nowrap" class="ft05">Virtualization</p>
<p style="position:absolute;top:819px;left:68px;white-space:nowrap" class="ft06">The processor performs&#160;<b>PPR virtualization</b>&#160;in&#160;response&#160;to&#160;the following operations: (1)&#160;VM&#160;entry; (2)&#160;TPR virtu-<br/>alization;&#160;and&#160;(3)&#160;EOI&#160;virtualization.&#160;See<a href="o_fe12b1e2a880e0ce-1109.html">&#160;Section 26.3.2.5, Section 29</a><a href="o_fe12b1e2a880e0ce-1168.html">.1.2, and Se</a><a href="o_fe12b1e2a880e0ce-1169.html">ction 29.1.4&#160;</a>for&#160;details&#160;of when&#160;<br/>PPR&#160;virtualization&#160;is performed.<br/>PPR&#160;virtualization uses&#160;the guest interrupt status (specifically,&#160;SV<a href="o_fe12b1e2a880e0ce-1051.html">I; see Section 24.4.2) and</a>&#160;VTPR.&#160;The&#160;following&#160;<br/>pseudocode details the&#160;behavior of PPR&#160;virtualization:</p>
<p style="position:absolute;top:913px;left:95px;white-space:nowrap" class="ft04">IF VTPR[7:4]&#160;≥&#160;SVI[7:4]</p>
<p style="position:absolute;top:931px;left:115px;white-space:nowrap" class="ft04">THEN VPPR&#160;←&#160;VTPR &amp; FFH;</p>
<p style="position:absolute;top:949px;left:115px;white-space:nowrap" class="ft04">ELSE VPPR&#160;←&#160;SVI &amp; F0H;</p>
<p style="position:absolute;top:967px;left:95px;white-space:nowrap" class="ft04">FI;</p>
<p style="position:absolute;top:991px;left:68px;white-space:nowrap" class="ft06">PPR&#160;virtualization always clears bytes&#160;3:1&#160;of VPPR.<br/>PPR&#160;virtualization&#160;is caused only by TPR virtualization,&#160;EOI virtualization, and&#160;VM&#160;entry.&#160;Delivery&#160;of&#160;a virtual inter-<br/>rupt also modifies&#160;VPPR,&#160;but&#160;in&#160;a different way (see<a href="o_fe12b1e2a880e0ce-1170.html">&#160;Section 29.2.2). No</a>&#160;other operations&#160;modify&#160;VPPR, even if&#160;they&#160;<br/>modify&#160;SVI,&#160;VISR,&#160;or VTPR.</p>
</div>
</body>
</html>
