#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 31 20:56:40 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Sun Oct 31 20:56:56 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              3507           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     155.473 MHz       1000.000          6.432        496.784
 clk_Inferred                 1.000 MHz      32.330 MHz       1000.000         30.931        969.069
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     127.356 MHz       1000.000          7.852        992.148
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     504.286 MHz       1000.000          1.983        998.017
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.784       0.000              0            751
 clk_Inferred           clk_Inferred               969.069       0.000              0          18636
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.148       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.017       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.343       0.000              0            751
 clk_Inferred           clk_Inferred                 0.171       0.000              0          18636
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.049       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.231       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.537       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           3507
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.336       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.465       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   497.455       0.000              0            751
 clk_Inferred           clk_Inferred               974.128       0.000              0          18636
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   993.740       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.440       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.316       0.000              0            751
 clk_Inferred           clk_Inferred                 0.171       0.000              0          18636
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.142       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.293       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.471       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           3507
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.638       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.674       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/A0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.871
  Launch Clock Delay      :  5.711
  Clock Pessimism Removal :  0.828

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.553     503.949         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.949 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.762     505.711         ntclkbufg_0      
 CLMA_50_65/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_50_65/Q0                     tco                   0.241     505.952 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.753     506.705         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_52/Y0                     td                    0.387     507.092 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.612     507.704         u_jtag_top/u_jtag_driver/_N13374
 CLMA_50_65/Y1                     td                    0.169     507.873 r       u_jtag_top/u_jtag_driver/N230_20[38]_3/gateop_perm/Z
                                   net (fanout=24)       0.766     508.639         u_jtag_top/u_jtag_driver/_N24895
 CLMA_38_72/C0                                                             r       u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/A0

 Data arrival time                                                 508.639         Logic Levels: 2  
                                                                                   Logic: 0.797ns(27.220%), Route: 2.131ns(72.780%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243    1003.356         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.356 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.515    1004.871         ntclkbufg_0      
 CLMA_38_72/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.828    1005.699                          
 clock uncertainty                                      -0.050    1005.649                          

 Setup time                                             -0.226    1005.423                          

 Data required time                                               1005.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.423                          
 Data arrival time                                                -508.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.866
  Launch Clock Delay      :  5.711
  Clock Pessimism Removal :  0.828

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.553     503.949         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.949 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.762     505.711         ntclkbufg_0      
 CLMA_50_65/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_50_65/Q0                     tco                   0.241     505.952 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.753     506.705         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_52/Y0                     td                    0.387     507.092 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.612     507.704         u_jtag_top/u_jtag_driver/_N13374
 CLMA_50_65/Y1                     td                    0.169     507.873 r       u_jtag_top/u_jtag_driver/N230_20[38]_3/gateop_perm/Z
                                   net (fanout=24)       0.791     508.664         u_jtag_top/u_jtag_driver/_N24895
 CLMA_38_52/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.664         Logic Levels: 2  
                                                                                   Logic: 0.797ns(26.990%), Route: 2.156ns(73.010%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243    1003.356         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.356 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.510    1004.866         ntclkbufg_0      
 CLMA_38_52/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.828    1005.694                          
 clock uncertainty                                      -0.050    1005.644                          

 Setup time                                             -0.177    1005.467                          

 Data required time                                               1005.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.467                          
 Data arrival time                                                -508.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.873
  Launch Clock Delay      :  5.711
  Clock Pessimism Removal :  0.828

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.553     503.949         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.949 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.762     505.711         ntclkbufg_0      
 CLMA_50_65/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_50_65/Q0                     tco                   0.241     505.952 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.753     506.705         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_52/Y0                     td                    0.387     507.092 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.612     507.704         u_jtag_top/u_jtag_driver/_N13374
 CLMA_50_65/Y1                     td                    0.169     507.873 r       u_jtag_top/u_jtag_driver/N230_20[38]_3/gateop_perm/Z
                                   net (fanout=24)       0.764     508.637         u_jtag_top/u_jtag_driver/_N24895
 CLMA_42_76/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.637         Logic Levels: 2  
                                                                                   Logic: 0.797ns(27.239%), Route: 2.129ns(72.761%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243    1003.356         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.356 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.517    1004.873         ntclkbufg_0      
 CLMA_42_76/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.828    1005.701                          
 clock uncertainty                                      -0.050    1005.651                          

 Setup time                                             -0.177    1005.474                          

 Data required time                                               1005.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.474                          
 Data arrival time                                                -508.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.758
  Launch Clock Delay      :  4.873
  Clock Pessimism Removal :  -0.852

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243       3.356         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.356 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.517       4.873         ntclkbufg_0      
 CLMA_42_76/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK

 CLMA_42_76/Q0                     tco                   0.224       5.097 r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.140       5.237         u_jtag_top/u_jtag_driver/shift_reg [19]
 CLMA_42_77/M1                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/D

 Data arrival time                                                   5.237         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.668       3.963         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.963 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.795       5.758         ntclkbufg_0      
 CLMA_42_77/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
 clock pessimism                                        -0.852       4.906                          
 clock uncertainty                                       0.000       4.906                          

 Hold time                                              -0.012       4.894                          

 Data required time                                                  4.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.894                          
 Data arrival time                                                  -5.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.762
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243       3.356         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.356 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.521       4.877         ntclkbufg_0      
 CLMA_30_48/CLK                                                            r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK

 CLMA_30_48/Q1                     tco                   0.224       5.101 r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/Q
                                   net (fanout=1)        0.139       5.240         u_jtag_top/u_jtag_driver/tx/ack_d
 CLMA_30_48/M1                                                             r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D

 Data arrival time                                                   5.240         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.668       3.963         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.963 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.799       5.762         ntclkbufg_0      
 CLMA_30_48/CLK                                                            r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/CLK
 clock pessimism                                        -0.885       4.877                          
 clock uncertainty                                       0.000       4.877                          

 Hold time                                              -0.012       4.865                          

 Data required time                                                  4.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.865                          
 Data arrival time                                                  -5.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.752
  Launch Clock Delay      :  4.867
  Clock Pessimism Removal :  -0.885

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243       3.356         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.356 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.511       4.867         ntclkbufg_0      
 CLMA_30_64/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/CLK

 CLMA_30_64/Q0                     tco                   0.224       5.091 r       u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/Q
                                   net (fanout=1)        0.139       5.230         u_jtag_top/u_jtag_driver/rx/req_d
 CLMA_30_64/M1                                                             r       u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/D

 Data arrival time                                                   5.230         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.668       3.963         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.963 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.789       5.752         ntclkbufg_0      
 CLMA_30_64/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/CLK
 clock pessimism                                        -0.885       4.867                          
 clock uncertainty                                       0.000       4.867                          

 Hold time                                              -0.012       4.855                          

 Data required time                                                  4.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.855                          
 Data arrival time                                                  -5.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.742
  Launch Clock Delay      :  4.384
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.820       4.384         ntclkbufg_1      
 CLMA_50_293/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMA_50_293/Q1                    tco                   0.261       4.645 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=111)      3.551       8.196         u_tinyriscv/ie_inst_o [5]
 CLMA_130_145/Y2                   td                    0.165       8.361 r       u_tinyriscv/u_ex/mem_raddr_o_4/gateop_perm/Z
                                   net (fanout=10)       1.675      10.036         _N24835          
 CLMA_66_156/Y0                    td                    0.164      10.200 r       u_tinyriscv/u_ex/mem_req_1/gateop_perm/Z
                                   net (fanout=22)       1.315      11.515         _N16697          
 CLMA_98_149/Y0                    td                    0.164      11.679 r       u_rib/N446_1/gateop_perm/Z
                                   net (fanout=286)      2.458      14.137         u_rib/N446       
 CLMA_26_124/Y6CD                  td                    0.393      14.530 r       u_rib/N278_3[5]_muxf6/F
                                   net (fanout=1024)     3.689      18.219         _N7716           
 CLMS_26_333/Y0                    td                    0.383      18.602 r       u_ram/_ram_5_31/gateop/Z
                                   net (fanout=1)        0.901      19.503         u_ram/_N512      
 CLMA_26_304/Y1                    td                    0.540      20.043 r       u_ram/N6_33[31]_muxf7/F
                                   net (fanout=3)        3.093      23.136         _N15137          
 CLMA_94_144/Y2                    td                    0.216      23.352 r       u_rib/N70_3[31]/gateop_perm/Z
                                   net (fanout=1)        0.426      23.778         u_rib/_N8422     
 CLMA_94_140/Y0                    td                    0.211      23.989 r       u_rib/N70_8[31]_2/gateop/F
                                   net (fanout=1)        0.801      24.790         u_rib/_N27944    
 CLMA_114_140/Y1                   td                    0.276      25.066 r       u_rib/N70_8[31]/gateop_perm/Z
                                   net (fanout=2)        0.766      25.832         _N8582           
 CLMA_114_156/Y2                   td                    0.165      25.997 r       u_rib/m0_data_o_1[31]/gateop_perm/Z
                                   net (fanout=4)        0.842      26.839         _N21083          
 CLMA_118_157/Y0                   td                    0.214      27.053 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.658      27.711         u_tinyriscv/u_ex/N391 [31]
 CLMA_126_140/Y0                   td                    0.282      27.993 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.261      28.254         u_tinyriscv/u_ex/_N16383
 CLMA_126_140/Y1                   td                    0.207      28.461 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.572      30.033         u_tinyriscv/u_ex/_N20901
 CLMA_126_200/Y6AB                 td                    0.166      30.199 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        1.322      31.521         u_tinyriscv/_N16511
 CLMA_66_204/Y3                    td                    0.276      31.797 r       u_tinyriscv/u_ex/N37_66/gateop_perm/Z
                                   net (fanout=3)        1.071      32.868         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_58_141/Y1                    td                    0.276      33.144 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        2.142      35.286         u_tinyriscv/u_regs/N79 [13]
 CLMS_66_213/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WD

 Data arrival time                                                  35.286         Logic Levels: 16 
                                                                                   Logic: 4.359ns(14.106%), Route: 26.543ns(85.894%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.550    1003.742         ntclkbufg_1      
 CLMS_66_213/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WCLK
 clock pessimism                                         0.372    1004.114                          
 clock uncertainty                                      -0.050    1004.064                          

 Setup time                                              0.291    1004.355                          

 Data required time                                               1004.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.355                          
 Data arrival time                                                 -35.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_18/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.717
  Launch Clock Delay      :  4.384
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.820       4.384         ntclkbufg_1      
 CLMA_50_293/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMA_50_293/Q1                    tco                   0.261       4.645 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=111)      3.551       8.196         u_tinyriscv/ie_inst_o [5]
 CLMA_130_145/Y2                   td                    0.165       8.361 r       u_tinyriscv/u_ex/mem_raddr_o_4/gateop_perm/Z
                                   net (fanout=10)       1.675      10.036         _N24835          
 CLMA_66_156/Y0                    td                    0.164      10.200 r       u_tinyriscv/u_ex/mem_req_1/gateop_perm/Z
                                   net (fanout=22)       1.315      11.515         _N16697          
 CLMA_98_149/Y0                    td                    0.164      11.679 r       u_rib/N446_1/gateop_perm/Z
                                   net (fanout=286)      2.458      14.137         u_rib/N446       
 CLMA_26_124/Y6CD                  td                    0.393      14.530 r       u_rib/N278_3[5]_muxf6/F
                                   net (fanout=1024)     3.689      18.219         _N7716           
 CLMS_26_333/Y0                    td                    0.383      18.602 r       u_ram/_ram_5_31/gateop/Z
                                   net (fanout=1)        0.901      19.503         u_ram/_N512      
 CLMA_26_304/Y1                    td                    0.540      20.043 r       u_ram/N6_33[31]_muxf7/F
                                   net (fanout=3)        3.093      23.136         _N15137          
 CLMA_94_144/Y2                    td                    0.216      23.352 r       u_rib/N70_3[31]/gateop_perm/Z
                                   net (fanout=1)        0.426      23.778         u_rib/_N8422     
 CLMA_94_140/Y0                    td                    0.211      23.989 r       u_rib/N70_8[31]_2/gateop/F
                                   net (fanout=1)        0.801      24.790         u_rib/_N27944    
 CLMA_114_140/Y1                   td                    0.276      25.066 r       u_rib/N70_8[31]/gateop_perm/Z
                                   net (fanout=2)        0.766      25.832         _N8582           
 CLMA_114_156/Y2                   td                    0.165      25.997 r       u_rib/m0_data_o_1[31]/gateop_perm/Z
                                   net (fanout=4)        0.842      26.839         _N21083          
 CLMA_118_157/Y0                   td                    0.214      27.053 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.266      27.319         u_tinyriscv/u_ex/N391 [31]
 CLMA_118_156/Y1                   td                    0.209      27.528 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.491      28.019         u_tinyriscv/u_ex/_N16353
 CLMA_126_156/Y0                   td                    0.211      28.230 r       u_tinyriscv/u_ex/reg_wdata_34[18]_1/gateop/F
                                   net (fanout=1)        0.833      29.063         u_tinyriscv/u_ex/_N20896
 CLMA_126_212/Y6AB                 td                    0.166      29.229 r       u_tinyriscv/u_ex/reg_wdata_35[18]_muxf6/F
                                   net (fanout=6)        1.658      30.887         u_tinyriscv/_N16516
 CLMA_66_240/Y3                    td                    0.276      31.163 r       u_tinyriscv/u_ex/N37_78/gateop_perm/Z
                                   net (fanout=3)        1.982      33.145         u_tinyriscv/ex_reg_wdata_o [18]
 CLMA_50_137/Y0                    td                    0.164      33.309 r       u_tinyriscv/u_regs/N79[18]/gateop_perm/Z
                                   net (fanout=6)        1.620      34.929         u_tinyriscv/u_regs/N79 [18]
 CLMS_46_205/BD                                                            r       u_tinyriscv/u_regs/regs_1_1_18/gateop/WD

 Data arrival time                                                  34.929         Logic Levels: 16 
                                                                                   Logic: 4.178ns(13.678%), Route: 26.367ns(86.322%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.525    1003.717         ntclkbufg_1      
 CLMS_46_205/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_18/gateop/WCLK
 clock pessimism                                         0.372    1004.089                          
 clock uncertainty                                      -0.050    1004.039                          

 Setup time                                              0.291    1004.330                          

 Data required time                                               1004.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.330                          
 Data arrival time                                                 -34.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_21/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.804
  Launch Clock Delay      :  4.384
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.820       4.384         ntclkbufg_1      
 CLMA_50_293/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMA_50_293/Q1                    tco                   0.261       4.645 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=111)      3.551       8.196         u_tinyriscv/ie_inst_o [5]
 CLMA_130_145/Y2                   td                    0.165       8.361 r       u_tinyriscv/u_ex/mem_raddr_o_4/gateop_perm/Z
                                   net (fanout=10)       1.675      10.036         _N24835          
 CLMA_66_156/Y0                    td                    0.164      10.200 r       u_tinyriscv/u_ex/mem_req_1/gateop_perm/Z
                                   net (fanout=22)       1.315      11.515         _N16697          
 CLMA_98_149/Y0                    td                    0.164      11.679 r       u_rib/N446_1/gateop_perm/Z
                                   net (fanout=286)      2.458      14.137         u_rib/N446       
 CLMA_26_124/Y6CD                  td                    0.393      14.530 r       u_rib/N278_3[5]_muxf6/F
                                   net (fanout=1024)     3.689      18.219         _N7716           
 CLMS_26_333/Y0                    td                    0.383      18.602 r       u_ram/_ram_5_31/gateop/Z
                                   net (fanout=1)        0.901      19.503         u_ram/_N512      
 CLMA_26_304/Y1                    td                    0.540      20.043 r       u_ram/N6_33[31]_muxf7/F
                                   net (fanout=3)        3.093      23.136         _N15137          
 CLMA_94_144/Y2                    td                    0.216      23.352 r       u_rib/N70_3[31]/gateop_perm/Z
                                   net (fanout=1)        0.426      23.778         u_rib/_N8422     
 CLMA_94_140/Y0                    td                    0.211      23.989 r       u_rib/N70_8[31]_2/gateop/F
                                   net (fanout=1)        0.801      24.790         u_rib/_N27944    
 CLMA_114_140/Y1                   td                    0.276      25.066 r       u_rib/N70_8[31]/gateop_perm/Z
                                   net (fanout=2)        0.766      25.832         _N8582           
 CLMA_114_156/Y2                   td                    0.165      25.997 r       u_rib/m0_data_o_1[31]/gateop_perm/Z
                                   net (fanout=4)        0.842      26.839         _N21083          
 CLMA_118_157/Y0                   td                    0.214      27.053 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.266      27.319         u_tinyriscv/u_ex/N391 [31]
 CLMA_118_156/Y1                   td                    0.209      27.528 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.599      28.127         u_tinyriscv/u_ex/_N16353
 CLMA_118_169/Y2                   td                    0.213      28.340 r       u_tinyriscv/u_ex/reg_wdata_34[21]_1/gateop/F
                                   net (fanout=1)        1.476      29.816         u_tinyriscv/u_ex/_N20893
 CLMA_126_232/Y6AB                 td                    0.166      29.982 r       u_tinyriscv/u_ex/reg_wdata_35[21]_muxf6/F
                                   net (fanout=6)        1.409      31.391         u_tinyriscv/_N16519
 CLMA_78_216/Y3                    td                    0.276      31.667 r       u_tinyriscv/u_ex/N37_87/gateop_perm/Z
                                   net (fanout=3)        1.083      32.750         u_tinyriscv/ex_reg_wdata_o [21]
 CLMA_78_164/Y3                    td                    0.381      33.131 r       u_tinyriscv/u_regs/N79[21]/gateop_perm/Z
                                   net (fanout=6)        1.877      35.008         u_tinyriscv/u_regs/N79 [21]
 CLMS_86_249/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_21/gateop/WD

 Data arrival time                                                  35.008         Logic Levels: 16 
                                                                                   Logic: 4.397ns(14.358%), Route: 26.227ns(85.642%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.612    1003.804         ntclkbufg_1      
 CLMS_86_249/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_21/gateop/WCLK
 clock pessimism                                         0.372    1004.176                          
 clock uncertainty                                      -0.050    1004.126                          

 Setup time                                              0.291    1004.417                          

 Data required time                                               1004.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.417                          
 Data arrival time                                                 -35.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mcause[15]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.452
  Launch Clock Delay      :  3.788
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.596       3.788         ntclkbufg_1      
 CLMA_10_244/CLK                                                           r       u_tinyriscv/u_clint/data_o[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_10_244/Q0                    tco                   0.223       4.011 f       u_tinyriscv/u_clint/data_o[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.115       4.126         u_tinyriscv/clint_data_o [15]
 CLMA_10_252/A0                                                            f       u_tinyriscv/u_csr_reg/mcause[15]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.126         Logic Levels: 0  
                                                                                   Logic: 0.223ns(65.976%), Route: 0.115ns(34.024%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.888       4.452         ntclkbufg_1      
 CLMA_10_252/CLK                                                           r       u_tinyriscv/u_csr_reg/mcause[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.080                          
 clock uncertainty                                       0.000       4.080                          

 Hold time                                              -0.125       3.955                          

 Data required time                                                  3.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.955                          
 Data arrival time                                                  -4.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_reg_wdata[11]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.420
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.581       3.773         ntclkbufg_1      
 CLMA_54_120/CLK                                                           r       u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_120/Q2                    tco                   0.223       3.996 f       u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       4.252         u_jtag_top/u_jtag_dm/data0 [11]
 CLMA_50_124/M2                                                            f       u_jtag_top/u_jtag_dm/dm_reg_wdata[11]/opit_0_inv/D

 Data arrival time                                                   4.252         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.856       4.420         ntclkbufg_1      
 CLMA_50_124/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[11]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.048                          
 clock uncertainty                                       0.000       4.048                          

 Hold time                                              -0.016       4.032                          

 Data required time                                                  4.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.032                          
 Data arrival time                                                  -4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_div/count[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_div/count[13]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.398
  Launch Clock Delay      :  3.739
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.547       3.739         ntclkbufg_1      
 CLMA_86_316/CLK                                                           r       u_tinyriscv/u_div/count[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_316/Q1                    tco                   0.223       3.962 f       u_tinyriscv/u_div/count[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.144       4.106         u_tinyriscv/u_div/count [14]
 CLMA_78_316/B1                                                            f       u_tinyriscv/u_div/count[13]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.106         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.834       4.398         ntclkbufg_1      
 CLMA_78_316/CLK                                                           r       u_tinyriscv/u_div/count[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.026                          
 clock uncertainty                                       0.000       4.026                          

 Hold time                                              -0.167       3.859                          

 Data required time                                                  3.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.859                          
 Data arrival time                                                  -4.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.481
  Launch Clock Delay      :  1.104
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.104       1.104         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_284/Q3                   tco                   0.261       1.365 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.585       1.950         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.337 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.337         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_134_280/Y3                   td                    0.380       2.717 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.452       3.169         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_292/COUT                 td                    0.431       3.600 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.600         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_296/Y1                   td                    0.381       3.981 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.601       4.582         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.969 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.969         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_304/Y3                   td                    0.380       5.349 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.444       5.793         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_138_316/Y3                   td                    0.505       6.298 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.829       7.127         _N10             
 CLMA_138_284/Y0                   td                    0.164       7.291 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.715       8.006         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_304/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CE

 Data arrival time                                                   8.006         Logic Levels: 6  
                                                                                   Logic: 3.276ns(47.465%), Route: 3.626ns(52.535%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_312/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.481    1000.481         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CLK
 clock pessimism                                         0.000    1000.481                          
 clock uncertainty                                      -0.050    1000.431                          

 Setup time                                             -0.277    1000.154                          

 Data required time                                               1000.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.154                          
 Data arrival time                                                  -8.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.148                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[8]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.481
  Launch Clock Delay      :  1.104
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.104       1.104         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_284/Q3                   tco                   0.261       1.365 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.585       1.950         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.337 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.337         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_134_280/Y3                   td                    0.380       2.717 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.452       3.169         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_292/COUT                 td                    0.431       3.600 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.600         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_296/Y1                   td                    0.381       3.981 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.601       4.582         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.969 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.969         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_304/Y3                   td                    0.380       5.349 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.444       5.793         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_138_316/Y3                   td                    0.505       6.298 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.829       7.127         _N10             
 CLMA_138_284/Y0                   td                    0.164       7.291 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.715       8.006         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_304/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[8]/opit_0/CE

 Data arrival time                                                   8.006         Logic Levels: 6  
                                                                                   Logic: 3.276ns(47.465%), Route: 3.626ns(52.535%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_312/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.481    1000.481         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[8]/opit_0/CLK
 clock pessimism                                         0.000    1000.481                          
 clock uncertainty                                      -0.050    1000.431                          

 Setup time                                             -0.277    1000.154                          

 Data required time                                               1000.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.154                          
 Data arrival time                                                  -8.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.148                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.481
  Launch Clock Delay      :  1.104
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.104       1.104         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_284/Q3                   tco                   0.261       1.365 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.585       1.950         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.337 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.337         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_134_280/Y3                   td                    0.380       2.717 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.452       3.169         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_292/COUT                 td                    0.431       3.600 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.600         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_296/Y1                   td                    0.381       3.981 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.601       4.582         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.969 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.969         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_304/Y3                   td                    0.380       5.349 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.444       5.793         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_138_316/Y3                   td                    0.505       6.298 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.829       7.127         _N10             
 CLMA_138_284/Y0                   td                    0.164       7.291 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.715       8.006         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_304/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE

 Data arrival time                                                   8.006         Logic Levels: 6  
                                                                                   Logic: 3.276ns(47.465%), Route: 3.626ns(52.535%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_312/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.481    1000.481         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CLK
 clock pessimism                                         0.000    1000.481                          
 clock uncertainty                                      -0.050    1000.431                          

 Setup time                                             -0.277    1000.154                          

 Data required time                                               1000.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.154                          
 Data arrival time                                                  -8.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.148                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.625  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.104
  Launch Clock Delay      :  0.479
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.479       0.479         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_146_296/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMA_146_296/Q2                   tco                   0.223       0.702 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=54)       0.369       1.071         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMA_126_284/C4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.071         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.669%), Route: 0.369ns(62.331%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.104       1.104         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.104                          
 clock uncertainty                                       0.000       1.104                          

 Hold time                                              -0.082       1.022                          

 Data required time                                                  1.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.022                          
 Data arrival time                                                  -1.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.049                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[24]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.248
  Launch Clock Delay      :  0.726
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.726       0.726         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q/CLK

 CLMA_130_288/Q0                   tco                   0.223       0.949 f       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q/Q
                                   net (fanout=4)        0.281       1.230         top_dht22_inst/DHT22_drive_inst/data_temp [32]
 CLMA_126_280/M0                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[24]/opit_0/D

 Data arrival time                                                   1.230         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.246%), Route: 0.281ns(55.754%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.248       1.248         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_280/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[24]/opit_0/CLK
 clock pessimism                                        -0.067       1.181                          
 clock uncertainty                                       0.000       1.181                          

 Hold time                                              -0.016       1.165                          

 Data required time                                                  1.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.165                          
 Data arrival time                                                  -1.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.065                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[2]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.878
  Launch Clock Delay      :  0.470
  Clock Pessimism Removal :  -0.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.470       0.470         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_138_301/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_301/Q0                   tco                   0.223       0.693 f       top_dht22_inst/DHT22_drive_inst/data_temp[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.245       0.938         top_dht22_inst/DHT22_drive_inst/data_temp [10]
 CLMA_134_300/AD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[2]/opit_0/D

 Data arrival time                                                   0.938         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.878       0.878         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_134_300/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[2]/opit_0/CLK
 clock pessimism                                        -0.066       0.812                          
 clock uncertainty                                       0.000       0.812                          

 Hold time                                               0.033       0.845                          

 Data required time                                                  0.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.845                          
 Data arrival time                                                  -0.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.093                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.415
  Launch Clock Delay      :  0.676
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.676       0.676         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_341/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_98_341/Q0                    tco                   0.261       0.937 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.463       1.400         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_102_332/Y0                   td                    0.387       1.787 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.431       2.218         top_dht22_inst/HEX8_inst/_N24656
 CLMA_98_332/A4                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.218         Logic Levels: 1  
                                                                                   Logic: 0.648ns(42.023%), Route: 0.894ns(57.977%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_337/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.415    1000.415         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.415                          
 clock uncertainty                                      -0.050    1000.365                          

 Setup time                                             -0.130    1000.235                          

 Data required time                                               1000.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.235                          
 Data arrival time                                                  -2.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.017                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.415
  Launch Clock Delay      :  0.676
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.676       0.676         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_341/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_98_341/Y2                    tco                   0.325       1.001 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=5)        0.435       1.436         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_98_333/Y1                    td                    0.276       1.712 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.264       1.976         top_dht22_inst/HEX8_inst/_N25024
 CLMA_98_332/A3                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.976         Logic Levels: 1  
                                                                                   Logic: 0.601ns(46.231%), Route: 0.699ns(53.769%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_337/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.415    1000.415         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.415                          
 clock uncertainty                                      -0.050    1000.365                          

 Setup time                                             -0.349    1000.016                          

 Data required time                                               1000.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.016                          
 Data arrival time                                                  -1.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.040                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.415
  Launch Clock Delay      :  0.676
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.676       0.676         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_341/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_98_341/Q3                    tco                   0.261       0.937 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.433       1.370         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_98_333/Y0                    td                    0.282       1.652 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=6)        0.265       1.917         top_dht22_inst/HEX8_inst/_N24899
 CLMA_98_332/A2                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.917         Logic Levels: 1  
                                                                                   Logic: 0.543ns(43.755%), Route: 0.698ns(56.245%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_337/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.415    1000.415         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.415                          
 clock uncertainty                                      -0.050    1000.365                          

 Setup time                                             -0.353    1000.012                          

 Data required time                                               1000.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.012                          
 Data arrival time                                                  -1.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.095                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.676
  Launch Clock Delay      :  0.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.415       0.415         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_98_332/Q2                    tco                   0.223       0.638 f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.253       0.891         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_98_341/M3                                                            f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D

 Data arrival time                                                   0.891         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.676       0.676         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_341/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.676                          
 clock uncertainty                                       0.000       0.676                          

 Hold time                                              -0.016       0.660                          

 Data required time                                                  0.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.660                          
 Data arrival time                                                  -0.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.676
  Launch Clock Delay      :  0.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.415       0.415         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_332/Q0                    tco                   0.223       0.638 f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.254       0.892         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_98_341/M1                                                            f       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D

 Data arrival time                                                   0.892         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.751%), Route: 0.254ns(53.249%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.676       0.676         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_341/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.676                          
 clock uncertainty                                       0.000       0.676                          

 Hold time                                              -0.016       0.660                          

 Data required time                                                  0.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.660                          
 Data arrival time                                                  -0.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.538
  Launch Clock Delay      :  0.415
  Clock Pessimism Removal :  -0.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.415       0.415         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_332/Q0                    tco                   0.223       0.638 f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.145       0.783         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_98_332/A0                                                            f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   0.783         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.538       0.538         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.123       0.415                          
 clock uncertainty                                       0.000       0.415                          

 Hold time                                              -0.125       0.290                          

 Data required time                                                  0.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.290                          
 Data arrival time                                                  -0.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_13/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      1.554       2.910         nt_rst           
 CLMA_106_80/Y1                    td                    0.377       3.287 r       gpio_0/N66[15]/gateop/F
                                   net (fanout=3)        0.587       3.874         _N16992          
 CLMA_102_88/Y0                    td                    0.387       4.261 r       u_rib/N70_8[15]_2/gateop/F
                                   net (fanout=1)        0.788       5.049         u_rib/_N27940    
 CLMA_114_96/Y3                    td                    0.276       5.325 r       u_rib/N70_8[15]/gateop_perm/Z
                                   net (fanout=3)        1.128       6.453         _N8566           
 CLMA_114_136/Y1                   td                    0.276       6.729 r       u_rib/m0_data_o_1[15]/gateop/Z
                                   net (fanout=4)        1.063       7.792         _N21067          
 CLMA_118_157/Y0                   td                    0.211       8.003 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.658       8.661         u_tinyriscv/u_ex/N391 [31]
 CLMA_126_140/Y0                   td                    0.282       8.943 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.261       9.204         u_tinyriscv/u_ex/_N16383
 CLMA_126_140/Y1                   td                    0.207       9.411 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.572      10.983         u_tinyriscv/u_ex/_N20901
 CLMA_126_200/Y6AB                 td                    0.166      11.149 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        1.322      12.471         u_tinyriscv/_N16511
 CLMA_66_204/Y3                    td                    0.276      12.747 r       u_tinyriscv/u_ex/N37_66/gateop_perm/Z
                                   net (fanout=3)        1.071      13.818         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_58_141/Y1                    td                    0.276      14.094 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        2.142      16.236         u_tinyriscv/u_regs/N79 [13]
 CLMS_66_213/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WD

 Data arrival time                                                  16.236         Logic Levels: 12 
                                                                                   Logic: 3.945ns(24.298%), Route: 12.291ns(75.702%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_21/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      1.554       2.910         nt_rst           
 CLMA_106_80/Y1                    td                    0.377       3.287 r       gpio_0/N66[15]/gateop/F
                                   net (fanout=3)        0.587       3.874         _N16992          
 CLMA_102_88/Y0                    td                    0.387       4.261 r       u_rib/N70_8[15]_2/gateop/F
                                   net (fanout=1)        0.788       5.049         u_rib/_N27940    
 CLMA_114_96/Y3                    td                    0.276       5.325 r       u_rib/N70_8[15]/gateop_perm/Z
                                   net (fanout=3)        1.128       6.453         _N8566           
 CLMA_114_136/Y1                   td                    0.276       6.729 r       u_rib/m0_data_o_1[15]/gateop/Z
                                   net (fanout=4)        1.063       7.792         _N21067          
 CLMA_118_157/Y0                   td                    0.211       8.003 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.266       8.269         u_tinyriscv/u_ex/N391 [31]
 CLMA_118_156/Y1                   td                    0.209       8.478 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.599       9.077         u_tinyriscv/u_ex/_N16353
 CLMA_118_169/Y2                   td                    0.213       9.290 r       u_tinyriscv/u_ex/reg_wdata_34[21]_1/gateop/F
                                   net (fanout=1)        1.476      10.766         u_tinyriscv/u_ex/_N20893
 CLMA_126_232/Y6AB                 td                    0.166      10.932 r       u_tinyriscv/u_ex/reg_wdata_35[21]_muxf6/F
                                   net (fanout=6)        1.409      12.341         u_tinyriscv/_N16519
 CLMA_78_216/Y3                    td                    0.276      12.617 r       u_tinyriscv/u_ex/N37_87/gateop_perm/Z
                                   net (fanout=3)        1.083      13.700         u_tinyriscv/ex_reg_wdata_o [21]
 CLMA_78_164/Y3                    td                    0.381      14.081 r       u_tinyriscv/u_regs/N79[21]/gateop_perm/Z
                                   net (fanout=6)        1.877      15.958         u_tinyriscv/u_regs/N79 [21]
 CLMS_86_249/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_21/gateop/WD

 Data arrival time                                                  15.958         Logic Levels: 12 
                                                                                   Logic: 3.983ns(24.959%), Route: 11.975ns(75.041%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_18/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      1.554       2.910         nt_rst           
 CLMA_106_80/Y1                    td                    0.377       3.287 r       gpio_0/N66[15]/gateop/F
                                   net (fanout=3)        0.587       3.874         _N16992          
 CLMA_102_88/Y0                    td                    0.387       4.261 r       u_rib/N70_8[15]_2/gateop/F
                                   net (fanout=1)        0.788       5.049         u_rib/_N27940    
 CLMA_114_96/Y3                    td                    0.276       5.325 r       u_rib/N70_8[15]/gateop_perm/Z
                                   net (fanout=3)        1.128       6.453         _N8566           
 CLMA_114_136/Y1                   td                    0.276       6.729 r       u_rib/m0_data_o_1[15]/gateop/Z
                                   net (fanout=4)        1.063       7.792         _N21067          
 CLMA_118_157/Y0                   td                    0.211       8.003 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.266       8.269         u_tinyriscv/u_ex/N391 [31]
 CLMA_118_156/Y1                   td                    0.209       8.478 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.491       8.969         u_tinyriscv/u_ex/_N16353
 CLMA_126_156/Y0                   td                    0.211       9.180 r       u_tinyriscv/u_ex/reg_wdata_34[18]_1/gateop/F
                                   net (fanout=1)        0.833      10.013         u_tinyriscv/u_ex/_N20896
 CLMA_126_212/Y6AB                 td                    0.166      10.179 r       u_tinyriscv/u_ex/reg_wdata_35[18]_muxf6/F
                                   net (fanout=6)        1.658      11.837         u_tinyriscv/_N16516
 CLMA_66_240/Y3                    td                    0.276      12.113 r       u_tinyriscv/u_ex/N37_78/gateop_perm/Z
                                   net (fanout=3)        1.982      14.095         u_tinyriscv/ex_reg_wdata_o [18]
 CLMA_50_137/Y0                    td                    0.164      14.259 r       u_tinyriscv/u_regs/N79[18]/gateop_perm/Z
                                   net (fanout=6)        1.620      15.879         u_tinyriscv/u_regs/N79 [18]
 CLMS_46_205/BD                                                            r       u_tinyriscv/u_regs/regs_1_1_18/gateop/WD

 Data arrival time                                                  15.879         Logic Levels: 12 
                                                                                   Logic: 3.764ns(23.704%), Route: 12.115ns(76.296%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[4]/opit_0_inv_MUX4TO1Q/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      0.418       1.592         nt_rst           
 CLMA_126_104/RS                                                           r       gpio_0/gpio_data[4]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   1.592         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.636%), Route: 0.563ns(35.364%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_pwm/pwm_out_3/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      0.418       1.592         nt_rst           
 CLMA_126_104/RS                                                           r       u_pwm/pwm_out_3/opit_0_inv/RS

 Data arrival time                                                   1.592         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.636%), Route: 0.563ns(35.364%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_ctrl[8]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      0.418       1.592         nt_rst           
 CLMA_126_104/RSCO                 td                    0.113       1.705 f       u_pwm/pwm_out_3/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       1.705         _N26             
 CLMA_126_108/RSCI                                                         f       gpio_0/gpio_ctrl[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.705         Logic Levels: 3  
                                                                                   Logic: 1.142ns(66.979%), Route: 0.563ns(33.021%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/A0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.149
  Launch Clock Delay      :  4.947
  Clock Pessimism Removal :  0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.404     503.528         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.528 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.419     504.947         ntclkbufg_0      
 CLMA_50_65/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_50_65/Q0                     tco                   0.193     505.140 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.584     505.724         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_52/Y0                     td                    0.310     506.034 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.508     506.542         u_jtag_top/u_jtag_driver/_N13374
 CLMA_50_65/Y1                     td                    0.135     506.677 r       u_jtag_top/u_jtag_driver/N230_20[38]_3/gateop_perm/Z
                                   net (fanout=24)       0.618     507.295         u_jtag_top/u_jtag_driver/_N24895
 CLMA_38_72/C0                                                             r       u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/A0

 Data arrival time                                                 507.295         Logic Levels: 2  
                                                                                   Logic: 0.638ns(27.172%), Route: 1.710ns(72.828%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.960    1002.896         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.896 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.253    1004.149         ntclkbufg_0      
 CLMA_38_72/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.798    1004.947                          
 clock uncertainty                                      -0.050    1004.897                          

 Setup time                                             -0.147    1004.750                          

 Data required time                                               1004.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.750                          
 Data arrival time                                                -507.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.150
  Launch Clock Delay      :  4.947
  Clock Pessimism Removal :  0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.404     503.528         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.528 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.419     504.947         ntclkbufg_0      
 CLMA_50_65/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_50_65/Q0                     tco                   0.193     505.140 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.584     505.724         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_52/Y0                     td                    0.310     506.034 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.508     506.542         u_jtag_top/u_jtag_driver/_N13374
 CLMA_50_65/Y1                     td                    0.135     506.677 r       u_jtag_top/u_jtag_driver/N230_20[38]_3/gateop_perm/Z
                                   net (fanout=24)       0.613     507.290         u_jtag_top/u_jtag_driver/_N24895
 CLMA_42_76/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.290         Logic Levels: 2  
                                                                                   Logic: 0.638ns(27.230%), Route: 1.705ns(72.770%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.960    1002.896         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.896 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.254    1004.150         ntclkbufg_0      
 CLMA_42_76/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.798    1004.948                          
 clock uncertainty                                      -0.050    1004.898                          

 Setup time                                             -0.111    1004.787                          

 Data required time                                               1004.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.787                          
 Data arrival time                                                -507.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.144
  Launch Clock Delay      :  4.947
  Clock Pessimism Removal :  0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.404     503.528         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.528 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.419     504.947         ntclkbufg_0      
 CLMA_50_65/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_50_65/Q0                     tco                   0.193     505.140 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.584     505.724         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_52/Y0                     td                    0.310     506.034 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.508     506.542         u_jtag_top/u_jtag_driver/_N13374
 CLMA_50_65/Y1                     td                    0.143     506.685 f       u_jtag_top/u_jtag_driver/N230_20[38]_3/gateop_perm/Z
                                   net (fanout=24)       0.579     507.264         u_jtag_top/u_jtag_driver/_N24895
 CLMA_38_52/AD                                                             f       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.264         Logic Levels: 2  
                                                                                   Logic: 0.646ns(27.881%), Route: 1.671ns(72.119%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.960    1002.896         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.896 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.248    1004.144         ntclkbufg_0      
 CLMA_38_52/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.798    1004.942                          
 clock uncertainty                                      -0.050    1004.892                          

 Setup time                                             -0.123    1004.769                          

 Data required time                                               1004.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.769                          
 Data arrival time                                                -507.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.727
  Launch Clock Delay      :  4.150
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.960       2.896         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.896 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.254       4.150         ntclkbufg_0      
 CLMA_42_76/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK

 CLMA_42_76/Q0                     tco                   0.198       4.348 r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.142       4.490         u_jtag_top/u_jtag_driver/shift_reg [19]
 CLMA_42_77/M1                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/D

 Data arrival time                                                   4.490         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.213       3.276         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.276 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.451       4.727         ntclkbufg_0      
 CLMA_42_77/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
 clock pessimism                                        -0.550       4.177                          
 clock uncertainty                                       0.000       4.177                          

 Hold time                                              -0.003       4.174                          

 Data required time                                                  4.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.174                          
 Data arrival time                                                  -4.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.733
  Launch Clock Delay      :  4.156
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.960       2.896         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.896 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.260       4.156         ntclkbufg_0      
 CLMA_30_48/CLK                                                            r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK

 CLMA_30_48/Q1                     tco                   0.198       4.354 r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/Q
                                   net (fanout=1)        0.141       4.495         u_jtag_top/u_jtag_driver/tx/ack_d
 CLMA_30_48/M1                                                             r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D

 Data arrival time                                                   4.495         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.213       3.276         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.276 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.457       4.733         ntclkbufg_0      
 CLMA_30_48/CLK                                                            r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/CLK
 clock pessimism                                        -0.576       4.157                          
 clock uncertainty                                       0.000       4.157                          

 Hold time                                              -0.003       4.154                          

 Data required time                                                  4.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.154                          
 Data arrival time                                                  -4.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.723
  Launch Clock Delay      :  4.147
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.960       2.896         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.896 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.251       4.147         ntclkbufg_0      
 CLMA_30_64/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/CLK

 CLMA_30_64/Q0                     tco                   0.198       4.345 r       u_jtag_top/u_jtag_driver/rx/req_d/opit_0_inv/Q
                                   net (fanout=1)        0.141       4.486         u_jtag_top/u_jtag_driver/rx/req_d
 CLMA_30_64/M1                                                             r       u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/D

 Data arrival time                                                   4.486         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.213       3.276         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.276 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.447       4.723         ntclkbufg_0      
 CLMA_30_64/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/req/opit_0_inv/CLK
 clock pessimism                                        -0.576       4.147                          
 clock uncertainty                                       0.000       4.147                          

 Hold time                                              -0.003       4.144                          

 Data required time                                                  4.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.144                          
 Data arrival time                                                  -4.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[24]/opit_0_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.116
  Launch Clock Delay      :  3.550
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.483       3.550         ntclkbufg_1      
 CLMA_50_293/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMA_50_293/Q1                    tco                   0.206       3.756 f       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=111)      3.304       7.060         u_tinyriscv/ie_inst_o [5]
 CLMA_130_145/Y2                   td                    0.132       7.192 r       u_tinyriscv/u_ex/mem_raddr_o_4/gateop_perm/Z
                                   net (fanout=10)       1.427       8.619         _N24835          
 CLMA_66_156/Y0                    td                    0.131       8.750 r       u_tinyriscv/u_ex/mem_req_1/gateop_perm/Z
                                   net (fanout=22)       1.079       9.829         _N16697          
 CLMA_98_149/Y0                    td                    0.131       9.960 r       u_rib/N446_1/gateop_perm/Z
                                   net (fanout=286)      1.939      11.899         u_rib/N446       
 CLMA_26_124/Y6CD                  td                    0.292      12.191 f       u_rib/N278_3[5]_muxf6/F
                                   net (fanout=1024)     3.314      15.505         _N7716           
 CLMS_26_333/Y0                    td                    0.308      15.813 r       u_ram/_ram_5_31/gateop/Z
                                   net (fanout=1)        0.709      16.522         u_ram/_N512      
 CLMA_26_304/Y1                    td                    0.412      16.934 f       u_ram/N6_33[31]_muxf7/F
                                   net (fanout=3)        2.752      19.686         _N15137          
 CLMA_94_144/Y2                    td                    0.173      19.859 r       u_rib/N70_3[31]/gateop_perm/Z
                                   net (fanout=1)        0.359      20.218         u_rib/_N8422     
 CLMA_94_140/Y0                    td                    0.169      20.387 r       u_rib/N70_8[31]_2/gateop/F
                                   net (fanout=1)        0.640      21.027         u_rib/_N27944    
 CLMA_114_140/Y1                   td                    0.221      21.248 r       u_rib/N70_8[31]/gateop_perm/Z
                                   net (fanout=2)        0.606      21.854         _N8582           
 CLMA_114_156/Y2                   td                    0.132      21.986 r       u_rib/m0_data_o_1[31]/gateop_perm/Z
                                   net (fanout=4)        0.673      22.659         _N21083          
 CLMA_118_157/Y0                   td                    0.171      22.830 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.246      23.076         u_tinyriscv/u_ex/N391 [31]
 CLMA_118_156/Y1                   td                    0.167      23.243 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.547      23.790         u_tinyriscv/u_ex/_N16353
 CLMA_126_152/Y2                   td                    0.171      23.961 r       u_tinyriscv/u_ex/reg_wdata_34[24]_1/gateop/F
                                   net (fanout=1)        0.366      24.327         u_tinyriscv/u_ex/_N20890
 CLMA_126_160/Y6AB                 td                    0.220      24.547 f       u_tinyriscv/u_ex/reg_wdata_35[24]_muxf6_perm/Z
                                   net (fanout=6)        1.915      26.462         u_tinyriscv/_N16522
 CLMA_42_156/Y6CD                  td                    0.169      26.631 r       u_tinyriscv/u_id/op1_o_12[24]_muxf6/F
                                   net (fanout=1)        0.466      27.097         u_tinyriscv/u_id/_N11573
 CLMA_46_160/Y2                    td                    0.193      27.290 f       u_tinyriscv/u_id/op1_o_13[24]/gateop_perm/Z
                                   net (fanout=1)        1.760      29.050         u_tinyriscv/u_id/_N11605
 CLMA_94_228/B1                                                            f       u_tinyriscv/u_id_ex/op1_ff/qout_r[24]/opit_0_L5Q_perm/L1

 Data arrival time                                                  29.050         Logic Levels: 16 
                                                                                   Logic: 3.398ns(13.325%), Route: 22.102ns(86.675%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.307    1003.116         ntclkbufg_1      
 CLMA_94_228/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258    1003.374                          
 clock uncertainty                                      -0.050    1003.324                          

 Setup time                                             -0.146    1003.178                          

 Data required time                                               1003.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.178                          
 Data arrival time                                                 -29.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_jump_ff/qout_r[1]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.059
  Launch Clock Delay      :  3.550
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.483       3.550         ntclkbufg_1      
 CLMA_50_293/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMA_50_293/Q1                    tco                   0.206       3.756 f       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=111)      3.304       7.060         u_tinyriscv/ie_inst_o [5]
 CLMA_130_145/Y2                   td                    0.132       7.192 r       u_tinyriscv/u_ex/mem_raddr_o_4/gateop_perm/Z
                                   net (fanout=10)       1.427       8.619         _N24835          
 CLMA_66_156/Y0                    td                    0.131       8.750 r       u_tinyriscv/u_ex/mem_req_1/gateop_perm/Z
                                   net (fanout=22)       1.079       9.829         _N16697          
 CLMA_98_149/Y0                    td                    0.131       9.960 r       u_rib/N446_1/gateop_perm/Z
                                   net (fanout=286)      2.054      12.014         u_rib/N446       
 CLMA_26_116/Y6CD                  td                    0.139      12.153 f       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2048)     4.005      16.158         _N7552           
 CLMS_66_297/Y0                    td                    0.226      16.384 r       u_rom/rom1_9_9/gateop/Z
                                   net (fanout=1)        1.101      17.485         u_rom/_N1182     
 CLMA_82_289/L7OUT                 td                    0.350      17.835 f       u_rom/N6_49[9]_muxf7/Fother
                                   net (fanout=1)        0.000      17.835         L7OUT9           
 CLMA_82_288/Y3                    td                    0.126      17.961 f       u_rom/N6_65[9]_muxf8/F
                                   net (fanout=1)        2.499      20.460         u_rom/_N14577    
 CLMA_82_156/Y1                    td                    0.135      20.595 r       u_rom/N6_66[9]/gateop_perm/Z
                                   net (fanout=3)        0.532      21.127         _N16926          
 CLMA_98_140/Y0                    td                    0.308      21.435 r       u_rib/m0_data_o_1[9]/gateop_perm/Z
                                   net (fanout=5)        0.558      21.993         _N21061          
 CLMA_118_148/Y0                   td                    0.308      22.301 r       u_tinyriscv/u_ex/N391_1[1]/gateop_perm/Z
                                   net (fanout=1)        0.599      22.900         u_tinyriscv/u_ex/_N10010
 CLMA_114_164/Y6AB                 td                    0.173      23.073 r       u_tinyriscv/u_ex/reg_wdata_32[1]_muxf6/F
                                   net (fanout=1)        0.486      23.559         u_tinyriscv/u_ex/_N16403
 CLMA_114_180/Y0                   td                    0.188      23.747 f       u_tinyriscv/u_ex/reg_wdata_35[1]/gateop/F
                                   net (fanout=1)        1.589      25.336         u_tinyriscv/u_ex/_N16499
 CLMA_82_256/Y1                    td                    0.165      25.501 r       u_tinyriscv/u_ex/reg_wdata_39[1]_1/gateop/F
                                   net (fanout=1)        0.243      25.744         u_tinyriscv/u_ex/reg_wdata [1]
 CLMA_82_256/Y2                    td                    0.141      25.885 f       u_tinyriscv/u_ex/N37_1/gateop_perm/Z
                                   net (fanout=3)        1.154      27.039         u_tinyriscv/ex_reg_wdata_o [1]
 CLMA_106_197/Y3                   td                    0.217      27.256 f       u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r[1]/opit_0_MUX4TO1Q/F
                                   net (fanout=3)        1.163      28.419         u_tinyriscv/u_regs/N33 [1]
 CLMA_42_193/Y1                    td                    0.221      28.640 r       u_tinyriscv/u_regs/N34[1]/gateop_perm/Z
                                   net (fanout=1)        0.356      28.996         u_tinyriscv/regs_rdata1_o [1]
 CLMA_42_196/B0                                                            r       u_tinyriscv/u_id_ex/op1_jump_ff/qout_r[1]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  28.996         Logic Levels: 16 
                                                                                   Logic: 3.297ns(12.957%), Route: 22.149ns(87.043%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.250    1003.059         ntclkbufg_1      
 CLMA_42_196/CLK                                                           r       u_tinyriscv/u_id_ex/op1_jump_ff/qout_r[1]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.258    1003.317                          
 clock uncertainty                                      -0.050    1003.267                          

 Setup time                                             -0.104    1003.163                          

 Data required time                                               1003.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.163                          
 Data arrival time                                                 -28.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.550
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.483       3.550         ntclkbufg_1      
 CLMA_50_293/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMA_50_293/Q1                    tco                   0.206       3.756 f       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=111)      3.304       7.060         u_tinyriscv/ie_inst_o [5]
 CLMA_130_145/Y2                   td                    0.132       7.192 r       u_tinyriscv/u_ex/mem_raddr_o_4/gateop_perm/Z
                                   net (fanout=10)       1.427       8.619         _N24835          
 CLMA_66_156/Y0                    td                    0.131       8.750 r       u_tinyriscv/u_ex/mem_req_1/gateop_perm/Z
                                   net (fanout=22)       1.079       9.829         _N16697          
 CLMA_98_149/Y0                    td                    0.131       9.960 r       u_rib/N446_1/gateop_perm/Z
                                   net (fanout=286)      2.054      12.014         u_rib/N446       
 CLMA_26_116/Y6CD                  td                    0.139      12.153 f       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2048)     4.005      16.158         _N7552           
 CLMS_66_297/Y0                    td                    0.226      16.384 r       u_rom/rom1_9_9/gateop/Z
                                   net (fanout=1)        1.101      17.485         u_rom/_N1182     
 CLMA_82_289/L7OUT                 td                    0.350      17.835 f       u_rom/N6_49[9]_muxf7/Fother
                                   net (fanout=1)        0.000      17.835         L7OUT9           
 CLMA_82_288/Y3                    td                    0.126      17.961 f       u_rom/N6_65[9]_muxf8/F
                                   net (fanout=1)        2.499      20.460         u_rom/_N14577    
 CLMA_82_156/Y1                    td                    0.135      20.595 r       u_rom/N6_66[9]/gateop_perm/Z
                                   net (fanout=3)        0.532      21.127         _N16926          
 CLMA_98_140/Y0                    td                    0.308      21.435 r       u_rib/m0_data_o_1[9]/gateop_perm/Z
                                   net (fanout=5)        0.558      21.993         _N21061          
 CLMA_118_148/Y0                   td                    0.308      22.301 r       u_tinyriscv/u_ex/N391_1[1]/gateop_perm/Z
                                   net (fanout=1)        0.599      22.900         u_tinyriscv/u_ex/_N10010
 CLMA_114_164/Y6AB                 td                    0.173      23.073 r       u_tinyriscv/u_ex/reg_wdata_32[1]_muxf6/F
                                   net (fanout=1)        0.486      23.559         u_tinyriscv/u_ex/_N16403
 CLMA_114_180/Y0                   td                    0.188      23.747 f       u_tinyriscv/u_ex/reg_wdata_35[1]/gateop/F
                                   net (fanout=1)        1.589      25.336         u_tinyriscv/u_ex/_N16499
 CLMA_82_256/Y1                    td                    0.165      25.501 r       u_tinyriscv/u_ex/reg_wdata_39[1]_1/gateop/F
                                   net (fanout=1)        0.243      25.744         u_tinyriscv/u_ex/reg_wdata [1]
 CLMA_82_256/Y2                    td                    0.141      25.885 f       u_tinyriscv/u_ex/N37_1/gateop_perm/Z
                                   net (fanout=3)        1.154      27.039         u_tinyriscv/ex_reg_wdata_o [1]
 CLMA_106_197/Y3                   td                    0.221      27.260 r       u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r[1]/opit_0_MUX4TO1Q/F
                                   net (fanout=3)        1.060      28.320         u_tinyriscv/u_regs/N33 [1]
 CLMA_66_192/Y6AB                  td                    0.135      28.455 r       u_tinyriscv/u_id/op1_o_13[1]_muxf6/F
                                   net (fanout=1)        0.574      29.029         u_tinyriscv/u_id/_N11582
 CLMA_66_192/C4                                                            r       u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                  29.029         Logic Levels: 16 
                                                                                   Logic: 3.215ns(12.618%), Route: 22.264ns(87.382%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.266    1003.075         ntclkbufg_1      
 CLMA_66_192/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258    1003.333                          
 clock uncertainty                                      -0.050    1003.283                          

 Setup time                                             -0.073    1003.210                          

 Data required time                                               1003.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.210                          
 Data arrival time                                                 -29.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mcause[15]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.617
  Launch Clock Delay      :  3.141
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.332       3.141         ntclkbufg_1      
 CLMA_10_244/CLK                                                           r       u_tinyriscv/u_clint/data_o[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_10_244/Q0                    tco                   0.197       3.338 f       u_tinyriscv/u_clint/data_o[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.110       3.448         u_tinyriscv/clint_data_o [15]
 CLMA_10_252/A0                                                            f       u_tinyriscv/u_csr_reg/mcause[15]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.448         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.550       3.617         ntclkbufg_1      
 CLMA_10_252/CLK                                                           r       u_tinyriscv/u_csr_reg/mcause[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.359                          
 clock uncertainty                                       0.000       3.359                          

 Hold time                                              -0.082       3.277                          

 Data required time                                                  3.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.277                          
 Data arrival time                                                  -3.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_div/count[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_div/count[13]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.294       3.103         ntclkbufg_1      
 CLMA_86_316/CLK                                                           r       u_tinyriscv/u_div/count[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_316/Q1                    tco                   0.197       3.300 f       u_tinyriscv/u_div/count[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.138       3.438         u_tinyriscv/u_div/count [14]
 CLMA_78_316/B1                                                            f       u_tinyriscv/u_div/count[13]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.438         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.501       3.568         ntclkbufg_1      
 CLMA_78_316/CLK                                                           r       u_tinyriscv/u_div/count[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.310                          
 clock uncertainty                                       0.000       3.310                          

 Hold time                                              -0.112       3.198                          

 Data required time                                                  3.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.198                          
 Data arrival time                                                  -3.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_reg_wdata[11]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.315       3.124         ntclkbufg_1      
 CLMA_54_120/CLK                                                           r       u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_120/Q2                    tco                   0.198       3.322 r       u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.246       3.568         u_jtag_top/u_jtag_dm/data0 [11]
 CLMA_50_124/M2                                                            r       u_jtag_top/u_jtag_dm/dm_reg_wdata[11]/opit_0_inv/D

 Data arrival time                                                   3.568         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.508       3.575         ntclkbufg_1      
 CLMA_50_124/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[11]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.317                          
 clock uncertainty                                       0.000       3.317                          

 Hold time                                              -0.003       3.314                          

 Data required time                                                  3.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.314                          
 Data arrival time                                                  -3.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.459  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.401
  Launch Clock Delay      :  0.860
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.860       0.860         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_284/Q2                   tco                   0.209       1.069 r       top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.477       1.546         top_dht22_inst/DHT22_drive_inst/data_temp [33]
                                                         0.307       1.853 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.853         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_134_280/Y3                   td                    0.305       2.158 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.357       2.515         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_292/COUT                 td                    0.346       2.861 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.861         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_296/Y1                   td                    0.305       3.166 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.492       3.658         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.968 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.968         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_304/Y3                   td                    0.305       4.273 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.376       4.649         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_138_316/Y3                   td                    0.405       5.054 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.634       5.688         _N10             
 CLMA_138_284/Y0                   td                    0.131       5.819 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.569       6.388         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_304/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CE

 Data arrival time                                                   6.388         Logic Levels: 6  
                                                                                   Logic: 2.623ns(47.449%), Route: 2.905ns(52.551%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_312/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.401    1000.401         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CLK
 clock pessimism                                         0.000    1000.401                          
 clock uncertainty                                      -0.050    1000.351                          

 Setup time                                             -0.223    1000.128                          

 Data required time                                               1000.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.128                          
 Data arrival time                                                  -6.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.740                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.459  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.401
  Launch Clock Delay      :  0.860
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.860       0.860         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_284/Q2                   tco                   0.209       1.069 r       top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.477       1.546         top_dht22_inst/DHT22_drive_inst/data_temp [33]
                                                         0.307       1.853 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.853         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_134_280/Y3                   td                    0.305       2.158 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.357       2.515         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_292/COUT                 td                    0.346       2.861 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.861         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_296/Y1                   td                    0.305       3.166 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.492       3.658         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.968 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.968         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_304/Y3                   td                    0.305       4.273 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.376       4.649         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_138_316/Y3                   td                    0.405       5.054 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.634       5.688         _N10             
 CLMA_138_284/Y0                   td                    0.131       5.819 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.569       6.388         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_304/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE

 Data arrival time                                                   6.388         Logic Levels: 6  
                                                                                   Logic: 2.623ns(47.449%), Route: 2.905ns(52.551%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_312/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.401    1000.401         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CLK
 clock pessimism                                         0.000    1000.401                          
 clock uncertainty                                      -0.050    1000.351                          

 Setup time                                             -0.223    1000.128                          

 Data required time                                               1000.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.128                          
 Data arrival time                                                  -6.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.740                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[8]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.459  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.401
  Launch Clock Delay      :  0.860
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.860       0.860         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_284/Q2                   tco                   0.209       1.069 r       top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.477       1.546         top_dht22_inst/DHT22_drive_inst/data_temp [33]
                                                         0.307       1.853 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.853         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_134_280/Y3                   td                    0.305       2.158 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.357       2.515         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_292/COUT                 td                    0.346       2.861 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.861         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_296/Y1                   td                    0.305       3.166 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.492       3.658         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.968 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.968         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_304/Y3                   td                    0.305       4.273 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.376       4.649         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_138_316/Y3                   td                    0.405       5.054 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.634       5.688         _N10             
 CLMA_138_284/Y0                   td                    0.131       5.819 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.569       6.388         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_304/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[8]/opit_0/CE

 Data arrival time                                                   6.388         Logic Levels: 6  
                                                                                   Logic: 2.623ns(47.449%), Route: 2.905ns(52.551%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_312/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.401    1000.401         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[8]/opit_0/CLK
 clock pessimism                                         0.000    1000.401                          
 clock uncertainty                                      -0.050    1000.351                          

 Setup time                                             -0.223    1000.128                          

 Data required time                                               1000.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.128                          
 Data arrival time                                                  -6.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.740                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[2]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.665
  Launch Clock Delay      :  0.393
  Clock Pessimism Removal :  -0.010

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.393       0.393         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_138_301/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_301/Q0                   tco                   0.197       0.590 f       top_dht22_inst/DHT22_drive_inst/data_temp[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.235       0.825         top_dht22_inst/DHT22_drive_inst/data_temp [10]
 CLMA_134_300/AD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[2]/opit_0/D

 Data arrival time                                                   0.825         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.665       0.665         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_134_300/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[2]/opit_0/CLK
 clock pessimism                                        -0.010       0.655                          
 clock uncertainty                                       0.000       0.655                          

 Hold time                                               0.028       0.683                          

 Data required time                                                  0.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.683                          
 Data arrival time                                                  -0.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.461  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.860
  Launch Clock Delay      :  0.399
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.399       0.399         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_146_296/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMA_146_296/Q2                   tco                   0.197       0.596 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=54)       0.355       0.951         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMA_126_284/C4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.951         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.688%), Route: 0.355ns(64.312%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.860       0.860         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       0.860                          
 clock uncertainty                                       0.000       0.860                          

 Hold time                                              -0.056       0.804                          

 Data required time                                                  0.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.804                          
 Data arrival time                                                  -0.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.147                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[24]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.943
  Launch Clock Delay      :  0.609
  Clock Pessimism Removal :  -0.031

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.609       0.609         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q/CLK

 CLMA_130_288/Q0                   tco                   0.198       0.807 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q/Q
                                   net (fanout=4)        0.257       1.064         top_dht22_inst/DHT22_drive_inst/data_temp [32]
 CLMA_126_280/M0                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[24]/opit_0/D

 Data arrival time                                                   1.064         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.516%), Route: 0.257ns(56.484%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_312/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.943       0.943         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_280/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[24]/opit_0/CLK
 clock pessimism                                        -0.031       0.912                          
 clock uncertainty                                       0.000       0.912                          

 Hold time                                              -0.003       0.909                          

 Data required time                                                  0.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.909                          
 Data arrival time                                                  -1.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.155                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.360
  Launch Clock Delay      :  0.518
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.518       0.518         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_341/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_98_341/Y2                    tco                   0.295       0.813 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=5)        0.372       1.185         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_98_333/Y1                    td                    0.221       1.406 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.243       1.649         top_dht22_inst/HEX8_inst/_N25024
 CLMA_98_332/A3                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.649         Logic Levels: 1  
                                                                                   Logic: 0.516ns(45.623%), Route: 0.615ns(54.377%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_337/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.360    1000.360         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.360                          
 clock uncertainty                                      -0.050    1000.310                          

 Setup time                                             -0.221    1000.089                          

 Data required time                                               1000.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.089                          
 Data arrival time                                                  -1.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.440                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.360
  Launch Clock Delay      :  0.518
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.518       0.518         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_341/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_98_341/Q0                    tco                   0.209       0.727 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.363       1.090         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_102_332/Y0                   td                    0.310       1.400 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.362       1.762         top_dht22_inst/HEX8_inst/_N24656
 CLMA_98_332/A4                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.762         Logic Levels: 1  
                                                                                   Logic: 0.519ns(41.720%), Route: 0.725ns(58.280%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_337/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.360    1000.360         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.360                          
 clock uncertainty                                      -0.050    1000.310                          

 Setup time                                             -0.071    1000.239                          

 Data required time                                               1000.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.239                          
 Data arrival time                                                  -1.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.477                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.360
  Launch Clock Delay      :  0.518
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.518       0.518         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_341/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_98_341/Q3                    tco                   0.209       0.727 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.369       1.096         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_98_333/Y0                    td                    0.226       1.322 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=6)        0.244       1.566         top_dht22_inst/HEX8_inst/_N24899
 CLMA_98_332/A2                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.566         Logic Levels: 1  
                                                                                   Logic: 0.435ns(41.508%), Route: 0.613ns(58.492%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_337/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.360    1000.360         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.360                          
 clock uncertainty                                      -0.050    1000.310                          

 Setup time                                             -0.225    1000.085                          

 Data required time                                               1000.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.085                          
 Data arrival time                                                  -1.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.519                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.518
  Launch Clock Delay      :  0.360
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.360       0.360         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_98_332/Q2                    tco                   0.198       0.558 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.250       0.808         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_98_341/M3                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D

 Data arrival time                                                   0.808         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.196%), Route: 0.250ns(55.804%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.518       0.518         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_341/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.518                          
 clock uncertainty                                       0.000       0.518                          

 Hold time                                              -0.003       0.515                          

 Data required time                                                  0.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.515                          
 Data arrival time                                                  -0.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.518
  Launch Clock Delay      :  0.360
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.360       0.360         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_332/Q0                    tco                   0.198       0.558 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.255       0.813         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_98_341/M1                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D

 Data arrival time                                                   0.813         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.709%), Route: 0.255ns(56.291%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.518       0.518         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_341/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.518                          
 clock uncertainty                                       0.000       0.518                          

 Hold time                                              -0.003       0.515                          

 Data required time                                                  0.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.515                          
 Data arrival time                                                  -0.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.441
  Launch Clock Delay      :  0.360
  Clock Pessimism Removal :  -0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.360       0.360         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_332/Q0                    tco                   0.197       0.557 f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.140       0.697         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_98_332/A0                                                            f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   0.697         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.457%), Route: 0.140ns(41.543%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_337/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.441       0.441         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_98_332/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.081       0.360                          
 clock uncertainty                                       0.000       0.360                          

 Hold time                                              -0.082       0.278                          

 Data required time                                                  0.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.278                          
 Data arrival time                                                  -0.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_0/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      2.473       3.658         nt_rst           
 CLMA_46_120/Y0                    td                    0.310       3.968 r       u_ram/N6_34[16]/gateop_perm/Z
                                   net (fanout=3)        0.472       4.440         _N16901          
 CLMA_54_120/Y1                    td                    0.135       4.575 r       u_rib/N70_4[16]/gateop_perm/Z
                                   net (fanout=1)        0.514       5.089         u_rib/_N19743    
 CLMA_66_120/Y2                    td                    0.227       5.316 r       u_rib/m0_data_o_1[16]_1/gateop/F
                                   net (fanout=4)        1.577       6.893         _N21068          
 CLMA_118_156/Y0                   td                    0.226       7.119 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.364       7.483         u_tinyriscv/u_ex/_N16306
 CLMA_118_164/Y6AB                 td                    0.182       7.665 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=6)        1.766       9.431         u_tinyriscv/_N16498
 CLMA_82_257/Y0                    td                    0.131       9.562 r       u_tinyriscv/u_ex/reg_wdata_37[0]/gateop_perm/Z
                                   net (fanout=1)        0.241       9.803         u_tinyriscv/u_ex/_N16562
 CLMA_82_256/Y0                    td                    0.139       9.942 f       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.729      11.671         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_78_144/Y0                    td                    0.139      11.810 f       u_tinyriscv/u_regs/N79[0]/gateop_perm/Z
                                   net (fanout=6)        1.301      13.111         u_tinyriscv/u_regs/N79 [0]
 CLMS_102_197/AD                                                           f       u_tinyriscv/u_regs/regs_1_1_0/gateop/WD

 Data arrival time                                                  13.111         Logic Levels: 10 
                                                                                   Logic: 2.529ns(19.289%), Route: 10.582ns(80.711%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_0/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      2.473       3.658         nt_rst           
 CLMA_46_120/Y0                    td                    0.310       3.968 r       u_ram/N6_34[16]/gateop_perm/Z
                                   net (fanout=3)        0.472       4.440         _N16901          
 CLMA_54_120/Y1                    td                    0.135       4.575 r       u_rib/N70_4[16]/gateop_perm/Z
                                   net (fanout=1)        0.514       5.089         u_rib/_N19743    
 CLMA_66_120/Y2                    td                    0.227       5.316 r       u_rib/m0_data_o_1[16]_1/gateop/F
                                   net (fanout=4)        1.577       6.893         _N21068          
 CLMA_118_156/Y0                   td                    0.226       7.119 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.364       7.483         u_tinyriscv/u_ex/_N16306
 CLMA_118_164/Y6AB                 td                    0.182       7.665 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=6)        1.766       9.431         u_tinyriscv/_N16498
 CLMA_82_257/Y0                    td                    0.131       9.562 r       u_tinyriscv/u_ex/reg_wdata_37[0]/gateop_perm/Z
                                   net (fanout=1)        0.241       9.803         u_tinyriscv/u_ex/_N16562
 CLMA_82_256/Y0                    td                    0.139       9.942 f       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.729      11.671         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_78_144/Y0                    td                    0.139      11.810 f       u_tinyriscv/u_regs/N79[0]/gateop_perm/Z
                                   net (fanout=6)        1.193      13.003         u_tinyriscv/u_regs/N79 [0]
 CLMS_94_181/BD                                                            f       u_tinyriscv/u_regs/regs_1_0_0/gateop/WD

 Data arrival time                                                  13.003         Logic Levels: 10 
                                                                                   Logic: 2.529ns(19.449%), Route: 10.474ns(80.551%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_21/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      1.201       2.386         nt_rst           
 CLMA_106_80/Y1                    td                    0.302       2.688 r       gpio_0/N66[15]/gateop/F
                                   net (fanout=3)        0.479       3.167         _N16992          
 CLMA_102_88/Y0                    td                    0.310       3.477 r       u_rib/N70_8[15]_2/gateop/F
                                   net (fanout=1)        0.630       4.107         u_rib/_N27940    
 CLMA_114_96/Y3                    td                    0.221       4.328 r       u_rib/N70_8[15]/gateop_perm/Z
                                   net (fanout=3)        0.877       5.205         _N8566           
 CLMA_114_136/Y1                   td                    0.221       5.426 r       u_rib/m0_data_o_1[15]/gateop/Z
                                   net (fanout=4)        0.825       6.251         _N21067          
 CLMA_118_157/Y0                   td                    0.169       6.420 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.246       6.666         u_tinyriscv/u_ex/N391 [31]
 CLMA_118_156/Y1                   td                    0.167       6.833 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.493       7.326         u_tinyriscv/u_ex/_N16353
 CLMA_118_169/Y2                   td                    0.189       7.515 f       u_tinyriscv/u_ex/reg_wdata_34[21]_1/gateop/F
                                   net (fanout=1)        1.384       8.899         u_tinyriscv/u_ex/_N20893
 CLMA_126_232/Y6AB                 td                    0.133       9.032 r       u_tinyriscv/u_ex/reg_wdata_35[21]_muxf6/F
                                   net (fanout=6)        1.156      10.188         u_tinyriscv/_N16519
 CLMA_78_216/Y3                    td                    0.217      10.405 f       u_tinyriscv/u_ex/N37_87/gateop_perm/Z
                                   net (fanout=3)        0.838      11.243         u_tinyriscv/ex_reg_wdata_o [21]
 CLMA_78_164/Y3                    td                    0.286      11.529 f       u_tinyriscv/u_regs/N79[21]/gateop_perm/Z
                                   net (fanout=6)        1.453      12.982         u_tinyriscv/u_regs/N79 [21]
 CLMS_86_249/AD                                                            f       u_tinyriscv/u_regs/regs_1_1_21/gateop/WD

 Data arrival time                                                  12.982         Logic Levels: 12 
                                                                                   Logic: 3.255ns(25.073%), Route: 9.727ns(74.927%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[4]/opit_0_inv_MUX4TO1Q/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      0.389       1.386         nt_rst           
 CLMA_126_104/RS                                                           r       gpio_0/gpio_data[4]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   1.386         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.472%), Route: 0.534ns(38.528%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_pwm/pwm_out_3/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      0.389       1.386         nt_rst           
 CLMA_126_104/RS                                                           r       u_pwm/pwm_out_3/opit_0_inv/RS

 Data arrival time                                                   1.386         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.472%), Route: 0.534ns(38.528%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_ctrl[9]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=967)      0.389       1.386         nt_rst           
 CLMA_126_104/RSCO                 td                    0.100       1.486 f       u_pwm/pwm_out_3/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       1.486         _N26             
 CLMA_126_108/RSCI                                                         f       gpio_0/gpio_ctrl[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.486         Logic Levels: 3  
                                                                                   Logic: 0.952ns(64.065%), Route: 0.534ns(35.935%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 18.000 sec
Action report_timing: CPU time elapsed is 16.641 sec
Current time: Sun Oct 31 20:56:56 2021
Action report_timing: Peak memory pool usage is 497,643,520 bytes
Report timing is finished successfully.
