

================================================================
== Vivado HLS Report for 'decimate_strm'
================================================================
* Date:           Sun Aug 23 11:10:18 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        proj_hls_stream
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.935 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      376| 10.000 ns | 1.880 us |    2|  376|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- STREAM_LOOP_DECIMATE_LOOP  |        0|      374|         4|          1|          1| 0 ~ 372 |    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    154|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    111|    -|
|Register         |        0|      -|    206|     32|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    206|    297|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_fu_206_p2                     |     +    |      0|  0|  41|          34|          34|
    |add_ln144_fu_175_p2               |     +    |      0|  0|  21|          14|           1|
    |j_fu_218_p2                       |     +    |      0|  0|  12|           3|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln144_fu_170_p2              |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln148_fu_181_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln153_fu_212_p2              |   icmp   |      0|  0|   9|           3|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln148_1_fu_195_p3          |  select  |      0|  0|  34|           1|           1|
    |select_ln148_fu_187_p3            |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 154|          80|          65|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_0_i_reg_140                   |   9|          2|   34|         68|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_phi_mux_acc_0_i_phi_fu_144_p4  |   9|          2|   34|         68|
    |ap_phi_mux_j_0_i_phi_fu_132_p4    |   9|          2|    3|          6|
    |indvar_flatten_reg_117            |   9|          2|   14|         28|
    |j_0_i_reg_128                     |   9|          2|    3|          6|
    |strm_in_V_blk_n                   |   9|          2|    1|          2|
    |strm_out_V_blk_n                  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 111|         24|   94|        190|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_0_i_reg_140          |  34|   0|   34|          0|
    |acc_reg_253              |  34|   0|   34|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |icmp_ln144_reg_239       |   1|   0|    1|          0|
    |icmp_ln153_reg_259       |   1|   0|    1|          0|
    |indvar_flatten_reg_117   |  14|   0|   14|          0|
    |j_0_i_reg_128            |   3|   0|    3|          0|
    |j_reg_263                |   3|   0|    3|          0|
    |tmp_8_reg_234            |  12|   0|   14|          2|
    |tmp_reg_248              |  32|   0|   32|          0|
    |icmp_ln144_reg_239       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 206|  32|  145|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_start           |  in |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_done            | out |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_idle            | out |    1| ap_ctrl_hs | decimate_strm | return value |
|ap_ready           | out |    1| ap_ctrl_hs | decimate_strm | return value |
|strm_out_V_din     | out |   32|   ap_fifo  |   strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |   strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |   strm_out_V  |    pointer   |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V   |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V   |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V   |    pointer   |
|strm_len           |  in |   14|   ap_none  |    strm_len   |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

