###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Tue Mar  7 12:41:56 2023
#  Design:            riscv_steel_core
#  Command:           ccopt_design
###############################################################
Path 1: MET (1.734 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) csr_file_instance_RC_CG_HIER_INST9/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.140 (P)          0.351 (P)
          Arrival:=          9.818              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.818
     Launch Clock:-          5.009
        Data Path:-          3.075
            Slack:=          1.734
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                       (ns)    (ns)   Given     (ns)  
#                                                                                                         To           
#                                                                                                      Start           
#                                                                                                      Point           
#--------------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016       -    4.673  
  clock                                         -      -      -     (net)          38      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.145       -    4.819  
  CTS_320                                       -      -      -     (net)           8      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                  -      A->Q   F     BUX12          66  0.108   0.190       -    5.009  
  CTS_315                                       -      -      -     (net)          66      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST9/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.204   0.243   2.832    8.084  
  csr_file_instance_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST9/g12/B      -      B      F     AND2X1          1  0.104   0.000       -    8.084  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                   (ns)    (ns)  Given     (ns)  
#                                                                                                    To           
#                                                                                                 Start           
#                                                                                                 Point           
#---------------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.160   0.016      -    9.693  
  clock                                     -      -      -     (net)          38      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q               -      A->Q   R     BUX12           8  0.160   0.125      -    9.818  
  CTS_320                                   -      -      -     (net)           8      -       -      -        -  
  csr_file_instance_RC_CG_HIER_INST9/g12/A  -      A      R     AND2X1          8  0.113   0.002      -    9.818  
#---------------------------------------------------------------------------------------------------------------
Path 2: MET (1.900 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST7/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.141 (P)          0.338 (P)
          Arrival:=          9.818              4.996
 
Clock Gating Setup:-         0.000
    Required Time:=          9.818
     Launch Clock:-          4.996
        Data Path:-          2.922
            Slack:=          1.900
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                       (ns)    (ns)   Given     (ns)  
#                                                                                                         To           
#                                                                                                      Start           
#                                                                                                      Point           
#--------------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016       -    4.673  
  clock                                         -      -      -     (net)          38      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.145       -    4.819  
  CTS_320                                       -      -      -     (net)           8      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                  -      A->Q   F     BUX12          66  0.108   0.177       -    4.996  
  CTS_315                                       -      -      -     (net)          66      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST7/enl_reg/Q  -      D->Q   R     DLLQX1          1  0.200   0.197   2.725    7.918  
  csr_file_instance_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -       -        -  
  csr_file_instance_RC_CG_HIER_INST7/g12/B      -      B      R     AND2X2          1  0.111   0.000       -    7.918  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                   (ns)    (ns)  Given     (ns)  
#                                                                                                    To           
#                                                                                                 Start           
#                                                                                                 Point           
#---------------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.160   0.016      -    9.693  
  clock                                     -      -      -     (net)          38      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q               -      A->Q   R     BUX12           8  0.160   0.125      -    9.818  
  CTS_320                                   -      -      -     (net)           8      -       -      -        -  
  csr_file_instance_RC_CG_HIER_INST7/g12/A  -      A      R     AND2X2          8  0.114   0.002      -    9.818  
#---------------------------------------------------------------------------------------------------------------
Path 3: MET (4.059 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.005 (P)          0.362 (P)
          Arrival:=          9.683              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.683
     Launch Clock:-          5.020
        Data Path:-          0.604
            Slack:=          4.059
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.604    5.624  
  integer_file_instance_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST13/g13/B      -      B      R     AND2X4          1  0.670   0.007    5.624  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST13/g13/A  -      -      R     AND2X4         38  0.160   0.005    9.683  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 4: MET (4.072 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.362 (P)
          Arrival:=          9.683              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.683
     Launch Clock:-          5.020
        Data Path:-          0.591
            Slack:=          4.072
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.591    5.611  
  integer_file_instance_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST23/g13/B      -      B      R     AND2X4          1  0.646   0.007    5.611  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST23/g13/A  -      -      R     AND2X4         38  0.159   0.006    9.683  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 5: MET (4.098 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.363 (P)
          Arrival:=          9.684              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.684
     Launch Clock:-          5.020
        Data Path:-          0.565
            Slack:=          4.098
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.565    5.586  
  integer_file_instance_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST34/g13/B      -      B      R     AND2X4          1  0.599   0.006    5.586  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST34/g13/A  -      -      R     AND2X4         38  0.159   0.006    9.684  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 6: MET (4.103 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.362 (P)
          Arrival:=          9.683              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.683
     Launch Clock:-          5.020
        Data Path:-          0.560
            Slack:=          4.103
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.560    5.580  
  integer_file_instance_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST16/g13/B      -      B      R     AND2X4          1  0.590   0.006    5.580  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST16/g13/A  -      -      R     AND2X4         38  0.159   0.006    9.683  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 7: MET (4.128 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.008 (P)          0.363 (P)
          Arrival:=          9.685              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.685
     Launch Clock:-          5.020
        Data Path:-          0.537
            Slack:=          4.128
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.537    5.558  
  integer_file_instance_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST19/g13/B      -      B      R     AND2X4          1  0.547   0.005    5.558  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST19/g13/A  -      -      R     AND2X4         38  0.160   0.008    9.685  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 8: MET (4.134 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.008 (P)          0.321 (P)
          Arrival:=          9.686              4.979
 
Clock Gating Setup:-         0.000
    Required Time:=          9.686
     Launch Clock:-          4.979
        Data Path:-          0.573
            Slack:=          4.134
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.154    4.827  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_40/Q                  -      A->Q   F     BUX16          97  0.110   0.152    4.979  
  CTS_317                                       -      -      -     (net)          97      -       -        -  
  csr_file_instance_RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.190   0.573    5.552  
  csr_file_instance_RC_CG_HIER_INST2/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST2/g12/B      -      B      R     AND2X4          1  0.621   0.006    5.552  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.160       -    9.678  
  csr_file_instance_RC_CG_HIER_INST2/g12/A  -      -      R     AND2X4         38  0.160   0.008    9.686  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 9: MET (4.136 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.359 (P)
          Arrival:=          9.683              5.017
 
Clock Gating Setup:-         0.000
    Required Time:=          9.683
     Launch Clock:-          5.017
        Data Path:-          0.530
            Slack:=          4.136
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.198    5.017  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.530    5.547  
  integer_file_instance_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST17/g13/B      -      B      R     AND2X4          1  0.535   0.005    5.547  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST17/g13/A  -      -      R     AND2X4         38  0.159   0.006    9.683  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 10: MET (4.138 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.011 (P)          0.362 (P)
          Arrival:=          9.689              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.689
     Launch Clock:-          5.020
        Data Path:-          0.530
            Slack:=          4.138
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.530    5.550  
  integer_file_instance_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST36/g13/B      -      B      R     AND2X4          1  0.534   0.005    5.550  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST36/g13/A  -      -      R     AND2X4         38  0.160   0.011    9.689  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 11: MET (4.141 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST40/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.012 (P)          0.362 (P)
          Arrival:=          9.690              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.690
     Launch Clock:-          5.020
        Data Path:-          0.528
            Slack:=          4.141
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.528    5.548  
  integer_file_instance_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST40/g13/B      -      B      R     AND2X4          1  0.532   0.005    5.548  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST40/g13/A  -      -      R     AND2X4         38  0.160   0.012    9.690  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 12: MET (4.142 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST5/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.319 (P)
          Arrival:=          9.683              4.977
 
Clock Gating Setup:-         0.000
    Required Time:=          9.683
     Launch Clock:-          4.977
        Data Path:-          0.565
            Slack:=          4.142
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.154    4.827  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_40/Q                  -      A->Q   F     BUX16          97  0.110   0.150    4.977  
  CTS_317                                       -      -      -     (net)          97      -       -        -  
  csr_file_instance_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.190   0.565    5.542  
  csr_file_instance_RC_CG_HIER_INST5/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST5/g12/B      -      B      R     AND2X4          1  0.605   0.007    5.542  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.160       -    9.678  
  csr_file_instance_RC_CG_HIER_INST5/g12/A  -      -      R     AND2X4         38  0.159   0.006    9.683  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 13: MET (4.142 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.008 (P)          0.362 (P)
          Arrival:=          9.686              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.686
     Launch Clock:-          5.020
        Data Path:-          0.524
            Slack:=          4.142
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.524    5.544  
  integer_file_instance_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST39/g13/B      -      B      R     AND2X4          1  0.522   0.005    5.544  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST39/g13/A  -      -      R     AND2X4         38  0.160   0.008    9.686  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 14: MET (4.151 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.008 (P)          0.362 (P)
          Arrival:=          9.686              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.686
     Launch Clock:-          5.020
        Data Path:-          0.515
            Slack:=          4.151
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.515    5.535  
  integer_file_instance_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST38/g13/B      -      B      R     AND2X4          1  0.506   0.004    5.535  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST38/g13/A  -      -      R     AND2X4         38  0.160   0.008    9.686  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 15: MET (4.162 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.007 (P)          0.320 (P)
          Arrival:=          9.685              4.978
 
Clock Gating Setup:-         0.000
    Required Time:=          9.685
     Launch Clock:-          4.978
        Data Path:-          0.545
            Slack:=          4.162
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.154    4.827  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_40/Q                  -      A->Q   F     BUX16          97  0.110   0.151    4.978  
  CTS_317                                       -      -      -     (net)          97      -       -        -  
  csr_file_instance_RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.190   0.545    5.523  
  csr_file_instance_RC_CG_HIER_INST3/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST3/g12/B      -      B      R     AND2X4          1  0.568   0.005    5.523  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.160       -    9.678  
  csr_file_instance_RC_CG_HIER_INST3/g12/A  -      -      R     AND2X4         38  0.160   0.007    9.685  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 16: MET (4.162 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.011 (P)          0.360 (P)
          Arrival:=          9.689              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=          9.689
     Launch Clock:-          5.018
        Data Path:-          0.508
            Slack:=          4.162
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.199    5.018  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.508    5.526  
  integer_file_instance_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST15/g13/B      -      B      R     AND2X4          1  0.494   0.004    5.526  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST15/g13/A  -      -      R     AND2X4         38  0.160   0.011    9.689  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 17: MET (4.164 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.010 (P)          0.360 (P)
          Arrival:=          9.687              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=          9.687
     Launch Clock:-          5.018
        Data Path:-          0.506
            Slack:=          4.164
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.199    5.018  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.506    5.524  
  integer_file_instance_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST14/g13/B      -      B      R     AND2X4          1  0.489   0.004    5.524  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST14/g13/A  -      -      R     AND2X4         38  0.160   0.010    9.687  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 18: MET (4.167 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.010 (P)          0.360 (P)
          Arrival:=          9.688              5.018
 
Clock Gating Setup:-         0.000
    Required Time:=          9.688
     Launch Clock:-          5.018
        Data Path:-          0.502
            Slack:=          4.167
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.199    5.018  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.502    5.520  
  integer_file_instance_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST20/g13/B      -      B      R     AND2X4          1  0.484   0.004    5.520  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST20/g13/A  -      -      R     AND2X4         38  0.160   0.010    9.688  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 19: MET (4.168 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.012 (P)          0.362 (P)
          Arrival:=          9.690              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.690
     Launch Clock:-          5.020
        Data Path:-          0.501
            Slack:=          4.168
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.501    5.521  
  integer_file_instance_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST31/g13/B      -      B      R     AND2X4          1  0.481   0.004    5.521  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST31/g13/A  -      -      R     AND2X4         38  0.160   0.012    9.690  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 20: MET (4.169 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST6/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.007 (P)          0.319 (P)
          Arrival:=          9.685              4.977
 
Clock Gating Setup:-         0.000
    Required Time:=          9.685
     Launch Clock:-          4.977
        Data Path:-          0.540
            Slack:=          4.169
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.154    4.827  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_40/Q                  -      A->Q   F     BUX16          97  0.110   0.150    4.977  
  CTS_317                                       -      -      -     (net)          97      -       -        -  
  csr_file_instance_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.190   0.540    5.516  
  csr_file_instance_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST6/g12/B      -      B      R     AND2X4          1  0.558   0.004    5.516  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.160       -    9.678  
  csr_file_instance_RC_CG_HIER_INST6/g12/A  -      -      R     AND2X4         38  0.160   0.007    9.685  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 21: MET (4.174 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.009 (P)          0.319 (P)
          Arrival:=          9.687              4.977
 
Clock Gating Setup:-         0.000
    Required Time:=          9.687
     Launch Clock:-          4.977
        Data Path:-          0.535
            Slack:=          4.174
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.154    4.827  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_40/Q                  -      A->Q   F     BUX16          97  0.110   0.150    4.977  
  CTS_317                                       -      -      -     (net)          97      -       -        -  
  csr_file_instance_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.190   0.535    5.512  
  csr_file_instance_RC_CG_HIER_INST4/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST4/g12/B      -      B      R     AND2X4          1  0.550   0.005    5.512  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.160       -    9.678  
  csr_file_instance_RC_CG_HIER_INST4/g12/A  -      -      R     AND2X4         38  0.160   0.009    9.687  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 22: MET (4.181 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) integer_file_instance_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.008 (P)          0.362 (P)
          Arrival:=          9.685              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.685
     Launch Clock:-          5.020
        Data Path:-          0.484
            Slack:=          4.181
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.201    5.020  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.205   0.484    5.504  
  integer_file_instance_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST26/g13/B      -      B      R     AND2X4          1  0.450   0.004    5.504  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST26/g13/A  -      -      R     AND2X4         38  0.160   0.008    9.685  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 23: MET (4.188 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) csr_file_instance_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.013 (P)          0.336 (P)
          Arrival:=          9.690              4.994
 
Clock Gating Setup:-         0.000
    Required Time:=          9.690
     Launch Clock:-          4.994
        Data Path:-          0.508
            Slack:=          4.188
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.154    4.827  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_40/Q                  -      A->Q   F     BUX16          97  0.110   0.167    4.994  
  CTS_317                                       -      -      -     (net)          97      -       -        -  
  csr_file_instance_RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.209   0.508    5.503  
  csr_file_instance_RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST1/g12/B      -      B      R     AND2X4          1  0.493   0.005    5.503  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.160       -    9.678  
  csr_file_instance_RC_CG_HIER_INST1/g12/A  -      -      R     AND2X4         38  0.160   0.013    9.690  
  clock                                     -      -      -     (net)          38      -       -        -  
#--------------------------------------------------------------------------------------------------------
Path 24: MET (4.231 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.347 (P)
          Arrival:=          9.684              5.004
 
Clock Gating Setup:-         0.000
    Required Time:=          9.684
     Launch Clock:-          5.004
        Data Path:-          0.448
            Slack:=          4.231
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.004  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.448    5.453  
  integer_file_instance_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST30/g13/B      -      B      F     AND2X4          1  0.227   0.003    5.453  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST30/g13/A  -      -      R     AND2X4         38  0.159   0.006    9.684  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 25: MET (4.242 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.346 (P)
          Arrival:=          9.684              5.003
 
Clock Gating Setup:-         0.000
    Required Time:=          9.684
     Launch Clock:-          5.003
        Data Path:-          0.438
            Slack:=          4.242
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.185    5.003  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.438    5.442  
  integer_file_instance_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST33/g13/B      -      B      F     AND2X4          1  0.215   0.003    5.442  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST33/g13/A  -      -      R     AND2X4         38  0.159   0.006    9.684  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 26: MET (4.245 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.347 (P)
          Arrival:=          9.684              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.684
     Launch Clock:-          5.005
        Data Path:-          0.434
            Slack:=          4.245
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.434    5.439  
  integer_file_instance_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST22/g13/B      -      B      F     AND2X4          1  0.210   0.002    5.439  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST22/g13/A  -      -      R     AND2X4         38  0.159   0.006    9.684  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 27: MET (4.263 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.347 (P)
          Arrival:=          9.683              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.683
     Launch Clock:-          5.005
        Data Path:-          0.415
            Slack:=          4.263
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.415    5.420  
  integer_file_instance_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST11/g13/B      -      B      F     AND2X4          1  0.187   0.002    5.420  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST11/g13/A  -      -      R     AND2X4         38  0.159   0.006    9.683  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 28: MET (4.264 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.008 (P)          0.347 (P)
          Arrival:=          9.686              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.686
     Launch Clock:-          5.005
        Data Path:-          0.417
            Slack:=          4.264
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.417    5.421  
  integer_file_instance_RC_CG_HIER_INST32/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST32/g13/B      -      B      F     AND2X4          1  0.189   0.002    5.421  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST32/g13/A  -      -      R     AND2X4         38  0.160   0.008    9.686  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 29: MET (4.264 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.007 (P)          0.347 (P)
          Arrival:=          9.685              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.685
     Launch Clock:-          5.005
        Data Path:-          0.416
            Slack:=          4.264
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.416    5.421  
  integer_file_instance_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST12/g13/B      -      B      F     AND2X4          1  0.188   0.002    5.421  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST12/g13/A  -      -      R     AND2X4         38  0.160   0.007    9.685  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 30: MET (4.267 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.347 (P)
          Arrival:=          9.684              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.684
     Launch Clock:-          5.005
        Data Path:-          0.412
            Slack:=          4.267
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.412    5.417  
  integer_file_instance_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST35/g13/B      -      B      F     AND2X4          1  0.184   0.002    5.417  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST35/g13/A  -      -      R     AND2X4         38  0.159   0.006    9.684  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 31: MET (4.269 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.009 (P)          0.347 (P)
          Arrival:=          9.687              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.687
     Launch Clock:-          5.005
        Data Path:-          0.412
            Slack:=          4.269
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.412    5.417  
  integer_file_instance_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST10/g13/B      -      B      F     AND2X4          1  0.184   0.001    5.417  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST10/g13/A  -      -      R     AND2X4         38  0.160   0.009    9.687  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 32: MET (4.279 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.011 (P)          0.347 (P)
          Arrival:=          9.689              5.004
 
Clock Gating Setup:-         0.000
    Required Time:=          9.689
     Launch Clock:-          5.004
        Data Path:-          0.405
            Slack:=          4.279
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.004  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.405    5.410  
  integer_file_instance_RC_CG_HIER_INST37/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST37/g13/B      -      B      F     AND2X4          1  0.176   0.001    5.410  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST37/g13/A  -      -      R     AND2X4         38  0.160   0.011    9.689  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 33: MET (4.290 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.011 (P)          0.347 (P)
          Arrival:=          9.689              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.689
     Launch Clock:-          5.005
        Data Path:-          0.394
            Slack:=          4.290
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.394    5.399  
  integer_file_instance_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST18/g13/B      -      B      F     AND2X4          1  0.163   0.001    5.399  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST18/g13/A  -      -      R     AND2X4         38  0.160   0.011    9.689  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 34: MET (4.291 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.011 (P)          0.347 (P)
          Arrival:=          9.689              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.689
     Launch Clock:-          5.005
        Data Path:-          0.393
            Slack:=          4.291
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.393    5.398  
  integer_file_instance_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST28/g13/B      -      B      F     AND2X4          1  0.161   0.001    5.398  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST28/g13/A  -      -      R     AND2X4         38  0.160   0.011    9.689  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 35: MET (4.297 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.011 (P)          0.347 (P)
          Arrival:=          9.689              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.689
     Launch Clock:-          5.005
        Data Path:-          0.386
            Slack:=          4.297
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.386    5.391  
  integer_file_instance_RC_CG_HIER_INST25/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST25/g13/B      -      B      F     AND2X2          1  0.154   0.001    5.391  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST25/g13/A  -      -      R     AND2X2         38  0.160   0.011    9.689  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 36: MET (4.303 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.347 (P)
          Arrival:=          9.684              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.684
     Launch Clock:-          5.005
        Data Path:-          0.376
            Slack:=          4.303
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.376    5.381  
  integer_file_instance_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST27/g13/B      -      B      F     AND2X2          1  0.143   0.001    5.381  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST27/g13/A  -      -      R     AND2X2         38  0.159   0.006    9.684  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 37: MET (4.307 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.012 (P)          0.347 (P)
          Arrival:=          9.689              5.004
 
Clock Gating Setup:-         0.000
    Required Time:=          9.689
     Launch Clock:-          5.004
        Data Path:-          0.378
            Slack:=          4.307
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.185    5.004  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.378    5.382  
  integer_file_instance_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST29/g13/B      -      B      F     AND2X2          1  0.145   0.001    5.382  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST29/g13/A  -      -      R     AND2X2         38  0.160   0.012    9.689  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 38: MET (4.309 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.012 (P)          0.346 (P)
          Arrival:=          9.689              5.004
 
Clock Gating Setup:-         0.000
    Required Time:=          9.689
     Launch Clock:-          5.004
        Data Path:-          0.376
            Slack:=          4.309
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.185    5.004  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.376    5.380  
  integer_file_instance_RC_CG_HIER_INST21/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST21/g13/B      -      B      F     AND2X2          1  0.144   0.001    5.380  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST21/g13/A  -      -      R     AND2X2         38  0.160   0.012    9.689  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 39: MET (4.311 ns) Clock Gating Setup Check with Pin integer_file_instance_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) integer_file_instance_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.006 (P)          0.347 (P)
          Arrival:=          9.684              5.005
 
Clock Gating Setup:-         0.000
    Required Time:=          9.684
     Launch Clock:-          5.005
        Data Path:-          0.368
            Slack:=          4.311
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  clock                                              -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                              -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                        -      A->Q   F     BUX12           8  0.160   0.145    4.819  
  CTS_320                                            -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_38/Q                       -      A->Q   F     BUX12          66  0.108   0.186    5.005  
  CTS_315                                            -      -      -     (net)          66      -       -        -  
  integer_file_instance_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.201   0.368    5.373  
  integer_file_instance_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -        -  
  integer_file_instance_RC_CG_HIER_INST24/g13/B      -      B      F     AND2X2          1  0.134   0.001    5.373  
#-----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  clock                                          -      clock  R     (arrival)      38  0.160       -    9.678  
  integer_file_instance_RC_CG_HIER_INST24/g13/A  -      -      R     AND2X2         38  0.159   0.006    9.684  
  clock                                          -      -      -     (net)          38      -       -        -  
#-------------------------------------------------------------------------------------------------------------
Path 40: MET (4.529 ns) Clock Gating Setup Check with Pin csr_file_instance_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) csr_file_instance_RC_CG_HIER_INST8/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.322             -0.342
      Net Latency:+          0.144 (P)          0.318 (P)
          Arrival:=          9.821              4.976
 
Clock Gating Setup:-         0.000
    Required Time:=          9.821
     Launch Clock:-          4.976
        Data Path:-          0.316
            Slack:=          4.529
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  clock                                         -      clock  F     (arrival)      38  0.160   0.016    4.673  
  clock                                         -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                   -      A->Q   F     BUX12           8  0.160   0.154    4.827  
  CTS_320                                       -      -      -     (net)           8      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_40/Q                  -      A->Q   F     BUX16          97  0.110   0.149    4.976  
  CTS_317                                       -      -      -     (net)          97      -       -        -  
  csr_file_instance_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.190   0.316    5.292  
  csr_file_instance_RC_CG_HIER_INST8/enl        -      -      -     (net)           1      -       -        -  
  csr_file_instance_RC_CG_HIER_INST8/g12/B      -      B      F     AND2X1          1  0.083   0.000    5.292  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  clock                                     -      clock  R     (arrival)      38  0.160   0.016    9.693  
  clock                                     -      -      -     (net)          38      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q               -      A->Q   R     BUX12           8  0.160   0.128    9.821  
  CTS_320                                   -      -      -     (net)           8      -       -        -  
  csr_file_instance_RC_CG_HIER_INST8/g12/A  -      A      R     AND2X1          8  0.115   0.005    9.821  
#--------------------------------------------------------------------------------------------------------

