// Seed: 3287756271
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2
);
  reg id_3;
  always #1 begin
    id_3 <= id_1;
  end
  logic id_4;
  assign id_3 = id_3;
  assign id_0 = 1;
  logic id_5;
endmodule
