// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2823[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<276>;
	.reg .b16 	%rs<249>;
	.reg .b32 	%r<3737>;
	.reg .f32 	%f<787>;
	.reg .b64 	%rd<293>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r310, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd40, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r315, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p3, %r315, 76895;
	@%p3 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd41, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.param.u32 	%r311, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r316, %r1, 768;
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	or.b32  	%r317, %r316, %r2;
	add.s32 	%r318, %r317, %r4;
	mul.wide.u32 	%rd47, %r318, 4;
	add.s64 	%rd5, %rd41, %rd47;
	mov.u32 	%r319, 1;
	st.global.u32 	[%rd5], %r319;
	setp.lt.s32 	%p4, %r311, 0;
	@%p4 bra 	$L__BB0_6;
// %bb.3:                               // %L117
	ld.param.u32 	%r312, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p5, %r312, %r311;
	setp.gt.s32 	%p6, %r312, 8192;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r313, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r5, %r312, %r311;
	mad.lo.s32 	%r320, %r5, -1431655765, 715827872;
	shf.r.wrap.b32 	%r321, %r320, %r320, 4;
	setp.gt.u32 	%p8, %r321, 89478484;
	setp.lt.s32 	%p9, %r313, 0;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
// %bb.5:                               // %L133
	ld.param.u32 	%r314, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p11, %r314, %r313;
	setp.lt.s32 	%p12, %r314, 257;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_6;
$L__BB0_167:                            // %pass51
	sub.s32 	%r322, %r314, %r313;
	mul.hi.s32 	%r323, %r5, 1717986919;
	shr.u32 	%r324, %r323, 31;
	shr.s32 	%r325, %r323, 4;
	add.s32 	%r326, %r325, %r324;
	setp.ne.s32 	%p14, %r322, %r326;
	@%p14 bra 	$L__BB0_6;
// %bb.168:                             // %pass102
	and.b32  	%r220, %r2, 3;
	shr.u32 	%r221, %r2, 2;
	mul.lo.s32 	%r327, %r220, %r221;
	and.b32  	%r328, %r327, 7;
	cvt.rn.f32.s32 	%f201, %r328;
	mov.f32 	%f202, 0f40800000;
	div.approx.f32 	%f169, %f201, %f202;
	abs.f32 	%f785, %f169;
	setp.lt.f32 	%p15, %f785, 0f40000000;
	setp.gtu.f32 	%p275, %f785, 0f4B800000;
	mov.f32 	%f781, %f785;
	@%p15 bra 	$L__BB0_180;
// %bb.169:
	@%p275 bra 	$L__BB0_176;
	bra.uni 	$L__BB0_170;
$L__BB0_176:
	mov.b32 	%r223, %f785;
	and.b32  	%r329, %r223, 8388607;
	or.b32  	%r3732, %r329, 1065353216;
	mov.b32 	%f780, %r3732;
	add.s32 	%r330, %r223, -1073741824;
	and.b32  	%r3733, %r330, -8388608;
	setp.eq.s32 	%p22, %r3733, 0;
	@%p22 bra 	$L__BB0_179;
// %bb.177:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f212, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f211,%f212;
	// end inline asm
$L__BB0_178:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r331, %r3733, 192937984;
	add.s32 	%r332, %r3732, %r331;
	mov.b32 	%f213, %r332;
	mul.f32 	%f214, %f211, %f213;
	sub.f32 	%f215, %f213, %f214;
	fma.rn.f32 	%f216, %f215, %f211, %f214;
	sub.f32 	%f217, %f213, %f216;
	fma.rz.f32 	%f218, %f217, %f211, %f216;
	cvt.rzi.f32.f32 	%f219, %f218;
	sub.f32 	%f780, %f213, %f219;
	sub.s32 	%r3733, %r3733, %r331;
	mov.b32 	%r3732, %f780;
	setp.ne.s32 	%p23, %r3733, 0;
	setp.ne.s32 	%p24, %r3732, 0;
	and.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_178;
$L__BB0_179:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p26, %r223, 2139095039;
	selp.f32 	%f220, 0f7FFFFFFF, 0f4B800000, %p26;
	mul.f32 	%f221, %f780, 0f34000000;
	mul.f32 	%f781, %f220, %f221;
	bra.uni 	$L__BB0_180;
$L__BB0_170:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f203, 0f40000000;
	div.approx.f32 	%f204, %f785, %f203;
	cvt.rzi.f32.f32 	%f779, %f204;
	fma.rn.f32 	%f172, %f779, 0fC0000000, %f785;
	mov.b32 	%r222, %f172;
	setp.lt.u32 	%p17, %r222, 1073741824;
	@%p17 bra 	$L__BB0_175;
// %bb.171:
	setp.lt.u32 	%p18, %r222, -2147483647;
	@%p18 bra 	$L__BB0_173;
// %bb.172:
	add.f32 	%f209, %f779, 0fBF800000;
	setp.lt.f32 	%p21, %f172, 0fC0000000;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32 	%f779, %f210, %f209, %p21;
	bra.uni 	$L__BB0_175;
$L__BB0_173:
	add.f32 	%f779, %f779, 0f3F800000;
	setp.ltu.f32 	%p19, %f172, 0f40800000;
	@%p19 bra 	$L__BB0_175;
// %bb.174:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f205, %f779, 0f3F800000;
	fma.rn.f32 	%f207, %f203, 0fC0400000, %f172;
	setp.ge.f32 	%p20, %f207, 0f00000000;
	add.f32 	%f208, %f205, 0f3F800000;
	selp.f32 	%f779, %f208, %f205, %p20;
$L__BB0_175:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f781, %f779, 0fC0000000, %f785;
$L__BB0_180:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f222, %f781;
	setp.gtu.f32 	%p27, %f222, 0f7F800000;
	mov.b32 	%r333, %f169;
	and.b32  	%r230, %r333, -2147483648;
	@%p27 bra 	$L__BB0_182;
// %bb.181:
	mov.b32 	%r334, %f781;
	or.b32  	%r335, %r230, %r334;
	mov.b32 	%f781, %r335;
$L__BB0_182:                            // %__nv_fmodf.exit
	add.f32 	%f224, %f781, %f781;
	mov.b32 	%r342, %f224;
	and.b32  	%r343, %r342, -2147483648;
	or.b32  	%r344, %r343, 1056964608;
	mov.b32 	%f225, %r344;
	add.f32 	%f226, %f224, %f225;
	cvt.rzi.f32.f32 	%f227, %f226;
	abs.f32 	%f228, %f224;
	setp.gt.f32 	%p28, %f228, 0f4B000000;
	selp.f32 	%f229, %f224, %f227, %p28;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p29, %f228, 0f3F000000;
	selp.f32 	%f231, %f230, %f229, %p29;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f781;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	mov.f32 	%f223, 0f00000000;
	shl.b32 	%r233, %r2, 1;
	and.b32  	%r234, %r233, 6;
	or.b32  	%r235, %r234, 1;
	setp.eq.s32 	%p35, %r234, 6;
	mov.f32 	%f729, 0f41C00000;
	mul.lo.s32 	%r3629, %r234, %r221;
	mov.f32 	%f735, %f223;
	mov.f32 	%f736, %f223;
	@%p35 bra 	$L__BB0_22;
// %bb.7:                               // %L340
	cvt.u16.u32 	%rs1, %r3629;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 13;
	mul.lo.s16 	%rs5, %rs4, 48;
	sub.s16 	%rs6, %rs1, %rs5;
	and.b16  	%rs7, %rs6, 255;
	cvt.rn.f32.u16 	%f255, %rs7;
	div.approx.f32 	%f1, %f255, %f729;
	abs.f32 	%f733, %f1;
	setp.lt.f32 	%p36, %f733, 0f40000000;
	@%p36 bra 	$L__BB0_19;
// %bb.8:
	setp.gtu.f32 	%p37, %f733, 0f4B800000;
	@%p37 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_9;
$L__BB0_15:
	mov.b32 	%r7, %f733;
	and.b32  	%r351, %r7, 8388607;
	or.b32  	%r3633, %r351, 1065353216;
	mov.b32 	%f732, %r3633;
	add.s32 	%r352, %r7, -1073741824;
	and.b32  	%r3634, %r352, -8388608;
	setp.eq.s32 	%p43, %r3634, 0;
	@%p43 bra 	$L__BB0_18;
// %bb.16:                              // %__nv_fmaf_rn.exit4.i.i.i991.preheader
	mov.f32 	%f266, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f265,%f266;
	// end inline asm
$L__BB0_17:                             // %__nv_fmaf_rn.exit4.i.i.i991
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r353, %r3634, 192937984;
	add.s32 	%r354, %r3633, %r353;
	mov.b32 	%f267, %r354;
	mul.f32 	%f268, %f265, %f267;
	sub.f32 	%f269, %f267, %f268;
	fma.rn.f32 	%f270, %f269, %f265, %f268;
	sub.f32 	%f271, %f267, %f270;
	fma.rz.f32 	%f272, %f271, %f265, %f270;
	cvt.rzi.f32.f32 	%f273, %f272;
	sub.f32 	%f732, %f267, %f273;
	sub.s32 	%r3634, %r3634, %r353;
	mov.b32 	%r3633, %f732;
	setp.ne.s32 	%p44, %r3634, 0;
	setp.ne.s32 	%p45, %r3633, 0;
	and.pred  	%p46, %p44, %p45;
	@%p46 bra 	$L__BB0_17;
$L__BB0_18:                             // %__internal_fmodf_slowpath_mod.exit.i.i993
	setp.gt.u32 	%p47, %r7, 2139095039;
	selp.f32 	%f274, 0f7FFFFFFF, 0f4B800000, %p47;
	mul.f32 	%f275, %f732, 0f34000000;
	mul.f32 	%f733, %f274, %f275;
	bra.uni 	$L__BB0_19;
$L__BB0_9:                              // %__nv_fast_fdividef.exit.i.i.i970
	mov.f32 	%f257, 0f40000000;
	div.approx.f32 	%f258, %f733, %f257;
	cvt.rzi.f32.f32 	%f731, %f258;
	fma.rn.f32 	%f4, %f731, 0fC0000000, %f733;
	mov.b32 	%r6, %f4;
	setp.lt.u32 	%p38, %r6, 1073741824;
	@%p38 bra 	$L__BB0_14;
// %bb.10:
	setp.lt.u32 	%p39, %r6, -2147483647;
	@%p39 bra 	$L__BB0_12;
// %bb.11:
	add.f32 	%f263, %f731, 0fBF800000;
	setp.lt.f32 	%p42, %f4, 0fC0000000;
	add.f32 	%f264, %f263, 0fBF800000;
	selp.f32 	%f731, %f264, %f263, %p42;
	bra.uni 	$L__BB0_14;
$L__BB0_12:
	add.f32 	%f731, %f731, 0f3F800000;
	setp.ltu.f32 	%p40, %f4, 0f40800000;
	@%p40 bra 	$L__BB0_14;
// %bb.13:                              // %__nv_fmaf_rn.exit.i.i.i974
	add.f32 	%f259, %f731, 0f3F800000;
	fma.rn.f32 	%f261, %f257, 0fC0400000, %f4;
	setp.ge.f32 	%p41, %f261, 0f00000000;
	add.f32 	%f262, %f259, 0f3F800000;
	selp.f32 	%f731, %f262, %f259, %p41;
$L__BB0_14:                             // %__internal_fmodf_fastpath_quot.exit.i.i977
	fma.rn.f32 	%f733, %f731, 0fC0000000, %f733;
$L__BB0_19:                             // %__internal_fmodf_kernel.exit.i996
	abs.f32 	%f276, %f733;
	setp.gtu.f32 	%p48, %f276, 0f7F800000;
	@%p48 bra 	$L__BB0_21;
// %bb.20:
	mov.b32 	%r355, %f1;
	and.b32  	%r356, %r355, -2147483648;
	mov.b32 	%r357, %f733;
	or.b32  	%r358, %r356, %r357;
	mov.b32 	%f733, %r358;
$L__BB0_21:                             // %__nv_fmodf.exit997
	add.f32 	%f277, %f733, %f733;
	mov.b32 	%r359, %f277;
	and.b32  	%r360, %r359, -2147483648;
	or.b32  	%r361, %r360, 1056964608;
	mov.b32 	%f278, %r361;
	add.f32 	%f279, %f277, %f278;
	cvt.rzi.f32.f32 	%f280, %f279;
	abs.f32 	%f281, %f277;
	setp.gt.f32 	%p49, %f281, 0f4B000000;
	selp.f32 	%f282, %f277, %f280, %p49;
	cvt.rzi.f32.f32 	%f283, %f277;
	setp.lt.f32 	%p50, %f281, 0f3F000000;
	selp.f32 	%f284, %f283, %f282, %p50;
	cvt.rzi.s32.f32 	%r362, %f284;
	fma.rn.f32 	%f285, %f284, 0fBF000000, %f733;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f286, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f288, %f286, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f289, %f287, %f286, 0fC0A55DF6;
	fma.rn.f32 	%f290, %f288, %f286, 0f4081E0CF;
	fma.rn.f32 	%f291, %f286, %f285, 0f00000000;
	fma.rn.f32 	%f292, %f290, %f286, 0fC09DE9E6;
	fma.rn.f32 	%f293, %f289, %f291, 0f00000000;
	fma.rn.f32 	%f294, %f292, %f286, 0f3F800000;
	fma.rn.f32 	%f295, %f285, 0f40490FDB, %f293;
	and.b32  	%r363, %r362, 1;
	setp.eq.b32 	%p51, %r363, 1;
	selp.f32 	%f296, %f294, %f295, %p51;
	selp.f32 	%f297, %f295, %f294, %p51;
	and.b32  	%r364, %r362, 2;
	setp.eq.s32 	%p52, %r364, 0;
	neg.f32 	%f298, %f296;
	selp.f32 	%f299, %f296, %f298, %p52;
	add.s32 	%r365, %r362, 1;
	and.b32  	%r366, %r365, 2;
	setp.eq.s32 	%p53, %r366, 0;
	mov.f32 	%f300, 0f00000000;
	sub.f32 	%f301, %f300, %f297;
	selp.f32 	%f302, %f297, %f301, %p53;
	cvt.rzi.f32.f32 	%f303, %f733;
	setp.eq.f32 	%p54, %f303, %f733;
	mul.f32 	%f304, %f733, 0f00000000;
	selp.f32 	%f736, %f304, %f299, %p54;
	abs.f32 	%f305, %f733;
	setp.gt.f32 	%p55, %f305, 0f4B800000;
	add.f32 	%f306, %f736, 0f3F800000;
	selp.f32 	%f735, %f306, %f302, %p55;
$L__BB0_22:                             // %L374
	cvt.rzi.s32.f32 	%r345, %f231;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	setp.gt.u32 	%p56, %r235, 5;
	mul.lo.s32 	%r3630, %r235, %r221;
	mov.f32 	%f741, %f223;
	mov.f32 	%f742, %f223;
	@%p56 bra 	$L__BB0_38;
// %bb.23:                              // %L378
	mul.hi.u32 	%r368, %r3630, -1431655765;
	shr.u32 	%r369, %r368, 5;
	mul.lo.s32 	%r370, %r369, 48;
	sub.s32 	%r371, %r3630, %r370;
	cvt.rn.f32.s32 	%f308, %r371;
	div.approx.f32 	%f22, %f308, %f729;
	abs.f32 	%f739, %f22;
	setp.lt.f32 	%p57, %f739, 0f40000000;
	@%p57 bra 	$L__BB0_35;
// %bb.24:
	setp.gtu.f32 	%p58, %f739, 0f4B800000;
	@%p58 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_25;
$L__BB0_31:
	mov.b32 	%r15, %f739;
	and.b32  	%r372, %r15, 8388607;
	or.b32  	%r3635, %r372, 1065353216;
	mov.b32 	%f738, %r3635;
	add.s32 	%r373, %r15, -1073741824;
	and.b32  	%r3636, %r373, -8388608;
	setp.eq.s32 	%p64, %r3636, 0;
	@%p64 bra 	$L__BB0_34;
// %bb.32:                              // %__nv_fmaf_rn.exit4.i.i.i1022.preheader
	mov.f32 	%f319, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// end inline asm
$L__BB0_33:                             // %__nv_fmaf_rn.exit4.i.i.i1022
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r374, %r3636, 192937984;
	add.s32 	%r375, %r3635, %r374;
	mov.b32 	%f320, %r375;
	mul.f32 	%f321, %f318, %f320;
	sub.f32 	%f322, %f320, %f321;
	fma.rn.f32 	%f323, %f322, %f318, %f321;
	sub.f32 	%f324, %f320, %f323;
	fma.rz.f32 	%f325, %f324, %f318, %f323;
	cvt.rzi.f32.f32 	%f326, %f325;
	sub.f32 	%f738, %f320, %f326;
	sub.s32 	%r3636, %r3636, %r374;
	mov.b32 	%r3635, %f738;
	setp.ne.s32 	%p65, %r3636, 0;
	setp.ne.s32 	%p66, %r3635, 0;
	and.pred  	%p67, %p65, %p66;
	@%p67 bra 	$L__BB0_33;
$L__BB0_34:                             // %__internal_fmodf_slowpath_mod.exit.i.i1024
	setp.gt.u32 	%p68, %r15, 2139095039;
	selp.f32 	%f327, 0f7FFFFFFF, 0f4B800000, %p68;
	mul.f32 	%f328, %f738, 0f34000000;
	mul.f32 	%f739, %f327, %f328;
	bra.uni 	$L__BB0_35;
$L__BB0_25:                             // %__nv_fast_fdividef.exit.i.i.i1001
	mov.f32 	%f310, 0f40000000;
	div.approx.f32 	%f311, %f739, %f310;
	cvt.rzi.f32.f32 	%f737, %f311;
	fma.rn.f32 	%f25, %f737, 0fC0000000, %f739;
	mov.b32 	%r14, %f25;
	setp.lt.u32 	%p59, %r14, 1073741824;
	@%p59 bra 	$L__BB0_30;
// %bb.26:
	setp.lt.u32 	%p60, %r14, -2147483647;
	@%p60 bra 	$L__BB0_28;
// %bb.27:
	add.f32 	%f316, %f737, 0fBF800000;
	setp.lt.f32 	%p63, %f25, 0fC0000000;
	add.f32 	%f317, %f316, 0fBF800000;
	selp.f32 	%f737, %f317, %f316, %p63;
	bra.uni 	$L__BB0_30;
$L__BB0_28:
	add.f32 	%f737, %f737, 0f3F800000;
	setp.ltu.f32 	%p61, %f25, 0f40800000;
	@%p61 bra 	$L__BB0_30;
// %bb.29:                              // %__nv_fmaf_rn.exit.i.i.i1005
	add.f32 	%f312, %f737, 0f3F800000;
	fma.rn.f32 	%f314, %f310, 0fC0400000, %f25;
	setp.ge.f32 	%p62, %f314, 0f00000000;
	add.f32 	%f315, %f312, 0f3F800000;
	selp.f32 	%f737, %f315, %f312, %p62;
$L__BB0_30:                             // %__internal_fmodf_fastpath_quot.exit.i.i1008
	fma.rn.f32 	%f739, %f737, 0fC0000000, %f739;
$L__BB0_35:                             // %__internal_fmodf_kernel.exit.i1027
	abs.f32 	%f329, %f739;
	setp.gtu.f32 	%p69, %f329, 0f7F800000;
	@%p69 bra 	$L__BB0_37;
// %bb.36:
	mov.b32 	%r376, %f22;
	and.b32  	%r377, %r376, -2147483648;
	mov.b32 	%r378, %f739;
	or.b32  	%r379, %r377, %r378;
	mov.b32 	%f739, %r379;
$L__BB0_37:                             // %__nv_fmodf.exit1028
	add.f32 	%f330, %f739, %f739;
	mov.b32 	%r380, %f330;
	and.b32  	%r381, %r380, -2147483648;
	or.b32  	%r382, %r381, 1056964608;
	mov.b32 	%f331, %r382;
	add.f32 	%f332, %f330, %f331;
	cvt.rzi.f32.f32 	%f333, %f332;
	abs.f32 	%f334, %f330;
	setp.gt.f32 	%p70, %f334, 0f4B000000;
	selp.f32 	%f335, %f330, %f333, %p70;
	cvt.rzi.f32.f32 	%f336, %f330;
	setp.lt.f32 	%p71, %f334, 0f3F000000;
	selp.f32 	%f337, %f336, %f335, %p71;
	cvt.rzi.s32.f32 	%r383, %f337;
	fma.rn.f32 	%f338, %f337, 0fBF000000, %f739;
	mul.f32 	%f339, %f338, %f338;
	fma.rn.f32 	%f340, %f339, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f341, %f339, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f342, %f340, %f339, 0fC0A55DF6;
	fma.rn.f32 	%f343, %f341, %f339, 0f4081E0CF;
	fma.rn.f32 	%f344, %f339, %f338, 0f00000000;
	fma.rn.f32 	%f345, %f343, %f339, 0fC09DE9E6;
	fma.rn.f32 	%f346, %f342, %f344, 0f00000000;
	fma.rn.f32 	%f347, %f345, %f339, 0f3F800000;
	fma.rn.f32 	%f348, %f338, 0f40490FDB, %f346;
	and.b32  	%r384, %r383, 1;
	setp.eq.b32 	%p72, %r384, 1;
	selp.f32 	%f349, %f347, %f348, %p72;
	selp.f32 	%f350, %f348, %f347, %p72;
	and.b32  	%r385, %r383, 2;
	setp.eq.s32 	%p73, %r385, 0;
	neg.f32 	%f351, %f349;
	selp.f32 	%f352, %f349, %f351, %p73;
	add.s32 	%r386, %r383, 1;
	and.b32  	%r387, %r386, 2;
	setp.eq.s32 	%p74, %r387, 0;
	mov.f32 	%f353, 0f00000000;
	sub.f32 	%f354, %f353, %f350;
	selp.f32 	%f355, %f350, %f354, %p74;
	cvt.rzi.f32.f32 	%f356, %f739;
	setp.eq.f32 	%p75, %f356, %f739;
	mul.f32 	%f357, %f739, 0f00000000;
	selp.f32 	%f742, %f357, %f352, %p75;
	abs.f32 	%f358, %f739;
	setp.gt.f32 	%p76, %f358, 0f4B800000;
	add.f32 	%f359, %f742, 0f3F800000;
	selp.f32 	%f741, %f359, %f355, %p76;
$L__BB0_38:                             // %L412
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r346, %r345, 1;
	setp.gt.u32 	%p78, %r2, 23;
	or.pred  	%p1, %p35, %p78;
	mov.f32 	%f730, 0f40400000;
	mov.f32 	%f747, %f223;
	mov.f32 	%f748, %f223;
	@%p1 bra 	$L__BB0_54;
// %bb.39:                              // %L450
	cvt.u16.u32 	%rs8, %r3629;
	and.b16  	%rs9, %rs8, 255;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 10;
	mul.lo.s16 	%rs12, %rs11, 6;
	sub.s16 	%rs13, %rs8, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f361, %rs14;
	div.approx.f32 	%f43, %f361, %f730;
	abs.f32 	%f745, %f43;
	setp.lt.f32 	%p79, %f745, 0f40000000;
	@%p79 bra 	$L__BB0_51;
// %bb.40:
	setp.gtu.f32 	%p80, %f745, 0f4B800000;
	@%p80 bra 	$L__BB0_47;
	bra.uni 	$L__BB0_41;
$L__BB0_47:
	mov.b32 	%r25, %f745;
	and.b32  	%r395, %r25, 8388607;
	or.b32  	%r3637, %r395, 1065353216;
	mov.b32 	%f744, %r3637;
	add.s32 	%r396, %r25, -1073741824;
	and.b32  	%r3638, %r396, -8388608;
	setp.eq.s32 	%p86, %r3638, 0;
	@%p86 bra 	$L__BB0_50;
// %bb.48:                              // %__nv_fmaf_rn.exit4.i.i.i1053.preheader
	mov.f32 	%f372, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f371,%f372;
	// end inline asm
$L__BB0_49:                             // %__nv_fmaf_rn.exit4.i.i.i1053
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r397, %r3638, 192937984;
	add.s32 	%r398, %r3637, %r397;
	mov.b32 	%f373, %r398;
	mul.f32 	%f374, %f371, %f373;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f375, %f371, %f374;
	sub.f32 	%f377, %f373, %f376;
	fma.rz.f32 	%f378, %f377, %f371, %f376;
	cvt.rzi.f32.f32 	%f379, %f378;
	sub.f32 	%f744, %f373, %f379;
	sub.s32 	%r3638, %r3638, %r397;
	mov.b32 	%r3637, %f744;
	setp.ne.s32 	%p87, %r3638, 0;
	setp.ne.s32 	%p88, %r3637, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_49;
$L__BB0_50:                             // %__internal_fmodf_slowpath_mod.exit.i.i1055
	setp.gt.u32 	%p90, %r25, 2139095039;
	selp.f32 	%f380, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f381, %f744, 0f34000000;
	mul.f32 	%f745, %f380, %f381;
	bra.uni 	$L__BB0_51;
$L__BB0_41:                             // %__nv_fast_fdividef.exit.i.i.i1032
	mov.f32 	%f363, 0f40000000;
	div.approx.f32 	%f364, %f745, %f363;
	cvt.rzi.f32.f32 	%f743, %f364;
	fma.rn.f32 	%f46, %f743, 0fC0000000, %f745;
	mov.b32 	%r24, %f46;
	setp.lt.u32 	%p81, %r24, 1073741824;
	@%p81 bra 	$L__BB0_46;
// %bb.42:
	setp.lt.u32 	%p82, %r24, -2147483647;
	@%p82 bra 	$L__BB0_44;
// %bb.43:
	add.f32 	%f369, %f743, 0fBF800000;
	setp.lt.f32 	%p85, %f46, 0fC0000000;
	add.f32 	%f370, %f369, 0fBF800000;
	selp.f32 	%f743, %f370, %f369, %p85;
	bra.uni 	$L__BB0_46;
$L__BB0_44:
	add.f32 	%f743, %f743, 0f3F800000;
	setp.ltu.f32 	%p83, %f46, 0f40800000;
	@%p83 bra 	$L__BB0_46;
// %bb.45:                              // %__nv_fmaf_rn.exit.i.i.i1036
	add.f32 	%f365, %f743, 0f3F800000;
	fma.rn.f32 	%f367, %f363, 0fC0400000, %f46;
	setp.ge.f32 	%p84, %f367, 0f00000000;
	add.f32 	%f368, %f365, 0f3F800000;
	selp.f32 	%f743, %f368, %f365, %p84;
$L__BB0_46:                             // %__internal_fmodf_fastpath_quot.exit.i.i1039
	fma.rn.f32 	%f745, %f743, 0fC0000000, %f745;
$L__BB0_51:                             // %__internal_fmodf_kernel.exit.i1058
	abs.f32 	%f382, %f745;
	setp.gtu.f32 	%p91, %f382, 0f7F800000;
	@%p91 bra 	$L__BB0_53;
// %bb.52:
	mov.b32 	%r399, %f43;
	and.b32  	%r400, %r399, -2147483648;
	mov.b32 	%r401, %f745;
	or.b32  	%r402, %r400, %r401;
	mov.b32 	%f745, %r402;
$L__BB0_53:                             // %__nv_fmodf.exit1059
	add.f32 	%f383, %f745, %f745;
	mov.b32 	%r403, %f383;
	and.b32  	%r404, %r403, -2147483648;
	or.b32  	%r405, %r404, 1056964608;
	mov.b32 	%f384, %r405;
	add.f32 	%f385, %f383, %f384;
	cvt.rzi.f32.f32 	%f386, %f385;
	abs.f32 	%f387, %f383;
	setp.gt.f32 	%p92, %f387, 0f4B000000;
	selp.f32 	%f388, %f383, %f386, %p92;
	cvt.rzi.f32.f32 	%f389, %f383;
	setp.lt.f32 	%p93, %f387, 0f3F000000;
	selp.f32 	%f390, %f389, %f388, %p93;
	cvt.rzi.s32.f32 	%r406, %f390;
	fma.rn.f32 	%f391, %f390, 0fBF000000, %f745;
	mul.f32 	%f392, %f391, %f391;
	fma.rn.f32 	%f393, %f392, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f394, %f392, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f393, %f392, 0fC0A55DF6;
	fma.rn.f32 	%f396, %f394, %f392, 0f4081E0CF;
	fma.rn.f32 	%f397, %f392, %f391, 0f00000000;
	fma.rn.f32 	%f398, %f396, %f392, 0fC09DE9E6;
	fma.rn.f32 	%f399, %f395, %f397, 0f00000000;
	fma.rn.f32 	%f400, %f398, %f392, 0f3F800000;
	fma.rn.f32 	%f401, %f391, 0f40490FDB, %f399;
	and.b32  	%r407, %r406, 1;
	setp.eq.b32 	%p94, %r407, 1;
	selp.f32 	%f402, %f400, %f401, %p94;
	selp.f32 	%f403, %f401, %f400, %p94;
	and.b32  	%r408, %r406, 2;
	setp.eq.s32 	%p95, %r408, 0;
	neg.f32 	%f404, %f402;
	selp.f32 	%f405, %f402, %f404, %p95;
	add.s32 	%r409, %r406, 1;
	and.b32  	%r410, %r409, 2;
	setp.eq.s32 	%p96, %r410, 0;
	mov.f32 	%f406, 0f00000000;
	sub.f32 	%f407, %f406, %f403;
	selp.f32 	%f408, %f403, %f407, %p96;
	cvt.rzi.f32.f32 	%f409, %f745;
	setp.eq.f32 	%p97, %f409, %f745;
	mul.f32 	%f410, %f745, 0f00000000;
	selp.f32 	%f748, %f410, %f405, %p97;
	abs.f32 	%f411, %f745;
	setp.gt.f32 	%p98, %f411, 0f4B800000;
	add.f32 	%f412, %f748, 0f3F800000;
	selp.f32 	%f747, %f412, %f408, %p98;
$L__BB0_54:                             // %L484
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p30, %r346, 1;
	or.pred  	%p2, %p56, %p78;
	mov.f32 	%f753, %f223;
	mov.f32 	%f754, %f223;
	@%p2 bra 	$L__BB0_70;
// %bb.55:                              // %L492
	mul.hi.u32 	%r412, %r3630, -1431655765;
	shr.u32 	%r413, %r412, 2;
	mul.lo.s32 	%r414, %r413, 6;
	sub.s32 	%r415, %r3630, %r414;
	cvt.rn.f32.s32 	%f414, %r415;
	div.approx.f32 	%f64, %f414, %f730;
	abs.f32 	%f751, %f64;
	setp.lt.f32 	%p101, %f751, 0f40000000;
	@%p101 bra 	$L__BB0_67;
// %bb.56:
	setp.gtu.f32 	%p102, %f751, 0f4B800000;
	@%p102 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r33, %f751;
	and.b32  	%r416, %r33, 8388607;
	or.b32  	%r3639, %r416, 1065353216;
	mov.b32 	%f750, %r3639;
	add.s32 	%r417, %r33, -1073741824;
	and.b32  	%r3640, %r417, -8388608;
	setp.eq.s32 	%p108, %r3640, 0;
	@%p108 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i1084.preheader
	mov.f32 	%f425, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f424,%f425;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i1084
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r418, %r3640, 192937984;
	add.s32 	%r419, %r3639, %r418;
	mov.b32 	%f426, %r419;
	mul.f32 	%f427, %f424, %f426;
	sub.f32 	%f428, %f426, %f427;
	fma.rn.f32 	%f429, %f428, %f424, %f427;
	sub.f32 	%f430, %f426, %f429;
	fma.rz.f32 	%f431, %f430, %f424, %f429;
	cvt.rzi.f32.f32 	%f432, %f431;
	sub.f32 	%f750, %f426, %f432;
	sub.s32 	%r3640, %r3640, %r418;
	mov.b32 	%r3639, %f750;
	setp.ne.s32 	%p109, %r3640, 0;
	setp.ne.s32 	%p110, %r3639, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i1086
	setp.gt.u32 	%p112, %r33, 2139095039;
	selp.f32 	%f433, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f434, %f750, 0f34000000;
	mul.f32 	%f751, %f433, %f434;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i1063
	mov.f32 	%f416, 0f40000000;
	div.approx.f32 	%f417, %f751, %f416;
	cvt.rzi.f32.f32 	%f749, %f417;
	fma.rn.f32 	%f67, %f749, 0fC0000000, %f751;
	mov.b32 	%r32, %f67;
	setp.lt.u32 	%p103, %r32, 1073741824;
	@%p103 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p104, %r32, -2147483647;
	@%p104 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f422, %f749, 0fBF800000;
	setp.lt.f32 	%p107, %f67, 0fC0000000;
	add.f32 	%f423, %f422, 0fBF800000;
	selp.f32 	%f749, %f423, %f422, %p107;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f749, %f749, 0f3F800000;
	setp.ltu.f32 	%p105, %f67, 0f40800000;
	@%p105 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i1067
	add.f32 	%f418, %f749, 0f3F800000;
	fma.rn.f32 	%f420, %f416, 0fC0400000, %f67;
	setp.ge.f32 	%p106, %f420, 0f00000000;
	add.f32 	%f421, %f418, 0f3F800000;
	selp.f32 	%f749, %f421, %f418, %p106;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i1070
	fma.rn.f32 	%f751, %f749, 0fC0000000, %f751;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i1089
	abs.f32 	%f435, %f751;
	setp.gtu.f32 	%p113, %f435, 0f7F800000;
	@%p113 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r420, %f64;
	and.b32  	%r421, %r420, -2147483648;
	mov.b32 	%r422, %f751;
	or.b32  	%r423, %r421, %r422;
	mov.b32 	%f751, %r423;
$L__BB0_69:                             // %__nv_fmodf.exit1090
	add.f32 	%f436, %f751, %f751;
	mov.b32 	%r424, %f436;
	and.b32  	%r425, %r424, -2147483648;
	or.b32  	%r426, %r425, 1056964608;
	mov.b32 	%f437, %r426;
	add.f32 	%f438, %f436, %f437;
	cvt.rzi.f32.f32 	%f439, %f438;
	abs.f32 	%f440, %f436;
	setp.gt.f32 	%p114, %f440, 0f4B000000;
	selp.f32 	%f441, %f436, %f439, %p114;
	cvt.rzi.f32.f32 	%f442, %f436;
	setp.lt.f32 	%p115, %f440, 0f3F000000;
	selp.f32 	%f443, %f442, %f441, %p115;
	cvt.rzi.s32.f32 	%r427, %f443;
	fma.rn.f32 	%f444, %f443, 0fBF000000, %f751;
	mul.f32 	%f445, %f444, %f444;
	fma.rn.f32 	%f446, %f445, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f447, %f445, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f448, %f446, %f445, 0fC0A55DF6;
	fma.rn.f32 	%f449, %f447, %f445, 0f4081E0CF;
	fma.rn.f32 	%f450, %f445, %f444, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f445, 0fC09DE9E6;
	fma.rn.f32 	%f452, %f448, %f450, 0f00000000;
	fma.rn.f32 	%f453, %f451, %f445, 0f3F800000;
	fma.rn.f32 	%f454, %f444, 0f40490FDB, %f452;
	and.b32  	%r428, %r427, 1;
	setp.eq.b32 	%p116, %r428, 1;
	selp.f32 	%f455, %f453, %f454, %p116;
	selp.f32 	%f456, %f454, %f453, %p116;
	and.b32  	%r429, %r427, 2;
	setp.eq.s32 	%p117, %r429, 0;
	neg.f32 	%f457, %f455;
	selp.f32 	%f458, %f455, %f457, %p117;
	add.s32 	%r430, %r427, 1;
	and.b32  	%r431, %r430, 2;
	setp.eq.s32 	%p118, %r431, 0;
	mov.f32 	%f459, 0f00000000;
	sub.f32 	%f460, %f459, %f456;
	selp.f32 	%f461, %f456, %f460, %p118;
	cvt.rzi.f32.f32 	%f462, %f751;
	setp.eq.f32 	%p119, %f462, %f751;
	mul.f32 	%f463, %f751, 0f00000000;
	selp.f32 	%f754, %f463, %f458, %p119;
	abs.f32 	%f464, %f751;
	setp.gt.f32 	%p120, %f464, 0f4B800000;
	add.f32 	%f465, %f754, 0f3F800000;
	selp.f32 	%f753, %f465, %f461, %p120;
$L__BB0_70:                             // %L526
	selp.f32 	%f243, %f241, %f242, %p30;
	and.b32  	%r347, %r345, 2;
	@%p15 bra 	$L__BB0_190;
// %bb.71:
	@%p275 bra 	$L__BB0_186;
	bra.uni 	$L__BB0_72;
$L__BB0_186:
	mov.b32 	%r237, %f785;
	and.b32  	%r444, %r237, 8388607;
	or.b32  	%r3734, %r444, 1065353216;
	mov.b32 	%f784, %r3734;
	add.s32 	%r445, %r237, -1073741824;
	and.b32  	%r3735, %r445, -8388608;
	setp.eq.s32 	%p128, %r3735, 0;
	@%p128 bra 	$L__BB0_189;
// %bb.187:                             // %__nv_fmaf_rn.exit4.i.i.i1115.preheader
	mov.f32 	%f475, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f474,%f475;
	// end inline asm
$L__BB0_188:                            // %__nv_fmaf_rn.exit4.i.i.i1115
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r446, %r3735, 192937984;
	add.s32 	%r447, %r3734, %r446;
	mov.b32 	%f476, %r447;
	mul.f32 	%f477, %f474, %f476;
	sub.f32 	%f478, %f476, %f477;
	fma.rn.f32 	%f479, %f478, %f474, %f477;
	sub.f32 	%f480, %f476, %f479;
	fma.rz.f32 	%f481, %f480, %f474, %f479;
	cvt.rzi.f32.f32 	%f482, %f481;
	sub.f32 	%f784, %f476, %f482;
	sub.s32 	%r3735, %r3735, %r446;
	mov.b32 	%r3734, %f784;
	setp.ne.s32 	%p129, %r3735, 0;
	setp.ne.s32 	%p130, %r3734, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	$L__BB0_188;
$L__BB0_189:                            // %__internal_fmodf_slowpath_mod.exit.i.i1117
	setp.gt.u32 	%p132, %r237, 2139095039;
	selp.f32 	%f483, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f484, %f784, 0f34000000;
	mul.f32 	%f785, %f483, %f484;
	bra.uni 	$L__BB0_190;
$L__BB0_72:                             // %__nv_fast_fdividef.exit.i.i.i1094
	mov.f32 	%f466, 0f40000000;
	div.approx.f32 	%f467, %f785, %f466;
	cvt.rzi.f32.f32 	%f783, %f467;
	fma.rn.f32 	%f187, %f783, 0fC0000000, %f785;
	mov.b32 	%r236, %f187;
	setp.lt.u32 	%p123, %r236, 1073741824;
	@%p123 bra 	$L__BB0_185;
// %bb.73:
	setp.lt.u32 	%p124, %r236, -2147483647;
	@%p124 bra 	$L__BB0_183;
// %bb.74:
	add.f32 	%f472, %f783, 0fBF800000;
	setp.lt.f32 	%p127, %f187, 0fC0000000;
	add.f32 	%f473, %f472, 0fBF800000;
	selp.f32 	%f783, %f473, %f472, %p127;
	bra.uni 	$L__BB0_185;
$L__BB0_183:
	add.f32 	%f783, %f783, 0f3F800000;
	setp.ltu.f32 	%p125, %f187, 0f40800000;
	@%p125 bra 	$L__BB0_185;
// %bb.184:                             // %__nv_fmaf_rn.exit.i.i.i1098
	add.f32 	%f468, %f783, 0f3F800000;
	fma.rn.f32 	%f470, %f466, 0fC0400000, %f187;
	setp.ge.f32 	%p126, %f470, 0f00000000;
	add.f32 	%f471, %f468, 0f3F800000;
	selp.f32 	%f783, %f471, %f468, %p126;
$L__BB0_185:                            // %__internal_fmodf_fastpath_quot.exit.i.i1101
	fma.rn.f32 	%f785, %f783, 0fC0000000, %f785;
$L__BB0_190:                            // %__internal_fmodf_kernel.exit.i1120
	setp.eq.s32 	%p31, %r347, 0;
	neg.f32 	%f245, %f243;
	add.s32 	%r348, %r345, 1;
	cvt.rzi.f32.f32 	%f249, %f781;
	abs.f32 	%f485, %f785;
	setp.gtu.f32 	%p133, %f485, 0f7F800000;
	@%p133 bra 	$L__BB0_192;
// %bb.191:
	mov.b32 	%r448, %f785;
	or.b32  	%r449, %r230, %r448;
	mov.b32 	%f785, %r449;
$L__BB0_192:                            // %__nv_fmodf.exit1121
	selp.f32 	%f244, %f242, %f241, %p30;
	selp.f32 	%f246, %f243, %f245, %p31;
	and.b32  	%r349, %r348, 2;
	setp.eq.f32 	%p33, %f249, %f781;
	mul.f32 	%f250, %f781, 0f00000000;
	add.f32 	%f487, %f785, %f785;
	mov.b32 	%r456, %f487;
	and.b32  	%r457, %r456, -2147483648;
	or.b32  	%r458, %r457, 1056964608;
	mov.b32 	%f488, %r458;
	add.f32 	%f489, %f487, %f488;
	cvt.rzi.f32.f32 	%f490, %f489;
	abs.f32 	%f491, %f487;
	setp.gt.f32 	%p135, %f491, 0f4B000000;
	selp.f32 	%f492, %f487, %f490, %p135;
	cvt.rzi.f32.f32 	%f493, %f487;
	setp.lt.f32 	%p136, %f491, 0f3F000000;
	selp.f32 	%f494, %f493, %f492, %p136;
	cvt.rzi.s32.f32 	%r459, %f494;
	fma.rn.f32 	%f495, %f494, 0fBF000000, %f785;
	mul.f32 	%f496, %f495, %f495;
	fma.rn.f32 	%f497, %f496, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f498, %f496, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f499, %f497, %f496, 0fC0A55DF6;
	fma.rn.f32 	%f500, %f498, %f496, 0f4081E0CF;
	fma.rn.f32 	%f501, %f496, %f495, 0f00000000;
	fma.rn.f32 	%f502, %f500, %f496, 0fC09DE9E6;
	fma.rn.f32 	%f503, %f499, %f501, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f496, 0f3F800000;
	fma.rn.f32 	%f505, %f495, 0f40490FDB, %f503;
	and.b32  	%r460, %r459, 1;
	setp.eq.b32 	%p137, %r460, 1;
	selp.f32 	%f506, %f504, %f505, %p137;
	selp.f32 	%f507, %f505, %f504, %p137;
	and.b32  	%r461, %r459, 2;
	setp.eq.s32 	%p138, %r461, 0;
	neg.f32 	%f508, %f506;
	selp.f32 	%f509, %f506, %f508, %p138;
	add.s32 	%r462, %r459, 1;
	and.b32  	%r463, %r462, 2;
	mov.f32 	%f777, 0f00000000;
	cvt.rzi.f32.f32 	%f512, %f785;
	setp.eq.f32 	%p140, %f512, %f785;
	mul.f32 	%f513, %f785, 0f00000000;
	mov.f32 	%f759, %f777;
	mov.f32 	%f760, %f777;
	@%p35 bra 	$L__BB0_90;
// %bb.75:                              // %L628
	cvt.u16.u32 	%rs15, %r3629;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 13;
	mul.lo.s16 	%rs19, %rs18, 48;
	sub.s16 	%rs20, %rs15, %rs19;
	and.b16  	%rs21, %rs20, 255;
	cvt.rn.f32.u16 	%f518, %rs21;
	div.approx.f32 	%f85, %f518, %f729;
	abs.f32 	%f757, %f85;
	setp.lt.f32 	%p142, %f757, 0f40000000;
	@%p142 bra 	$L__BB0_87;
// %bb.76:
	setp.gtu.f32 	%p143, %f757, 0f4B800000;
	@%p143 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r45, %f757;
	and.b32  	%r465, %r45, 8388607;
	or.b32  	%r3641, %r465, 1065353216;
	mov.b32 	%f756, %r3641;
	add.s32 	%r466, %r45, -1073741824;
	and.b32  	%r3642, %r466, -8388608;
	setp.eq.s32 	%p149, %r3642, 0;
	@%p149 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i1146.preheader
	mov.f32 	%f529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f528,%f529;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i1146
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r467, %r3642, 192937984;
	add.s32 	%r468, %r3641, %r467;
	mov.b32 	%f530, %r468;
	mul.f32 	%f531, %f528, %f530;
	sub.f32 	%f532, %f530, %f531;
	fma.rn.f32 	%f533, %f532, %f528, %f531;
	sub.f32 	%f534, %f530, %f533;
	fma.rz.f32 	%f535, %f534, %f528, %f533;
	cvt.rzi.f32.f32 	%f536, %f535;
	sub.f32 	%f756, %f530, %f536;
	sub.s32 	%r3642, %r3642, %r467;
	mov.b32 	%r3641, %f756;
	setp.ne.s32 	%p150, %r3642, 0;
	setp.ne.s32 	%p151, %r3641, 0;
	and.pred  	%p152, %p150, %p151;
	@%p152 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i1148
	setp.gt.u32 	%p153, %r45, 2139095039;
	selp.f32 	%f537, 0f7FFFFFFF, 0f4B800000, %p153;
	mul.f32 	%f538, %f756, 0f34000000;
	mul.f32 	%f757, %f537, %f538;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i1125
	mov.f32 	%f520, 0f40000000;
	div.approx.f32 	%f521, %f757, %f520;
	cvt.rzi.f32.f32 	%f755, %f521;
	fma.rn.f32 	%f88, %f755, 0fC0000000, %f757;
	mov.b32 	%r44, %f88;
	setp.lt.u32 	%p144, %r44, 1073741824;
	@%p144 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p145, %r44, -2147483647;
	@%p145 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f526, %f755, 0fBF800000;
	setp.lt.f32 	%p148, %f88, 0fC0000000;
	add.f32 	%f527, %f526, 0fBF800000;
	selp.f32 	%f755, %f527, %f526, %p148;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p146, %f88, 0f40800000;
	@%p146 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i1129
	add.f32 	%f522, %f755, 0f3F800000;
	fma.rn.f32 	%f524, %f520, 0fC0400000, %f88;
	setp.ge.f32 	%p147, %f524, 0f00000000;
	add.f32 	%f525, %f522, 0f3F800000;
	selp.f32 	%f755, %f525, %f522, %p147;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i1132
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i1151
	abs.f32 	%f539, %f757;
	setp.gtu.f32 	%p154, %f539, 0f7F800000;
	@%p154 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r469, %f85;
	and.b32  	%r470, %r469, -2147483648;
	mov.b32 	%r471, %f757;
	or.b32  	%r472, %r470, %r471;
	mov.b32 	%f757, %r472;
$L__BB0_89:                             // %__nv_fmodf.exit1152
	add.f32 	%f540, %f757, %f757;
	mov.b32 	%r473, %f540;
	and.b32  	%r474, %r473, -2147483648;
	or.b32  	%r475, %r474, 1056964608;
	mov.b32 	%f541, %r475;
	add.f32 	%f542, %f540, %f541;
	cvt.rzi.f32.f32 	%f543, %f542;
	abs.f32 	%f544, %f540;
	setp.gt.f32 	%p155, %f544, 0f4B000000;
	selp.f32 	%f545, %f540, %f543, %p155;
	cvt.rzi.f32.f32 	%f546, %f540;
	setp.lt.f32 	%p156, %f544, 0f3F000000;
	selp.f32 	%f547, %f546, %f545, %p156;
	cvt.rzi.s32.f32 	%r476, %f547;
	fma.rn.f32 	%f548, %f547, 0fBF000000, %f757;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f549, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f551, %f549, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f552, %f550, %f549, 0fC0A55DF6;
	fma.rn.f32 	%f553, %f551, %f549, 0f4081E0CF;
	fma.rn.f32 	%f554, %f549, %f548, 0f00000000;
	fma.rn.f32 	%f555, %f553, %f549, 0fC09DE9E6;
	fma.rn.f32 	%f556, %f552, %f554, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f549, 0f3F800000;
	fma.rn.f32 	%f558, %f548, 0f40490FDB, %f556;
	and.b32  	%r477, %r476, 1;
	setp.eq.b32 	%p157, %r477, 1;
	selp.f32 	%f559, %f557, %f558, %p157;
	selp.f32 	%f560, %f558, %f557, %p157;
	and.b32  	%r478, %r476, 2;
	setp.eq.s32 	%p158, %r478, 0;
	neg.f32 	%f561, %f559;
	selp.f32 	%f562, %f559, %f561, %p158;
	add.s32 	%r479, %r476, 1;
	and.b32  	%r480, %r479, 2;
	setp.eq.s32 	%p159, %r480, 0;
	mov.f32 	%f563, 0f00000000;
	sub.f32 	%f564, %f563, %f560;
	selp.f32 	%f565, %f560, %f564, %p159;
	cvt.rzi.f32.f32 	%f566, %f757;
	setp.eq.f32 	%p160, %f566, %f757;
	mul.f32 	%f567, %f757, 0f00000000;
	selp.f32 	%f760, %f567, %f562, %p160;
	abs.f32 	%f568, %f757;
	setp.gt.f32 	%p161, %f568, 0f4B800000;
	add.f32 	%f569, %f760, 0f3F800000;
	selp.f32 	%f759, %f569, %f565, %p161;
$L__BB0_90:                             // %L662
	setp.eq.s32 	%p32, %r349, 0;
	sub.f32 	%f247, %f223, %f244;
	selp.f32 	%f251, %f250, %f246, %p33;
	abs.f32 	%f252, %f781;
	setp.eq.s32 	%p139, %r463, 0;
	sub.f32 	%f510, %f777, %f507;
	selp.f32 	%f514, %f513, %f509, %p140;
	abs.f32 	%f515, %f785;
	mov.f32 	%f765, %f777;
	mov.f32 	%f766, %f777;
	@%p56 bra 	$L__BB0_106;
// %bb.91:                              // %L666
	mul.hi.u32 	%r482, %r3630, -1431655765;
	shr.u32 	%r483, %r482, 5;
	mul.lo.s32 	%r484, %r483, 48;
	sub.s32 	%r485, %r3630, %r484;
	cvt.rn.f32.s32 	%f571, %r485;
	div.approx.f32 	%f106, %f571, %f729;
	abs.f32 	%f763, %f106;
	setp.lt.f32 	%p163, %f763, 0f40000000;
	@%p163 bra 	$L__BB0_103;
// %bb.92:
	setp.gtu.f32 	%p164, %f763, 0f4B800000;
	@%p164 bra 	$L__BB0_99;
	bra.uni 	$L__BB0_93;
$L__BB0_99:
	mov.b32 	%r53, %f763;
	and.b32  	%r486, %r53, 8388607;
	or.b32  	%r3643, %r486, 1065353216;
	mov.b32 	%f762, %r3643;
	add.s32 	%r487, %r53, -1073741824;
	and.b32  	%r3644, %r487, -8388608;
	setp.eq.s32 	%p170, %r3644, 0;
	@%p170 bra 	$L__BB0_102;
// %bb.100:                             // %__nv_fmaf_rn.exit4.i.i.i1177.preheader
	mov.f32 	%f582, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f581,%f582;
	// end inline asm
$L__BB0_101:                            // %__nv_fmaf_rn.exit4.i.i.i1177
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r488, %r3644, 192937984;
	add.s32 	%r489, %r3643, %r488;
	mov.b32 	%f583, %r489;
	mul.f32 	%f584, %f581, %f583;
	sub.f32 	%f585, %f583, %f584;
	fma.rn.f32 	%f586, %f585, %f581, %f584;
	sub.f32 	%f587, %f583, %f586;
	fma.rz.f32 	%f588, %f587, %f581, %f586;
	cvt.rzi.f32.f32 	%f589, %f588;
	sub.f32 	%f762, %f583, %f589;
	sub.s32 	%r3644, %r3644, %r488;
	mov.b32 	%r3643, %f762;
	setp.ne.s32 	%p171, %r3644, 0;
	setp.ne.s32 	%p172, %r3643, 0;
	and.pred  	%p173, %p171, %p172;
	@%p173 bra 	$L__BB0_101;
$L__BB0_102:                            // %__internal_fmodf_slowpath_mod.exit.i.i1179
	setp.gt.u32 	%p174, %r53, 2139095039;
	selp.f32 	%f590, 0f7FFFFFFF, 0f4B800000, %p174;
	mul.f32 	%f591, %f762, 0f34000000;
	mul.f32 	%f763, %f590, %f591;
	bra.uni 	$L__BB0_103;
$L__BB0_93:                             // %__nv_fast_fdividef.exit.i.i.i1156
	mov.f32 	%f573, 0f40000000;
	div.approx.f32 	%f574, %f763, %f573;
	cvt.rzi.f32.f32 	%f761, %f574;
	fma.rn.f32 	%f109, %f761, 0fC0000000, %f763;
	mov.b32 	%r52, %f109;
	setp.lt.u32 	%p165, %r52, 1073741824;
	@%p165 bra 	$L__BB0_98;
// %bb.94:
	setp.lt.u32 	%p166, %r52, -2147483647;
	@%p166 bra 	$L__BB0_96;
// %bb.95:
	add.f32 	%f579, %f761, 0fBF800000;
	setp.lt.f32 	%p169, %f109, 0fC0000000;
	add.f32 	%f580, %f579, 0fBF800000;
	selp.f32 	%f761, %f580, %f579, %p169;
	bra.uni 	$L__BB0_98;
$L__BB0_96:
	add.f32 	%f761, %f761, 0f3F800000;
	setp.ltu.f32 	%p167, %f109, 0f40800000;
	@%p167 bra 	$L__BB0_98;
// %bb.97:                              // %__nv_fmaf_rn.exit.i.i.i1160
	add.f32 	%f575, %f761, 0f3F800000;
	fma.rn.f32 	%f577, %f573, 0fC0400000, %f109;
	setp.ge.f32 	%p168, %f577, 0f00000000;
	add.f32 	%f578, %f575, 0f3F800000;
	selp.f32 	%f761, %f578, %f575, %p168;
$L__BB0_98:                             // %__internal_fmodf_fastpath_quot.exit.i.i1163
	fma.rn.f32 	%f763, %f761, 0fC0000000, %f763;
$L__BB0_103:                            // %__internal_fmodf_kernel.exit.i1182
	abs.f32 	%f592, %f763;
	setp.gtu.f32 	%p175, %f592, 0f7F800000;
	@%p175 bra 	$L__BB0_105;
// %bb.104:
	mov.b32 	%r490, %f106;
	and.b32  	%r491, %r490, -2147483648;
	mov.b32 	%r492, %f763;
	or.b32  	%r493, %r491, %r492;
	mov.b32 	%f763, %r493;
$L__BB0_105:                            // %__nv_fmodf.exit1183
	add.f32 	%f593, %f763, %f763;
	mov.b32 	%r494, %f593;
	and.b32  	%r495, %r494, -2147483648;
	or.b32  	%r496, %r495, 1056964608;
	mov.b32 	%f594, %r496;
	add.f32 	%f595, %f593, %f594;
	cvt.rzi.f32.f32 	%f596, %f595;
	abs.f32 	%f597, %f593;
	setp.gt.f32 	%p176, %f597, 0f4B000000;
	selp.f32 	%f598, %f593, %f596, %p176;
	cvt.rzi.f32.f32 	%f599, %f593;
	setp.lt.f32 	%p177, %f597, 0f3F000000;
	selp.f32 	%f600, %f599, %f598, %p177;
	cvt.rzi.s32.f32 	%r497, %f600;
	fma.rn.f32 	%f601, %f600, 0fBF000000, %f763;
	mul.f32 	%f602, %f601, %f601;
	fma.rn.f32 	%f603, %f602, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f604, %f602, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f603, %f602, 0fC0A55DF6;
	fma.rn.f32 	%f606, %f604, %f602, 0f4081E0CF;
	fma.rn.f32 	%f607, %f602, %f601, 0f00000000;
	fma.rn.f32 	%f608, %f606, %f602, 0fC09DE9E6;
	fma.rn.f32 	%f609, %f605, %f607, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f602, 0f3F800000;
	fma.rn.f32 	%f611, %f601, 0f40490FDB, %f609;
	and.b32  	%r498, %r497, 1;
	setp.eq.b32 	%p178, %r498, 1;
	selp.f32 	%f612, %f610, %f611, %p178;
	selp.f32 	%f613, %f611, %f610, %p178;
	and.b32  	%r499, %r497, 2;
	setp.eq.s32 	%p179, %r499, 0;
	neg.f32 	%f614, %f612;
	selp.f32 	%f615, %f612, %f614, %p179;
	add.s32 	%r500, %r497, 1;
	and.b32  	%r501, %r500, 2;
	setp.eq.s32 	%p180, %r501, 0;
	mov.f32 	%f616, 0f00000000;
	sub.f32 	%f617, %f616, %f613;
	selp.f32 	%f618, %f613, %f617, %p180;
	cvt.rzi.f32.f32 	%f619, %f763;
	setp.eq.f32 	%p181, %f619, %f763;
	mul.f32 	%f620, %f763, 0f00000000;
	selp.f32 	%f766, %f620, %f615, %p181;
	abs.f32 	%f621, %f763;
	setp.gt.f32 	%p182, %f621, 0f4B800000;
	add.f32 	%f622, %f766, 0f3F800000;
	selp.f32 	%f765, %f622, %f618, %p182;
$L__BB0_106:                            // %L700
	selp.f32 	%f248, %f244, %f247, %p32;
	setp.gt.f32 	%p34, %f252, 0f4B800000;
	add.f32 	%f253, %f251, 0f3F800000;
	selp.f32 	%f511, %f507, %f510, %p139;
	setp.gt.f32 	%p141, %f515, 0f4B800000;
	add.f32 	%f516, %f514, 0f3F800000;
	mov.f32 	%f771, %f777;
	mov.f32 	%f772, %f777;
	@%p1 bra 	$L__BB0_122;
// %bb.107:                             // %L738
	cvt.u16.u32 	%rs22, %r3629;
	and.b16  	%rs23, %rs22, 255;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 10;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs22, %rs26;
	and.b16  	%rs28, %rs27, 255;
	cvt.rn.f32.u16 	%f624, %rs28;
	div.approx.f32 	%f127, %f624, %f730;
	abs.f32 	%f769, %f127;
	setp.lt.f32 	%p183, %f769, 0f40000000;
	@%p183 bra 	$L__BB0_119;
// %bb.108:
	setp.gtu.f32 	%p184, %f769, 0f4B800000;
	@%p184 bra 	$L__BB0_115;
	bra.uni 	$L__BB0_109;
$L__BB0_115:
	mov.b32 	%r63, %f769;
	and.b32  	%r509, %r63, 8388607;
	or.b32  	%r3645, %r509, 1065353216;
	mov.b32 	%f768, %r3645;
	add.s32 	%r510, %r63, -1073741824;
	and.b32  	%r3646, %r510, -8388608;
	setp.eq.s32 	%p190, %r3646, 0;
	@%p190 bra 	$L__BB0_118;
// %bb.116:                             // %__nv_fmaf_rn.exit4.i.i.i1208.preheader
	mov.f32 	%f635, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f634,%f635;
	// end inline asm
$L__BB0_117:                            // %__nv_fmaf_rn.exit4.i.i.i1208
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r511, %r3646, 192937984;
	add.s32 	%r512, %r3645, %r511;
	mov.b32 	%f636, %r512;
	mul.f32 	%f637, %f634, %f636;
	sub.f32 	%f638, %f636, %f637;
	fma.rn.f32 	%f639, %f638, %f634, %f637;
	sub.f32 	%f640, %f636, %f639;
	fma.rz.f32 	%f641, %f640, %f634, %f639;
	cvt.rzi.f32.f32 	%f642, %f641;
	sub.f32 	%f768, %f636, %f642;
	sub.s32 	%r3646, %r3646, %r511;
	mov.b32 	%r3645, %f768;
	setp.ne.s32 	%p191, %r3646, 0;
	setp.ne.s32 	%p192, %r3645, 0;
	and.pred  	%p193, %p191, %p192;
	@%p193 bra 	$L__BB0_117;
$L__BB0_118:                            // %__internal_fmodf_slowpath_mod.exit.i.i1210
	setp.gt.u32 	%p194, %r63, 2139095039;
	selp.f32 	%f643, 0f7FFFFFFF, 0f4B800000, %p194;
	mul.f32 	%f644, %f768, 0f34000000;
	mul.f32 	%f769, %f643, %f644;
	bra.uni 	$L__BB0_119;
$L__BB0_109:                            // %__nv_fast_fdividef.exit.i.i.i1187
	mov.f32 	%f626, 0f40000000;
	div.approx.f32 	%f627, %f769, %f626;
	cvt.rzi.f32.f32 	%f767, %f627;
	fma.rn.f32 	%f130, %f767, 0fC0000000, %f769;
	mov.b32 	%r62, %f130;
	setp.lt.u32 	%p185, %r62, 1073741824;
	@%p185 bra 	$L__BB0_114;
// %bb.110:
	setp.lt.u32 	%p186, %r62, -2147483647;
	@%p186 bra 	$L__BB0_112;
// %bb.111:
	add.f32 	%f632, %f767, 0fBF800000;
	setp.lt.f32 	%p189, %f130, 0fC0000000;
	add.f32 	%f633, %f632, 0fBF800000;
	selp.f32 	%f767, %f633, %f632, %p189;
	bra.uni 	$L__BB0_114;
$L__BB0_112:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p187, %f130, 0f40800000;
	@%p187 bra 	$L__BB0_114;
// %bb.113:                             // %__nv_fmaf_rn.exit.i.i.i1191
	add.f32 	%f628, %f767, 0f3F800000;
	fma.rn.f32 	%f630, %f626, 0fC0400000, %f130;
	setp.ge.f32 	%p188, %f630, 0f00000000;
	add.f32 	%f631, %f628, 0f3F800000;
	selp.f32 	%f767, %f631, %f628, %p188;
$L__BB0_114:                            // %__internal_fmodf_fastpath_quot.exit.i.i1194
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_119:                            // %__internal_fmodf_kernel.exit.i1213
	abs.f32 	%f645, %f769;
	setp.gtu.f32 	%p195, %f645, 0f7F800000;
	@%p195 bra 	$L__BB0_121;
// %bb.120:
	mov.b32 	%r513, %f127;
	and.b32  	%r514, %r513, -2147483648;
	mov.b32 	%r515, %f769;
	or.b32  	%r516, %r514, %r515;
	mov.b32 	%f769, %r516;
$L__BB0_121:                            // %__nv_fmodf.exit1214
	add.f32 	%f646, %f769, %f769;
	mov.b32 	%r517, %f646;
	and.b32  	%r518, %r517, -2147483648;
	or.b32  	%r519, %r518, 1056964608;
	mov.b32 	%f647, %r519;
	add.f32 	%f648, %f646, %f647;
	cvt.rzi.f32.f32 	%f649, %f648;
	abs.f32 	%f650, %f646;
	setp.gt.f32 	%p196, %f650, 0f4B000000;
	selp.f32 	%f651, %f646, %f649, %p196;
	cvt.rzi.f32.f32 	%f652, %f646;
	setp.lt.f32 	%p197, %f650, 0f3F000000;
	selp.f32 	%f653, %f652, %f651, %p197;
	cvt.rzi.s32.f32 	%r520, %f653;
	fma.rn.f32 	%f654, %f653, 0fBF000000, %f769;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f656, %f655, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f657, %f655, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f658, %f656, %f655, 0fC0A55DF6;
	fma.rn.f32 	%f659, %f657, %f655, 0f4081E0CF;
	fma.rn.f32 	%f660, %f655, %f654, 0f00000000;
	fma.rn.f32 	%f661, %f659, %f655, 0fC09DE9E6;
	fma.rn.f32 	%f662, %f658, %f660, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f655, 0f3F800000;
	fma.rn.f32 	%f664, %f654, 0f40490FDB, %f662;
	and.b32  	%r521, %r520, 1;
	setp.eq.b32 	%p198, %r521, 1;
	selp.f32 	%f665, %f663, %f664, %p198;
	selp.f32 	%f666, %f664, %f663, %p198;
	and.b32  	%r522, %r520, 2;
	setp.eq.s32 	%p199, %r522, 0;
	neg.f32 	%f667, %f665;
	selp.f32 	%f668, %f665, %f667, %p199;
	add.s32 	%r523, %r520, 1;
	and.b32  	%r524, %r523, 2;
	setp.eq.s32 	%p200, %r524, 0;
	mov.f32 	%f669, 0f00000000;
	sub.f32 	%f670, %f669, %f666;
	selp.f32 	%f671, %f666, %f670, %p200;
	cvt.rzi.f32.f32 	%f672, %f769;
	setp.eq.f32 	%p201, %f672, %f769;
	mul.f32 	%f673, %f769, 0f00000000;
	selp.f32 	%f772, %f673, %f668, %p201;
	abs.f32 	%f674, %f769;
	setp.gt.f32 	%p202, %f674, 0f4B800000;
	add.f32 	%f675, %f772, 0f3F800000;
	selp.f32 	%f771, %f675, %f671, %p202;
$L__BB0_122:                            // %L772
	selp.f32 	%f254, %f253, %f248, %p34;
	selp.f32 	%f517, %f516, %f511, %p141;
	mov.f32 	%f778, %f777;
	@%p2 bra 	$L__BB0_138;
// %bb.123:                             // %L780
	mul.hi.u32 	%r526, %r3630, -1431655765;
	shr.u32 	%r527, %r526, 2;
	mul.lo.s32 	%r528, %r527, 6;
	sub.s32 	%r529, %r3630, %r528;
	cvt.rn.f32.s32 	%f677, %r529;
	div.approx.f32 	%f148, %f677, %f730;
	abs.f32 	%f775, %f148;
	setp.lt.f32 	%p203, %f775, 0f40000000;
	@%p203 bra 	$L__BB0_135;
// %bb.124:
	setp.gtu.f32 	%p204, %f775, 0f4B800000;
	@%p204 bra 	$L__BB0_131;
	bra.uni 	$L__BB0_125;
$L__BB0_131:
	mov.b32 	%r71, %f775;
	and.b32  	%r530, %r71, 8388607;
	or.b32  	%r3647, %r530, 1065353216;
	mov.b32 	%f774, %r3647;
	add.s32 	%r531, %r71, -1073741824;
	and.b32  	%r3648, %r531, -8388608;
	setp.eq.s32 	%p210, %r3648, 0;
	@%p210 bra 	$L__BB0_134;
// %bb.132:                             // %__nv_fmaf_rn.exit4.i.i.i1239.preheader
	mov.f32 	%f688, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// end inline asm
$L__BB0_133:                            // %__nv_fmaf_rn.exit4.i.i.i1239
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r532, %r3648, 192937984;
	add.s32 	%r533, %r3647, %r532;
	mov.b32 	%f689, %r533;
	mul.f32 	%f690, %f687, %f689;
	sub.f32 	%f691, %f689, %f690;
	fma.rn.f32 	%f692, %f691, %f687, %f690;
	sub.f32 	%f693, %f689, %f692;
	fma.rz.f32 	%f694, %f693, %f687, %f692;
	cvt.rzi.f32.f32 	%f695, %f694;
	sub.f32 	%f774, %f689, %f695;
	sub.s32 	%r3648, %r3648, %r532;
	mov.b32 	%r3647, %f774;
	setp.ne.s32 	%p211, %r3648, 0;
	setp.ne.s32 	%p212, %r3647, 0;
	and.pred  	%p213, %p211, %p212;
	@%p213 bra 	$L__BB0_133;
$L__BB0_134:                            // %__internal_fmodf_slowpath_mod.exit.i.i1241
	setp.gt.u32 	%p214, %r71, 2139095039;
	selp.f32 	%f696, 0f7FFFFFFF, 0f4B800000, %p214;
	mul.f32 	%f697, %f774, 0f34000000;
	mul.f32 	%f775, %f696, %f697;
	bra.uni 	$L__BB0_135;
$L__BB0_125:                            // %__nv_fast_fdividef.exit.i.i.i1218
	mov.f32 	%f679, 0f40000000;
	div.approx.f32 	%f680, %f775, %f679;
	cvt.rzi.f32.f32 	%f773, %f680;
	fma.rn.f32 	%f151, %f773, 0fC0000000, %f775;
	mov.b32 	%r70, %f151;
	setp.lt.u32 	%p205, %r70, 1073741824;
	@%p205 bra 	$L__BB0_130;
// %bb.126:
	setp.lt.u32 	%p206, %r70, -2147483647;
	@%p206 bra 	$L__BB0_128;
// %bb.127:
	add.f32 	%f685, %f773, 0fBF800000;
	setp.lt.f32 	%p209, %f151, 0fC0000000;
	add.f32 	%f686, %f685, 0fBF800000;
	selp.f32 	%f773, %f686, %f685, %p209;
	bra.uni 	$L__BB0_130;
$L__BB0_128:
	add.f32 	%f773, %f773, 0f3F800000;
	setp.ltu.f32 	%p207, %f151, 0f40800000;
	@%p207 bra 	$L__BB0_130;
// %bb.129:                             // %__nv_fmaf_rn.exit.i.i.i1222
	add.f32 	%f681, %f773, 0f3F800000;
	fma.rn.f32 	%f683, %f679, 0fC0400000, %f151;
	setp.ge.f32 	%p208, %f683, 0f00000000;
	add.f32 	%f684, %f681, 0f3F800000;
	selp.f32 	%f773, %f684, %f681, %p208;
$L__BB0_130:                            // %__internal_fmodf_fastpath_quot.exit.i.i1225
	fma.rn.f32 	%f775, %f773, 0fC0000000, %f775;
$L__BB0_135:                            // %__internal_fmodf_kernel.exit.i1244
	abs.f32 	%f698, %f775;
	setp.gtu.f32 	%p215, %f698, 0f7F800000;
	@%p215 bra 	$L__BB0_137;
// %bb.136:
	mov.b32 	%r534, %f148;
	and.b32  	%r535, %r534, -2147483648;
	mov.b32 	%r536, %f775;
	or.b32  	%r537, %r535, %r536;
	mov.b32 	%f775, %r537;
$L__BB0_137:                            // %__nv_fmodf.exit1245
	add.f32 	%f699, %f775, %f775;
	mov.b32 	%r538, %f699;
	and.b32  	%r539, %r538, -2147483648;
	or.b32  	%r540, %r539, 1056964608;
	mov.b32 	%f700, %r540;
	add.f32 	%f701, %f699, %f700;
	cvt.rzi.f32.f32 	%f702, %f701;
	abs.f32 	%f703, %f699;
	setp.gt.f32 	%p216, %f703, 0f4B000000;
	selp.f32 	%f704, %f699, %f702, %p216;
	cvt.rzi.f32.f32 	%f705, %f699;
	setp.lt.f32 	%p217, %f703, 0f3F000000;
	selp.f32 	%f706, %f705, %f704, %p217;
	cvt.rzi.s32.f32 	%r541, %f706;
	fma.rn.f32 	%f707, %f706, 0fBF000000, %f775;
	mul.f32 	%f708, %f707, %f707;
	fma.rn.f32 	%f709, %f708, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f710, %f708, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f711, %f709, %f708, 0fC0A55DF6;
	fma.rn.f32 	%f712, %f710, %f708, 0f4081E0CF;
	fma.rn.f32 	%f713, %f708, %f707, 0f00000000;
	fma.rn.f32 	%f714, %f712, %f708, 0fC09DE9E6;
	fma.rn.f32 	%f715, %f711, %f713, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f708, 0f3F800000;
	fma.rn.f32 	%f717, %f707, 0f40490FDB, %f715;
	and.b32  	%r542, %r541, 1;
	setp.eq.b32 	%p218, %r542, 1;
	selp.f32 	%f718, %f716, %f717, %p218;
	selp.f32 	%f719, %f717, %f716, %p218;
	and.b32  	%r543, %r541, 2;
	setp.eq.s32 	%p219, %r543, 0;
	neg.f32 	%f720, %f718;
	selp.f32 	%f721, %f718, %f720, %p219;
	add.s32 	%r544, %r541, 1;
	and.b32  	%r545, %r544, 2;
	setp.eq.s32 	%p220, %r545, 0;
	mov.f32 	%f722, 0f00000000;
	sub.f32 	%f723, %f722, %f719;
	selp.f32 	%f724, %f719, %f723, %p220;
	cvt.rzi.f32.f32 	%f725, %f775;
	setp.eq.f32 	%p221, %f725, %f775;
	mul.f32 	%f726, %f775, 0f00000000;
	selp.f32 	%f778, %f726, %f721, %p221;
	abs.f32 	%f727, %f775;
	setp.gt.f32 	%p222, %f727, 0f4B800000;
	add.f32 	%f728, %f778, 0f3F800000;
	selp.f32 	%f777, %f728, %f724, %p222;
$L__BB0_138:                            // %L814
	mov.b32 	%r338, %f254;
	mov.b32 	%r341, %f251;
	mov.b32 	%r433, %f747;
	mov.b32 	%r434, %f753;
	mov.b32 	%r439, %f748;
	mov.b32 	%r440, %f754;
	mov.b32 	%r452, %f517;
	mov.b32 	%r455, %f514;
	mov.b32 	%r547, %f771;
	mov.b32 	%r548, %f777;
	mov.b32 	%r553, %f772;
	mov.b32 	%r554, %f778;
	mov.u32 	%r3736, 999999999;
	cvt.u16.u32 	%rs247, %r2;
	@%p78 bra 	$L__BB0_140;
// %bb.139:                             // %L850
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	and.b16  	%rs30, %rs247, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs247, %rs33;
	cvt.u32.u16 	%r559, %rs34;
	and.b32  	%r560, %r559, 255;
	mad.lo.s32 	%r561, %r560, 24, %r3;
	cvt.u16.u32 	%rs35, %r561;
	mul.hi.u16 	%rs36, %rs35, -7281;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 576;
	sub.s16 	%rs39, %rs35, %rs38;
	cvt.u32.u16 	%r562, %rs39;
	mul.wide.u32 	%rd48, %r562, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.u32 	%r563, [%rd49];
	cvt.s32.s16 	%r564, %r563;
	shr.s32 	%r565, %r563, 16;
	mul.lo.s32 	%r566, %r565, 801;
	mad.lo.s32 	%r3736, %r564, 33, %r566;
$L__BB0_140:                            // %pass400
	xor.b32  	%r337, %r341, -2147483648;
	mov.b32 	%r389, %f735;
	mov.b32 	%r390, %f741;
	mov.b32 	%r392, %f736;
	mov.b32 	%r393, %f742;
	xor.b32  	%r436, %r439, -2147483648;
	xor.b32  	%r437, %r440, -2147483648;
	xor.b32  	%r451, %r455, -2147483648;
	mov.b32 	%r503, %f759;
	mov.b32 	%r504, %f765;
	mov.b32 	%r506, %f760;
	mov.b32 	%r507, %f766;
	xor.b32  	%r550, %r553, -2147483648;
	xor.b32  	%r551, %r554, -2147483648;
	and.b32  	%r567, %r2, 24;
	setp.ne.s32 	%p224, %r567, 24;
	cvt.u16.u32 	%rs248, %r221;
	mul.lo.s32 	%r3649, %r1, 1152;
	@%p224 bra 	$L__BB0_141;
// %bb.193:                             // %pass400.L1184_crit_edge
	mul.lo.s16 	%rs47, %rs248, 171;
	shr.u16 	%rs48, %rs47, 10;
	mul.lo.s16 	%rs49, %rs48, 6;
	sub.s16 	%rs50, %rs248, %rs49;
	cvt.u32.u16 	%r579, %rs50;
	and.b32  	%r3650, %r579, 255;
	mov.u32 	%r3651, 0;
	mov.u32 	%r3652, %r3651;
	bra.uni 	$L__BB0_142;
$L__BB0_141:                            // %pass437
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	mul.lo.s32 	%r568, %r220, 144;
	mul.lo.s16 	%rs41, %rs248, 171;
	shr.u16 	%rs42, %rs41, 10;
	mul.lo.s16 	%rs43, %rs42, 6;
	sub.s16 	%rs44, %rs248, %rs43;
	cvt.u32.u16 	%r569, %rs44;
	and.b32  	%r3650, %r569, 255;
	and.b16  	%rs45, %rs44, 255;
	mul.wide.u16 	%r570, %rs45, 24;
	or.b32  	%r571, %r3649, %r3;
	add.s32 	%r572, %r571, %r568;
	add.s32 	%r573, %r572, %r570;
	mul.wide.u32 	%rd50, %r573, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.u32 	%r3651, [%rd51];
	or.b32  	%r574, %r3, 576;
	add.s32 	%r575, %r574, %r3649;
	add.s32 	%r576, %r575, %r568;
	add.s32 	%r577, %r576, %r570;
	mul.wide.u32 	%rd52, %r577, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.u32 	%r3652, [%rd53];
$L__BB0_142:                            // %L1184
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	// begin inline asm
	cvt.rn.f16x2.f32 %r336, %r338, %r337;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r339, %r341, %r338;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r388, %r390, %r389;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r391, %r393, %r392;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r432, %r434, %r433;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r435, %r437, %r436;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r438, %r440, %r439;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r441, %r434, %r433;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r450, %r452, %r451;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r453, %r455, %r452;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r502, %r504, %r503;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r505, %r507, %r506;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r546, %r548, %r547;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r549, %r551, %r550;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r552, %r554, %r553;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r555, %r548, %r547;
	// end inline asm
	mov.u32 	%r3653, 0;
	shl.b32 	%r87, %r311, 17;
	shl.b32 	%r581, %r2, 3;
	and.b32  	%r582, %r581, 128;
	shl.b32 	%r583, %r1, 8;
	shl.b32 	%r584, %r2, 2;
	and.b32  	%r585, %r584, 60;
	or.b32  	%r586, %r582, %r583;
	or.b32  	%r88, %r586, %r585;
	or.b32  	%r587, %r584, %r586;
	or.b32  	%r89, %r587, 64;
	add.s32 	%r90, %r3, 24;
	and.b32  	%r588, %r233, 30;
	shr.u32 	%r589, %r2, 4;
	or.b32  	%r590, %r588, %r589;
	mul.lo.s32 	%r91, %r590, 257;
	or.b32  	%r591, %r589, %r233;
	or.b32  	%r592, %r591, 32;
	mul.lo.s32 	%r92, %r592, 257;
	and.b32  	%r593, %r4, 224;
	and.b16  	%rs52, %rs247, 255;
	mul.lo.s16 	%rs53, %rs52, 171;
	shr.u16 	%rs54, %rs53, 12;
	mul.lo.s16 	%rs55, %rs54, 24;
	sub.s16 	%rs56, %rs247, %rs55;
	cvt.u32.u16 	%r594, %rs56;
	and.b32  	%r93, %r594, 255;
	shr.u32 	%r595, %r3, 3;
	mad.lo.s32 	%r94, %r595, 257, %r593;
	shr.u32 	%r596, %r90, 3;
	mad.lo.s32 	%r95, %r596, 257, %r593;
	add.s32 	%r597, %r3, 48;
	shr.u32 	%r598, %r597, 3;
	mad.lo.s32 	%r96, %r598, 257, %r593;
	add.s32 	%r599, %r3, 72;
	shr.u32 	%r600, %r599, 3;
	mad.lo.s32 	%r97, %r600, 257, %r593;
	or.b32  	%r601, %r595, 12;
	mad.lo.s32 	%r98, %r601, 257, %r593;
	add.s32 	%r602, %r3, 120;
	shr.u32 	%r603, %r602, 3;
	mad.lo.s32 	%r99, %r603, 257, %r593;
	add.s32 	%r604, %r3, 144;
	shr.u32 	%r605, %r604, 3;
	mad.lo.s32 	%r100, %r605, 257, %r593;
	add.s32 	%r606, %r3, 168;
	shr.u32 	%r607, %r606, 3;
	mad.lo.s32 	%r101, %r607, 257, %r593;
	or.b32  	%r608, %r595, 24;
	mad.lo.s32 	%r102, %r608, 257, %r593;
	add.s32 	%r609, %r3, 216;
	shr.u32 	%r610, %r609, 3;
	mad.lo.s32 	%r103, %r610, 257, %r593;
	add.s32 	%r611, %r3, 240;
	shr.u32 	%r612, %r611, 3;
	mad.lo.s32 	%r104, %r612, 257, %r593;
	add.s32 	%r613, %r3, 264;
	shr.u32 	%r614, %r613, 3;
	mad.lo.s32 	%r105, %r614, 257, %r593;
	or.b32  	%r615, %r595, 36;
	mad.lo.s32 	%r106, %r615, 257, %r593;
	add.s32 	%r616, %r3, 312;
	shr.u32 	%r617, %r616, 3;
	mad.lo.s32 	%r107, %r617, 257, %r593;
	add.s32 	%r618, %r3, 336;
	shr.u32 	%r619, %r618, 3;
	mad.lo.s32 	%r108, %r619, 257, %r593;
	add.s32 	%r620, %r3, 360;
	shr.u32 	%r621, %r620, 3;
	mad.lo.s32 	%r109, %r621, 257, %r593;
	or.b32  	%r622, %r595, 48;
	mad.lo.s32 	%r110, %r622, 257, %r593;
	add.s32 	%r623, %r3, 408;
	shr.u32 	%r624, %r623, 3;
	mad.lo.s32 	%r111, %r624, 257, %r593;
	add.s32 	%r625, %r3, 432;
	shr.u32 	%r626, %r625, 3;
	mad.lo.s32 	%r112, %r626, 257, %r593;
	add.s32 	%r627, %r3, 456;
	shr.u32 	%r628, %r627, 3;
	mad.lo.s32 	%r113, %r628, 257, %r593;
	or.b32  	%r629, %r595, 60;
	mad.lo.s32 	%r114, %r629, 257, %r593;
	add.s32 	%r630, %r3, 504;
	bfe.u32 	%r631, %r630, 3, 6;
	mad.lo.s32 	%r115, %r631, 257, %r593;
	mul.lo.s32 	%r632, %r3, 33;
	mad.lo.s32 	%r633, %r220, 4806, %r632;
	mad.lo.s32 	%r634, %r3650, 801, %r633;
	bfe.s32 	%r635, %r2, 3, 1;
	and.b32  	%r636, %r635, 514;
	and.b32  	%r637, %r2, 1;
	neg.s32 	%r638, %r637;
	and.b32  	%r639, %r638, 4112;
	bfe.s32 	%r640, %r2, 1, 1;
	and.b32  	%r641, %r640, 2056;
	bfe.s32 	%r642, %r2, 2, 1;
	and.b32  	%r643, %r642, 1028;
	mul.lo.s32 	%r644, %r589, 257;
	add.s32 	%r645, %r644, %r3;
	add.s32 	%r646, %r645, %r636;
	add.s32 	%r647, %r646, %r639;
	add.s32 	%r648, %r647, %r641;
	add.s32 	%r649, %r648, %r643;
	mul.wide.u32 	%rd54, %r649, 4;
	mov.u64 	%rd55, shmem;
	add.s64 	%rd6, %rd55, %rd54;
	or.b32  	%r650, %r3, 8256;
	add.s32 	%r651, %r650, %r644;
	add.s32 	%r652, %r651, %r636;
	add.s32 	%r653, %r652, %r639;
	add.s32 	%r654, %r653, %r641;
	add.s32 	%r655, %r654, %r643;
	mul.wide.u32 	%rd56, %r655, 4;
	add.s64 	%rd7, %rd55, %rd56;
	or.b32  	%r656, %r3, 32;
	add.s32 	%r657, %r656, %r644;
	add.s32 	%r658, %r657, %r636;
	add.s32 	%r659, %r658, %r639;
	add.s32 	%r660, %r659, %r641;
	add.s32 	%r661, %r660, %r643;
	mul.wide.u32 	%rd57, %r661, 4;
	add.s64 	%rd8, %rd55, %rd57;
	or.b32  	%r662, %r3, 8288;
	add.s32 	%r663, %r662, %r644;
	add.s32 	%r664, %r663, %r636;
	add.s32 	%r665, %r664, %r639;
	add.s32 	%r666, %r665, %r641;
	add.s32 	%r667, %r666, %r643;
	mul.wide.u32 	%rd58, %r667, 4;
	add.s64 	%rd9, %rd55, %rd58;
	mul.lo.s32 	%r668, %r220, 6;
	shr.u32 	%r669, %r3, 4;
	bfe.s32 	%r670, %r3, 1, 1;
	and.b32  	%r671, %r670, 4112;
	bfe.s32 	%r672, %r3, 2, 1;
	and.b32  	%r673, %r672, 2056;
	and.b32  	%r674, %r3, 1;
	neg.s32 	%r675, %r674;
	and.b32  	%r676, %r675, 8256;
	bfe.s32 	%r677, %r3, 3, 1;
	and.b32  	%r678, %r3, 8;
	setp.eq.s32 	%p225, %r678, 0;
	and.b32  	%r679, %r677, 1028;
	mad.lo.s32 	%r680, %r669, 514, %r668;
	add.s32 	%r681, %r680, %r671;
	add.s32 	%r682, %r681, %r673;
	add.s32 	%r683, %r682, %r679;
	add.s32 	%r684, %r683, %r676;
	add.s32 	%r685, %r684, %r3650;
	mul.wide.u32 	%rd59, %r685, 4;
	add.s64 	%rd10, %rd55, %rd59;
	bfe.s32 	%r686, %r90, 4, 1;
	and.b32  	%r687, %r686, 514;
	selp.b32 	%r688, 1028, 0, %p225;
	shr.u32 	%r689, %r90, 5;
	add.s32 	%r690, %r671, %r668;
	add.s32 	%r691, %r690, %r673;
	add.s32 	%r692, %r691, %r688;
	add.s32 	%r693, %r692, %r676;
	mad.lo.s32 	%r694, %r689, 257, %r693;
	add.s32 	%r695, %r694, %r687;
	add.s32 	%r696, %r695, %r3650;
	mul.wide.u32 	%rd60, %r696, 4;
	add.s64 	%rd11, %rd55, %rd60;
	add.s32 	%r697, %r685, 32;
	mul.wide.u32 	%rd61, %r697, 4;
	add.s64 	%rd12, %rd55, %rd61;
	add.s32 	%r698, %r696, 32;
	mul.wide.u32 	%rd62, %r698, 4;
	add.s64 	%rd13, %rd55, %rd62;
	mul.lo.s32 	%r699, %r313, 589824;
	mad.lo.s32 	%r700, %r3, 24, %r3649;
	add.s32 	%r116, %r700, %r93;
	cvt.s64.s32 	%rd14, %r699;
	cvt.u16.u32 	%rs57, %r90;
	and.b16  	%rs58, %rs57, 255;
	mul.lo.s16 	%rs59, %rs58, 171;
	shr.u16 	%rs60, %rs59, 13;
	mul.lo.s16 	%rs61, %rs60, 48;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r701, %rs62;
	and.b32  	%r702, %r701, 255;
	or.b32  	%r703, %r3649, %r93;
	mad.lo.s32 	%r117, %r702, 24, %r703;
	mul.wide.u32 	%rd63, %r634, 4;
	add.s64 	%rd15, %rd55, %rd63;
	add.s32 	%r704, %r649, 64;
	mul.wide.u32 	%rd64, %r704, 4;
	add.s64 	%rd16, %rd55, %rd64;
	add.s32 	%r705, %r655, 64;
	mul.wide.u32 	%rd65, %r705, 4;
	add.s64 	%rd17, %rd55, %rd65;
	add.s32 	%r706, %r661, 64;
	mul.wide.u32 	%rd66, %r706, 4;
	add.s64 	%rd18, %rd55, %rd66;
	add.s32 	%r707, %r667, 64;
	mul.wide.u32 	%rd67, %r707, 4;
	add.s64 	%rd19, %rd55, %rd67;
	add.s32 	%r708, %r649, 128;
	mul.wide.u32 	%rd68, %r708, 4;
	add.s64 	%rd20, %rd55, %rd68;
	add.s32 	%r709, %r655, 128;
	mul.wide.u32 	%rd69, %r709, 4;
	add.s64 	%rd21, %rd55, %rd69;
	add.s32 	%r710, %r661, 128;
	mul.wide.u32 	%rd70, %r710, 4;
	add.s64 	%rd22, %rd55, %rd70;
	add.s32 	%r711, %r667, 128;
	mul.wide.u32 	%rd71, %r711, 4;
	add.s64 	%rd23, %rd55, %rd71;
	add.s32 	%r712, %r649, 192;
	mul.wide.u32 	%rd72, %r712, 4;
	add.s64 	%rd24, %rd55, %rd72;
	add.s32 	%r713, %r655, 192;
	mul.wide.u32 	%rd73, %r713, 4;
	add.s64 	%rd25, %rd55, %rd73;
	add.s32 	%r714, %r661, 192;
	mul.wide.u32 	%rd74, %r714, 4;
	add.s64 	%rd26, %rd55, %rd74;
	add.s32 	%r715, %r667, 192;
	mul.wide.u32 	%rd75, %r715, 4;
	add.s64 	%rd27, %rd55, %rd75;
	add.s32 	%r716, %r685, 64;
	mul.wide.u32 	%rd76, %r716, 4;
	add.s64 	%rd28, %rd55, %rd76;
	add.s32 	%r717, %r696, 64;
	mul.wide.u32 	%rd77, %r717, 4;
	add.s64 	%rd29, %rd55, %rd77;
	add.s32 	%r718, %r685, 96;
	mul.wide.u32 	%rd78, %r718, 4;
	add.s64 	%rd30, %rd55, %rd78;
	add.s32 	%r719, %r696, 96;
	mul.wide.u32 	%rd79, %r719, 4;
	add.s64 	%rd31, %rd55, %rd79;
	add.s32 	%r720, %r685, 128;
	mul.wide.u32 	%rd80, %r720, 4;
	add.s64 	%rd32, %rd55, %rd80;
	add.s32 	%r721, %r696, 128;
	mul.wide.u32 	%rd81, %r721, 4;
	add.s64 	%rd33, %rd55, %rd81;
	add.s32 	%r722, %r685, 160;
	mul.wide.u32 	%rd82, %r722, 4;
	add.s64 	%rd34, %rd55, %rd82;
	add.s32 	%r723, %r696, 160;
	mul.wide.u32 	%rd83, %r723, 4;
	add.s64 	%rd35, %rd55, %rd83;
	add.s32 	%r724, %r685, 192;
	mul.wide.u32 	%rd84, %r724, 4;
	add.s64 	%rd36, %rd55, %rd84;
	add.s32 	%r725, %r696, 192;
	mul.wide.u32 	%rd85, %r725, 4;
	add.s64 	%rd37, %rd55, %rd85;
	add.s32 	%r726, %r685, 224;
	mul.wide.u32 	%rd86, %r726, 4;
	add.s64 	%rd38, %rd55, %rd86;
	add.s32 	%r727, %r696, 224;
	mul.wide.u32 	%rd87, %r727, 4;
	add.s64 	%rd39, %rd55, %rd87;
	setp.gt.u32 	%p227, %r3, 7;
	setp.lt.u32 	%p228, %r2, 16;
	setp.lt.u32 	%p236, %r2, 24;
	mov.u32 	%r3683, %r3653;
	mov.u32 	%r3684, %r3653;
	mov.u32 	%r3685, %r3653;
	mov.u32 	%r3686, %r3653;
	bra.uni 	$L__BB0_143;
$L__BB0_165:                            // %L30549
                                        //   in Loop: Header=BB0_143 Depth=1
	add.s32 	%r219, %r3653, 48;
	setp.ne.s32 	%p274, %r3653, 4032;
	mov.u32 	%r3653, %r219;
	@%p274 bra 	$L__BB0_143;
	bra.uni 	$L__BB0_166;
$L__BB0_143:                            // %L1187
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_146 Depth 2
                                        //     Child Loop BB0_156 Depth 2
	add.s32 	%r728, %r3653, %r311;
	setp.lt.s32 	%p226, %r728, %r312;
	@%p226 bra 	$L__BB0_144;
	bra.uni 	$L__BB0_166;
$L__BB0_144:                            // %oksrem601
                                        //   in Loop: Header=BB0_143 Depth=1
	mul.hi.u32 	%r922, %r3653, -1431655765;
	shr.u32 	%r923, %r922, 5;
	mul.lo.s32 	%r253, %r923, 48;
	add.s32 	%r924, %r253, %r3;
	cvt.u16.u32 	%rs63, %r924;
	shr.s16 	%rs64, %rs63, 15;
	shr.u16 	%rs65, %rs64, 4;
	add.s16 	%rs66, %rs63, %rs65;
	and.b16  	%rs67, %rs66, 28672;
	sub.s16 	%rs68, %rs63, %rs67;
	cvt.u32.u16 	%r925, %rs68;
	shl.b32 	%r926, %r925, 17;
	or.b32  	%r927, %r926, %r88;
	add.s32 	%r928, %r927, %r87;
	shr.s32 	%r929, %r928, 31;
	shr.u32 	%r930, %r929, 3;
	add.s32 	%r931, %r928, %r930;
	shr.s32 	%r932, %r931, 29;
	setp.lt.s32 	%p230, %r928, 0;
	and.b32  	%r933, %r931, -536870912;
	setp.ne.s32 	%p231, %r933, %r928;
	and.pred  	%p232, %p230, %p231;
	selp.u32 	%r934, 1, 0, %p232;
	sub.s32 	%r935, %r934, %r932;
	shl.b32 	%r936, %r935, 29;
	add.s32 	%r937, %r936, %r928;
	mul.wide.s32 	%rd88, %r937, 4;
	add.s64 	%rd89, %rd3, %rd88;
	ld.global.v4.u32 	{%r938, %r939, %r940, %r941}, [%rd89];
	or.b32  	%r942, %r89, %r926;
	add.s32 	%r943, %r942, %r87;
	shr.s32 	%r944, %r943, 31;
	shr.u32 	%r945, %r944, 3;
	add.s32 	%r946, %r943, %r945;
	shr.u32 	%r947, %r946, 29;
	shr.u32 	%r948, %r943, 31;
	sub.s32 	%r949, %r948, %r947;
	shl.b32 	%r950, %r949, 29;
	add.s32 	%r951, %r950, %r943;
	mul.wide.s32 	%rd90, %r951, 4;
	add.s64 	%rd91, %rd3, %rd90;
	ld.global.v4.u32 	{%r952, %r953, %r954, %r955}, [%rd91];
	add.s32 	%r956, %r90, %r253;
	cvt.u16.u32 	%rs69, %r956;
	shr.s16 	%rs70, %rs69, 15;
	shr.u16 	%rs71, %rs70, 4;
	add.s16 	%rs72, %rs69, %rs71;
	and.b16  	%rs73, %rs72, 28672;
	sub.s16 	%rs74, %rs69, %rs73;
	cvt.u32.u16 	%r957, %rs74;
	shl.b32 	%r958, %r957, 17;
	or.b32  	%r959, %r958, %r88;
	add.s32 	%r960, %r959, %r87;
	shr.s32 	%r961, %r960, 31;
	shr.u32 	%r962, %r961, 3;
	add.s32 	%r963, %r960, %r962;
	shr.s32 	%r964, %r963, 29;
	setp.lt.s32 	%p233, %r960, 0;
	and.b32  	%r965, %r963, -536870912;
	setp.ne.s32 	%p234, %r965, %r960;
	and.pred  	%p235, %p233, %p234;
	selp.u32 	%r966, 1, 0, %p235;
	sub.s32 	%r967, %r966, %r964;
	shl.b32 	%r968, %r967, 29;
	add.s32 	%r969, %r968, %r960;
	mul.wide.s32 	%rd92, %r969, 4;
	add.s64 	%rd93, %rd3, %rd92;
	ld.global.v4.u32 	{%r970, %r971, %r972, %r973}, [%rd93];
	or.b32  	%r974, %r89, %r958;
	add.s32 	%r975, %r974, %r87;
	shr.s32 	%r976, %r975, 31;
	shr.u32 	%r977, %r976, 3;
	add.s32 	%r978, %r975, %r977;
	shr.u32 	%r979, %r978, 29;
	shr.u32 	%r980, %r975, 31;
	sub.s32 	%r981, %r980, %r979;
	shl.b32 	%r982, %r981, 29;
	add.s32 	%r983, %r982, %r975;
	mul.wide.s32 	%rd94, %r983, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.v4.u32 	{%r984, %r985, %r986, %r987}, [%rd95];
	selp.b32 	%r988, %r940, %r938, %p228;
	shfl.sync.bfly.b32	%r989, %r988, 16, 31, -1;
	selp.b32 	%r731, %r938, %r989, %p228;
	selp.b32 	%r736, %r989, %r940, %p228;
	selp.b32 	%r990, %r941, %r939, %p228;
	shfl.sync.bfly.b32	%r991, %r990, 16, 31, -1;
	selp.b32 	%r739, %r939, %r991, %p228;
	selp.b32 	%r744, %r991, %r941, %p228;
	selp.b32 	%r992, %r954, %r952, %p228;
	shfl.sync.bfly.b32	%r993, %r992, 16, 31, -1;
	selp.b32 	%r747, %r952, %r993, %p228;
	selp.b32 	%r752, %r993, %r954, %p228;
	selp.b32 	%r994, %r955, %r953, %p228;
	shfl.sync.bfly.b32	%r995, %r994, 16, 31, -1;
	selp.b32 	%r755, %r953, %r995, %p228;
	selp.b32 	%r760, %r995, %r955, %p228;
	selp.b32 	%r996, %r972, %r970, %p228;
	shfl.sync.bfly.b32	%r997, %r996, 16, 31, -1;
	selp.b32 	%r763, %r970, %r997, %p228;
	selp.b32 	%r768, %r997, %r972, %p228;
	selp.b32 	%r998, %r973, %r971, %p228;
	shfl.sync.bfly.b32	%r999, %r998, 16, 31, -1;
	selp.b32 	%r771, %r971, %r999, %p228;
	selp.b32 	%r776, %r999, %r973, %p228;
	selp.b32 	%r1000, %r986, %r984, %p228;
	shfl.sync.bfly.b32	%r1001, %r1000, 16, 31, -1;
	selp.b32 	%r779, %r984, %r1001, %p228;
	selp.b32 	%r784, %r1001, %r986, %p228;
	selp.b32 	%r1002, %r987, %r985, %p228;
	shfl.sync.bfly.b32	%r1003, %r1002, 16, 31, -1;
	selp.b32 	%r787, %r985, %r1003, %p228;
	selp.b32 	%r792, %r1003, %r987, %p228;
	shl.b32 	%r732, %r736, 4;
	mov.u32 	%r730, 252645135;
	// begin inline asm
	lop3.b32 %r794, %r730, %r731, %r732, 202;
	// end inline asm
	shr.u32 	%r735, %r731, 4;
	// begin inline asm
	lop3.b32 %r810, %r730, %r735, %r736, 202;
	// end inline asm
	shl.b32 	%r740, %r744, 4;
	// begin inline asm
	lop3.b32 %r802, %r730, %r739, %r740, 202;
	// end inline asm
	shr.u32 	%r743, %r739, 4;
	// begin inline asm
	lop3.b32 %r818, %r730, %r743, %r744, 202;
	// end inline asm
	shl.b32 	%r748, %r752, 4;
	// begin inline asm
	lop3.b32 %r826, %r730, %r747, %r748, 202;
	// end inline asm
	shr.u32 	%r751, %r747, 4;
	// begin inline asm
	lop3.b32 %r842, %r730, %r751, %r752, 202;
	// end inline asm
	shl.b32 	%r756, %r760, 4;
	// begin inline asm
	lop3.b32 %r834, %r730, %r755, %r756, 202;
	// end inline asm
	shr.u32 	%r759, %r755, 4;
	// begin inline asm
	lop3.b32 %r850, %r730, %r759, %r760, 202;
	// end inline asm
	shl.b32 	%r764, %r768, 4;
	// begin inline asm
	lop3.b32 %r795, %r730, %r763, %r764, 202;
	// end inline asm
	shr.u32 	%r767, %r763, 4;
	// begin inline asm
	lop3.b32 %r811, %r730, %r767, %r768, 202;
	// end inline asm
	shl.b32 	%r772, %r776, 4;
	// begin inline asm
	lop3.b32 %r803, %r730, %r771, %r772, 202;
	// end inline asm
	shr.u32 	%r775, %r771, 4;
	// begin inline asm
	lop3.b32 %r819, %r730, %r775, %r776, 202;
	// end inline asm
	shl.b32 	%r780, %r784, 4;
	// begin inline asm
	lop3.b32 %r827, %r730, %r779, %r780, 202;
	// end inline asm
	shr.u32 	%r783, %r779, 4;
	// begin inline asm
	lop3.b32 %r843, %r730, %r783, %r784, 202;
	// end inline asm
	shl.b32 	%r788, %r792, 4;
	// begin inline asm
	lop3.b32 %r835, %r730, %r787, %r788, 202;
	// end inline asm
	shr.u32 	%r791, %r787, 4;
	// begin inline asm
	lop3.b32 %r851, %r730, %r791, %r792, 202;
	// end inline asm
	mov.u32 	%r796, 25152;
	// begin inline asm
	prmt.b32 %r858, %r794, %r795, %r796;
	// end inline asm
	mov.u32 	%r800, 29521;
	// begin inline asm
	prmt.b32 %r890, %r794, %r795, %r800;
	// end inline asm
	// begin inline asm
	prmt.b32 %r866, %r802, %r803, %r796;
	// end inline asm
	// begin inline asm
	prmt.b32 %r898, %r802, %r803, %r800;
	// end inline asm
	// begin inline asm
	prmt.b32 %r859, %r810, %r811, %r796;
	// end inline asm
	// begin inline asm
	prmt.b32 %r891, %r810, %r811, %r800;
	// end inline asm
	// begin inline asm
	prmt.b32 %r867, %r818, %r819, %r796;
	// end inline asm
	// begin inline asm
	prmt.b32 %r899, %r818, %r819, %r800;
	// end inline asm
	// begin inline asm
	prmt.b32 %r874, %r826, %r827, %r796;
	// end inline asm
	// begin inline asm
	prmt.b32 %r906, %r826, %r827, %r800;
	// end inline asm
	// begin inline asm
	prmt.b32 %r882, %r834, %r835, %r796;
	// end inline asm
	// begin inline asm
	prmt.b32 %r914, %r834, %r835, %r800;
	// end inline asm
	// begin inline asm
	prmt.b32 %r875, %r842, %r843, %r796;
	// end inline asm
	// begin inline asm
	prmt.b32 %r907, %r842, %r843, %r800;
	// end inline asm
	// begin inline asm
	prmt.b32 %r883, %r850, %r851, %r796;
	// end inline asm
	// begin inline asm
	prmt.b32 %r915, %r850, %r851, %r800;
	// end inline asm
	mov.u32 	%r916, 21520;
	// begin inline asm
	prmt.b32 %r857, %r858, %r859, %r916;
	// end inline asm
	mov.u32 	%r920, 30258;
	// begin inline asm
	prmt.b32 %r861, %r858, %r859, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r865, %r866, %r867, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r869, %r866, %r867, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r873, %r874, %r875, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r877, %r874, %r875, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r881, %r882, %r883, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r885, %r882, %r883, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r889, %r890, %r891, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r893, %r890, %r891, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r897, %r898, %r899, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r901, %r898, %r899, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r905, %r906, %r907, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r909, %r906, %r907, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r913, %r914, %r915, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r917, %r914, %r915, %r920;
	// end inline asm
	mul.hi.s16 	%rs75, %rs63, 10923;
	shr.u16 	%rs76, %rs75, 15;
	shr.s16 	%rs77, %rs75, 2;
	add.s16 	%rs78, %rs77, %rs76;
	mul.lo.s16 	%rs79, %rs78, 24;
	sub.s16 	%rs80, %rs63, %rs79;
	cvt.s32.s16 	%r1004, %rs80;
	add.s32 	%r1005, %r91, %r1004;
	mul.wide.s32 	%rd96, %r1005, 4;
	add.s64 	%rd98, %rd55, %rd96;
	st.shared.u32 	[%rd98], %r857;
	add.s32 	%r1006, %r1005, 128;
	mul.wide.u32 	%rd99, %r1006, 4;
	add.s64 	%rd100, %rd55, %rd99;
	st.shared.u32 	[%rd100], %r865;
	add.s32 	%r1007, %r1005, 64;
	mul.wide.u32 	%rd101, %r1007, 4;
	add.s64 	%rd102, %rd55, %rd101;
	st.shared.u32 	[%rd102], %r861;
	add.s32 	%r1008, %r1005, 192;
	mul.wide.u32 	%rd103, %r1008, 4;
	add.s64 	%rd104, %rd55, %rd103;
	st.shared.u32 	[%rd104], %r869;
	add.s32 	%r1009, %r92, %r1004;
	mul.wide.u32 	%rd105, %r1009, 4;
	add.s64 	%rd106, %rd55, %rd105;
	st.shared.u32 	[%rd106], %r873;
	add.s32 	%r1010, %r1009, 128;
	mul.wide.u32 	%rd107, %r1010, 4;
	add.s64 	%rd108, %rd55, %rd107;
	st.shared.u32 	[%rd108], %r881;
	add.s32 	%r1011, %r1009, 64;
	mul.wide.u32 	%rd109, %r1011, 4;
	add.s64 	%rd110, %rd55, %rd109;
	st.shared.u32 	[%rd110], %r877;
	add.s32 	%r1012, %r1009, 192;
	mul.wide.u32 	%rd111, %r1012, 4;
	add.s64 	%rd112, %rd55, %rd111;
	st.shared.u32 	[%rd112], %r885;
	add.s32 	%r1013, %r1005, 32;
	mul.wide.u32 	%rd113, %r1013, 4;
	add.s64 	%rd114, %rd55, %rd113;
	st.shared.u32 	[%rd114], %r889;
	add.s32 	%r1014, %r1005, 160;
	mul.wide.u32 	%rd115, %r1014, 4;
	add.s64 	%rd116, %rd55, %rd115;
	st.shared.u32 	[%rd116], %r897;
	add.s32 	%r1015, %r1005, 96;
	mul.wide.u32 	%rd117, %r1015, 4;
	add.s64 	%rd118, %rd55, %rd117;
	st.shared.u32 	[%rd118], %r893;
	add.s32 	%r1016, %r1005, 224;
	mul.wide.u32 	%rd119, %r1016, 4;
	add.s64 	%rd120, %rd55, %rd119;
	st.shared.u32 	[%rd120], %r901;
	add.s32 	%r1017, %r1009, 32;
	mul.wide.u32 	%rd121, %r1017, 4;
	add.s64 	%rd122, %rd55, %rd121;
	st.shared.u32 	[%rd122], %r905;
	add.s32 	%r1018, %r1009, 160;
	mul.wide.u32 	%rd123, %r1018, 4;
	add.s64 	%rd124, %rd55, %rd123;
	st.shared.u32 	[%rd124], %r913;
	add.s32 	%r1019, %r1009, 96;
	mul.wide.u32 	%rd125, %r1019, 4;
	add.s64 	%rd126, %rd55, %rd125;
	st.shared.u32 	[%rd126], %r909;
	add.s32 	%r1020, %r1009, 224;
	mul.wide.u32 	%rd127, %r1020, 4;
	add.s64 	%rd128, %rd55, %rd127;
	st.shared.u32 	[%rd128], %r917;
	bar.sync 	0;
	add.s32 	%r1021, %r253, %r93;
	cvt.u16.u32 	%rs81, %r1021;
	mul.hi.s16 	%rs82, %rs81, 10923;
	shr.u16 	%rs83, %rs82, 15;
	shr.s16 	%rs84, %rs82, 2;
	add.s16 	%rs85, %rs84, %rs83;
	mul.lo.s16 	%rs86, %rs85, 24;
	sub.s16 	%rs87, %rs81, %rs86;
	cvt.s32.s16 	%r1022, %rs87;
	add.s32 	%r1023, %r94, %r1022;
	mul.wide.s32 	%rd129, %r1023, 4;
	add.s64 	%rd130, %rd55, %rd129;
	ld.shared.u32 	%r1024, [%rd130];
	add.s32 	%r1025, %r95, %r1022;
	mul.wide.u32 	%rd131, %r1025, 4;
	add.s64 	%rd132, %rd55, %rd131;
	ld.shared.u32 	%r1026, [%rd132];
	add.s32 	%r1027, %r96, %r1022;
	mul.wide.u32 	%rd133, %r1027, 4;
	add.s64 	%rd134, %rd55, %rd133;
	ld.shared.u32 	%r1028, [%rd134];
	add.s32 	%r1029, %r97, %r1022;
	mul.wide.u32 	%rd135, %r1029, 4;
	add.s64 	%rd136, %rd55, %rd135;
	ld.shared.u32 	%r1030, [%rd136];
	add.s32 	%r1031, %r98, %r1022;
	mul.wide.u32 	%rd137, %r1031, 4;
	add.s64 	%rd138, %rd55, %rd137;
	ld.shared.u32 	%r1032, [%rd138];
	add.s32 	%r1033, %r99, %r1022;
	mul.wide.u32 	%rd139, %r1033, 4;
	add.s64 	%rd140, %rd55, %rd139;
	ld.shared.u32 	%r1034, [%rd140];
	add.s32 	%r1035, %r100, %r1022;
	mul.wide.u32 	%rd141, %r1035, 4;
	add.s64 	%rd142, %rd55, %rd141;
	ld.shared.u32 	%r1036, [%rd142];
	add.s32 	%r1037, %r101, %r1022;
	mul.wide.u32 	%rd143, %r1037, 4;
	add.s64 	%rd144, %rd55, %rd143;
	ld.shared.u32 	%r1038, [%rd144];
	add.s32 	%r1039, %r102, %r1022;
	mul.wide.u32 	%rd145, %r1039, 4;
	add.s64 	%rd146, %rd55, %rd145;
	ld.shared.u32 	%r1040, [%rd146];
	add.s32 	%r1041, %r103, %r1022;
	mul.wide.u32 	%rd147, %r1041, 4;
	add.s64 	%rd148, %rd55, %rd147;
	ld.shared.u32 	%r1042, [%rd148];
	add.s32 	%r1043, %r104, %r1022;
	mul.wide.u32 	%rd149, %r1043, 4;
	add.s64 	%rd150, %rd55, %rd149;
	ld.shared.u32 	%r1044, [%rd150];
	add.s32 	%r1045, %r105, %r1022;
	mul.wide.u32 	%rd151, %r1045, 4;
	add.s64 	%rd152, %rd55, %rd151;
	ld.shared.u32 	%r1046, [%rd152];
	add.s32 	%r1047, %r106, %r1022;
	mul.wide.u32 	%rd153, %r1047, 4;
	add.s64 	%rd154, %rd55, %rd153;
	ld.shared.u32 	%r1048, [%rd154];
	add.s32 	%r1049, %r107, %r1022;
	mul.wide.u32 	%rd155, %r1049, 4;
	add.s64 	%rd156, %rd55, %rd155;
	ld.shared.u32 	%r1050, [%rd156];
	add.s32 	%r1051, %r108, %r1022;
	mul.wide.u32 	%rd157, %r1051, 4;
	add.s64 	%rd158, %rd55, %rd157;
	ld.shared.u32 	%r1052, [%rd158];
	add.s32 	%r1053, %r109, %r1022;
	mul.wide.u32 	%rd159, %r1053, 4;
	add.s64 	%rd160, %rd55, %rd159;
	ld.shared.u32 	%r1054, [%rd160];
	add.s32 	%r1055, %r110, %r1022;
	mul.wide.u32 	%rd161, %r1055, 4;
	add.s64 	%rd162, %rd55, %rd161;
	ld.shared.u32 	%r1056, [%rd162];
	add.s32 	%r1057, %r111, %r1022;
	mul.wide.u32 	%rd163, %r1057, 4;
	add.s64 	%rd164, %rd55, %rd163;
	ld.shared.u32 	%r1058, [%rd164];
	add.s32 	%r1059, %r112, %r1022;
	mul.wide.u32 	%rd165, %r1059, 4;
	add.s64 	%rd166, %rd55, %rd165;
	ld.shared.u32 	%r1060, [%rd166];
	add.s32 	%r1061, %r113, %r1022;
	mul.wide.u32 	%rd167, %r1061, 4;
	add.s64 	%rd168, %rd55, %rd167;
	ld.shared.u32 	%r1062, [%rd168];
	add.s32 	%r1063, %r114, %r1022;
	mul.wide.u32 	%rd169, %r1063, 4;
	add.s64 	%rd170, %rd55, %rd169;
	ld.shared.u32 	%r1064, [%rd170];
	add.s32 	%r1065, %r115, %r1022;
	mul.wide.s32 	%rd171, %r1065, 4;
	add.s64 	%rd172, %rd55, %rd171;
	ld.shared.u32 	%r1066, [%rd172];
	bar.sync 	0;
	shfl.sync.idx.b32	%r1067, %r3736, 0, 31, -1;
	shfl.sync.idx.b32	%r1068, %r3736, 1, 31, -1;
	shfl.sync.idx.b32	%r1069, %r3736, 2, 31, -1;
	shfl.sync.idx.b32	%r1070, %r3736, 3, 31, -1;
	shfl.sync.idx.b32	%r1071, %r3736, 4, 31, -1;
	shfl.sync.idx.b32	%r1072, %r3736, 5, 31, -1;
	shfl.sync.idx.b32	%r1073, %r3736, 6, 31, -1;
	shfl.sync.idx.b32	%r1074, %r3736, 7, 31, -1;
	shfl.sync.idx.b32	%r1075, %r3736, 8, 31, -1;
	shfl.sync.idx.b32	%r1076, %r3736, 9, 31, -1;
	shfl.sync.idx.b32	%r1077, %r3736, 10, 31, -1;
	shfl.sync.idx.b32	%r1078, %r3736, 11, 31, -1;
	shfl.sync.idx.b32	%r1079, %r3736, 12, 31, -1;
	shfl.sync.idx.b32	%r1080, %r3736, 13, 31, -1;
	shfl.sync.idx.b32	%r1081, %r3736, 14, 31, -1;
	shfl.sync.idx.b32	%r1082, %r3736, 15, 31, -1;
	shfl.sync.idx.b32	%r1083, %r3736, 16, 31, -1;
	shfl.sync.idx.b32	%r1084, %r3736, 17, 31, -1;
	shfl.sync.idx.b32	%r1085, %r3736, 18, 31, -1;
	shfl.sync.idx.b32	%r1086, %r3736, 19, 31, -1;
	shfl.sync.idx.b32	%r1087, %r3736, 20, 31, -1;
	shfl.sync.idx.b32	%r1088, %r3736, 21, 31, -1;
	shfl.sync.idx.b32	%r1089, %r3736, 22, 31, -1;
	shfl.sync.idx.b32	%r1090, %r3736, 23, 31, -1;
	add.s32 	%r1091, %r1067, %r1022;
	mul.wide.s32 	%rd173, %r1091, 4;
	add.s64 	%rd174, %rd55, %rd173;
	st.shared.u32 	[%rd174], %r1024;
	add.s32 	%r1092, %r1068, %r1022;
	mul.wide.s32 	%rd175, %r1092, 4;
	add.s64 	%rd176, %rd55, %rd175;
	st.shared.u32 	[%rd176], %r1026;
	add.s32 	%r1093, %r1069, %r1022;
	mul.wide.s32 	%rd177, %r1093, 4;
	add.s64 	%rd178, %rd55, %rd177;
	st.shared.u32 	[%rd178], %r1028;
	add.s32 	%r1094, %r1070, %r1022;
	mul.wide.s32 	%rd179, %r1094, 4;
	add.s64 	%rd180, %rd55, %rd179;
	st.shared.u32 	[%rd180], %r1030;
	add.s32 	%r1095, %r1071, %r1022;
	mul.wide.s32 	%rd181, %r1095, 4;
	add.s64 	%rd182, %rd55, %rd181;
	st.shared.u32 	[%rd182], %r1032;
	add.s32 	%r1096, %r1072, %r1022;
	mul.wide.s32 	%rd183, %r1096, 4;
	add.s64 	%rd184, %rd55, %rd183;
	st.shared.u32 	[%rd184], %r1034;
	add.s32 	%r1097, %r1073, %r1022;
	mul.wide.s32 	%rd185, %r1097, 4;
	add.s64 	%rd186, %rd55, %rd185;
	st.shared.u32 	[%rd186], %r1036;
	add.s32 	%r1098, %r1074, %r1022;
	mul.wide.s32 	%rd187, %r1098, 4;
	add.s64 	%rd188, %rd55, %rd187;
	st.shared.u32 	[%rd188], %r1038;
	add.s32 	%r1099, %r1075, %r1022;
	mul.wide.s32 	%rd189, %r1099, 4;
	add.s64 	%rd190, %rd55, %rd189;
	st.shared.u32 	[%rd190], %r1040;
	add.s32 	%r1100, %r1076, %r1022;
	mul.wide.s32 	%rd191, %r1100, 4;
	add.s64 	%rd192, %rd55, %rd191;
	st.shared.u32 	[%rd192], %r1042;
	add.s32 	%r1101, %r1077, %r1022;
	mul.wide.s32 	%rd193, %r1101, 4;
	add.s64 	%rd194, %rd55, %rd193;
	st.shared.u32 	[%rd194], %r1044;
	add.s32 	%r1102, %r1078, %r1022;
	mul.wide.s32 	%rd195, %r1102, 4;
	add.s64 	%rd196, %rd55, %rd195;
	st.shared.u32 	[%rd196], %r1046;
	add.s32 	%r1103, %r1079, %r1022;
	mul.wide.s32 	%rd197, %r1103, 4;
	add.s64 	%rd198, %rd55, %rd197;
	st.shared.u32 	[%rd198], %r1048;
	add.s32 	%r1104, %r1080, %r1022;
	mul.wide.s32 	%rd199, %r1104, 4;
	add.s64 	%rd200, %rd55, %rd199;
	st.shared.u32 	[%rd200], %r1050;
	add.s32 	%r1105, %r1081, %r1022;
	mul.wide.s32 	%rd201, %r1105, 4;
	add.s64 	%rd202, %rd55, %rd201;
	st.shared.u32 	[%rd202], %r1052;
	add.s32 	%r1106, %r1082, %r1022;
	mul.wide.s32 	%rd203, %r1106, 4;
	add.s64 	%rd204, %rd55, %rd203;
	st.shared.u32 	[%rd204], %r1054;
	add.s32 	%r1107, %r1083, %r1022;
	mul.wide.s32 	%rd205, %r1107, 4;
	add.s64 	%rd206, %rd55, %rd205;
	st.shared.u32 	[%rd206], %r1056;
	add.s32 	%r1108, %r1084, %r1022;
	mul.wide.s32 	%rd207, %r1108, 4;
	add.s64 	%rd208, %rd55, %rd207;
	st.shared.u32 	[%rd208], %r1058;
	add.s32 	%r1109, %r1085, %r1022;
	mul.wide.s32 	%rd209, %r1109, 4;
	add.s64 	%rd210, %rd55, %rd209;
	st.shared.u32 	[%rd210], %r1060;
	add.s32 	%r1110, %r1086, %r1022;
	mul.wide.s32 	%rd211, %r1110, 4;
	add.s64 	%rd212, %rd55, %rd211;
	st.shared.u32 	[%rd212], %r1062;
	add.s32 	%r1111, %r1087, %r1022;
	mul.wide.s32 	%rd213, %r1111, 4;
	add.s64 	%rd214, %rd55, %rd213;
	st.shared.u32 	[%rd214], %r1064;
	selp.b32 	%r1112, 0, %r1066, %p227;
	add.s32 	%r1113, %r1088, %r1022;
	mul.wide.s32 	%rd215, %r1113, 4;
	add.s64 	%rd216, %rd55, %rd215;
	st.shared.u32 	[%rd216], %r1112;
	add.s32 	%r1114, %r1089, %r1022;
	mul.wide.s32 	%rd217, %r1114, 4;
	add.s64 	%rd218, %rd55, %rd217;
	mov.u32 	%r3658, 0;
	st.shared.u32 	[%rd218], %r3658;
	add.s32 	%r1115, %r1090, %r1022;
	mul.wide.s32 	%rd219, %r1115, 4;
	add.s64 	%rd220, %rd55, %rd219;
	st.shared.u32 	[%rd220], %r3658;
	bar.sync 	0;
	mov.u32 	%r3659, %r3658;
	mov.u32 	%r3660, %r3658;
	mov.u32 	%r3661, %r3658;
	mov.u32 	%r3662, %r3658;
	mov.u32 	%r3663, %r3658;
	mov.u32 	%r3664, %r3658;
	mov.u32 	%r3665, %r3658;
	mov.u32 	%r3666, %r3658;
	mov.u32 	%r3667, %r3658;
	mov.u32 	%r3668, %r3658;
	mov.u32 	%r3669, %r3658;
	mov.u32 	%r3670, %r3658;
	mov.u32 	%r3671, %r3658;
	mov.u32 	%r3672, %r3658;
	mov.u32 	%r3673, %r3658;
	mov.u32 	%r3674, %r3658;
	mov.u32 	%r3675, %r3658;
	mov.u32 	%r3676, %r3658;
	mov.u32 	%r3677, %r3658;
	mov.u32 	%r3678, %r3658;
	mov.u32 	%r3679, %r3658;
	mov.u32 	%r3680, %r3658;
	mov.u32 	%r3681, %r3658;
	@%p78 bra 	$L__BB0_145;
// %bb.194:                             // %oksrem3893
                                        //   in Loop: Header=BB0_143 Depth=1
	cvt.u16.u32 	%rs88, %r253;
	mul.hi.s16 	%rs89, %rs88, 10923;
	shr.u16 	%rs90, %rs89, 15;
	shr.s16 	%rs91, %rs89, 2;
	add.s16 	%rs92, %rs91, %rs90;
	mul.lo.s16 	%rs93, %rs92, 24;
	sub.s16 	%rs94, %rs88, %rs93;
	cvt.s32.s16 	%r1116, %rs94;
	mul.wide.s32 	%rd221, %r1116, 4;
	add.s64 	%rd222, %rd15, %rd221;
	ld.shared.u32 	%r3658, [%rd222];
	ld.shared.u32 	%r3659, [%rd15+4];
	ld.shared.u32 	%r3660, [%rd15+8];
	ld.shared.u32 	%r3661, [%rd15+12];
	ld.shared.u32 	%r3662, [%rd15+16];
	ld.shared.u32 	%r3663, [%rd15+20];
	ld.shared.u32 	%r3664, [%rd15+24];
	ld.shared.u32 	%r3665, [%rd15+28];
	ld.shared.u32 	%r3666, [%rd15+32];
	ld.shared.u32 	%r3667, [%rd15+36];
	ld.shared.u32 	%r3668, [%rd15+40];
	ld.shared.u32 	%r3669, [%rd15+44];
	ld.shared.u32 	%r3670, [%rd15+48];
	ld.shared.u32 	%r3671, [%rd15+52];
	ld.shared.u32 	%r3672, [%rd15+56];
	ld.shared.u32 	%r3673, [%rd15+60];
	add.s16 	%rs95, %rs88, 16;
	mul.hi.s16 	%rs96, %rs95, 10923;
	shr.u16 	%rs97, %rs96, 15;
	shr.s16 	%rs98, %rs96, 2;
	add.s16 	%rs99, %rs98, %rs97;
	mul.lo.s16 	%rs100, %rs99, 24;
	sub.s16 	%rs101, %rs95, %rs100;
	cvt.s32.s16 	%r1117, %rs101;
	mul.wide.s32 	%rd223, %r1117, 4;
	add.s64 	%rd224, %rd15, %rd223;
	ld.shared.u32 	%r3674, [%rd224];
	add.s16 	%rs102, %rs88, 17;
	mul.hi.s16 	%rs103, %rs102, 10923;
	shr.u16 	%rs104, %rs103, 15;
	shr.s16 	%rs105, %rs103, 2;
	add.s16 	%rs106, %rs105, %rs104;
	mul.lo.s16 	%rs107, %rs106, 24;
	sub.s16 	%rs108, %rs102, %rs107;
	cvt.s32.s16 	%r1118, %rs108;
	mul.wide.s32 	%rd225, %r1118, 4;
	add.s64 	%rd226, %rd15, %rd225;
	ld.shared.u32 	%r3675, [%rd226];
	add.s16 	%rs109, %rs88, 18;
	mul.hi.s16 	%rs110, %rs109, 10923;
	shr.u16 	%rs111, %rs110, 15;
	shr.s16 	%rs112, %rs110, 2;
	add.s16 	%rs113, %rs112, %rs111;
	mul.lo.s16 	%rs114, %rs113, 24;
	sub.s16 	%rs115, %rs109, %rs114;
	cvt.s32.s16 	%r1119, %rs115;
	mul.wide.s32 	%rd227, %r1119, 4;
	add.s64 	%rd228, %rd15, %rd227;
	ld.shared.u32 	%r3676, [%rd228];
	add.s16 	%rs116, %rs88, 19;
	mul.hi.s16 	%rs117, %rs116, 10923;
	shr.u16 	%rs118, %rs117, 15;
	shr.s16 	%rs119, %rs117, 2;
	add.s16 	%rs120, %rs119, %rs118;
	mul.lo.s16 	%rs121, %rs120, 24;
	sub.s16 	%rs122, %rs116, %rs121;
	cvt.s32.s16 	%r1120, %rs122;
	mul.wide.s32 	%rd229, %r1120, 4;
	add.s64 	%rd230, %rd15, %rd229;
	ld.shared.u32 	%r3677, [%rd230];
	add.s16 	%rs123, %rs88, 20;
	mul.hi.s16 	%rs124, %rs123, 10923;
	shr.u16 	%rs125, %rs124, 15;
	shr.s16 	%rs126, %rs124, 2;
	add.s16 	%rs127, %rs126, %rs125;
	mul.lo.s16 	%rs128, %rs127, 24;
	sub.s16 	%rs129, %rs123, %rs128;
	cvt.s32.s16 	%r1121, %rs129;
	mul.wide.s32 	%rd231, %r1121, 4;
	add.s64 	%rd232, %rd15, %rd231;
	ld.shared.u32 	%r3678, [%rd232];
	add.s16 	%rs130, %rs88, 21;
	mul.hi.s16 	%rs131, %rs130, 10923;
	shr.u16 	%rs132, %rs131, 15;
	shr.s16 	%rs133, %rs131, 2;
	add.s16 	%rs134, %rs133, %rs132;
	mul.lo.s16 	%rs135, %rs134, 24;
	sub.s16 	%rs136, %rs130, %rs135;
	cvt.s32.s16 	%r1122, %rs136;
	mul.wide.s32 	%rd233, %r1122, 4;
	add.s64 	%rd234, %rd15, %rd233;
	ld.shared.u32 	%r3679, [%rd234];
	add.s16 	%rs137, %rs88, 22;
	mul.hi.s16 	%rs138, %rs137, 10923;
	shr.u16 	%rs139, %rs138, 15;
	shr.s16 	%rs140, %rs138, 2;
	add.s16 	%rs141, %rs140, %rs139;
	mul.lo.s16 	%rs142, %rs141, 24;
	sub.s16 	%rs143, %rs137, %rs142;
	cvt.s32.s16 	%r1123, %rs143;
	mul.wide.s32 	%rd235, %r1123, 4;
	add.s64 	%rd236, %rd15, %rd235;
	ld.shared.u32 	%r3680, [%rd236];
	add.s16 	%rs144, %rs88, 23;
	mul.hi.s16 	%rs145, %rs144, 10923;
	shr.u16 	%rs146, %rs145, 15;
	shr.s16 	%rs147, %rs145, 2;
	add.s16 	%rs148, %rs147, %rs146;
	mul.lo.s16 	%rs149, %rs148, 24;
	sub.s16 	%rs150, %rs144, %rs149;
	cvt.s32.s16 	%r1124, %rs150;
	mul.wide.s32 	%rd237, %r1124, 4;
	add.s64 	%rd238, %rd15, %rd237;
	ld.shared.u32 	%r3681, [%rd238];
$L__BB0_145:                            // %L11334
                                        //   in Loop: Header=BB0_143 Depth=1
	bar.sync 	0;
	mov.u32 	%r3682, 12;
	bra.uni 	$L__BB0_146;
$L__BB0_153:                            // %L20932
                                        //   in Loop: Header=BB0_146 Depth=2
	add.s32 	%r3684, %r3684, 1;
	mov.u32 	%r3683, 0;
	mov.u32 	%r3685, %r3683;
	mov.u32 	%r3686, %r3683;
$L__BB0_154:                            // %L20933
                                        //   in Loop: Header=BB0_146 Depth=2
	bar.sync 	0;
	add.s32 	%r3682, %r3682, -4;
	setp.ne.s32 	%p254, %r3682, -12;
	@%p254 bra 	$L__BB0_146;
	bra.uni 	$L__BB0_155;
$L__BB0_146:                            // %L11360
                                        //   Parent Loop BB0_143 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p237, %r3682, 12;
	selp.b32 	%r1663, %r3658, 0, %p237;
	setp.eq.s32 	%p238, %r3682, 8;
	selp.b32 	%r1664, %r3662, %r1663, %p238;
	setp.eq.s32 	%p239, %r3682, 4;
	selp.b32 	%r1665, %r3666, %r1664, %p239;
	setp.eq.s32 	%p240, %r3682, 0;
	selp.b32 	%r1666, %r3670, %r1665, %p240;
	setp.eq.s32 	%p241, %r3682, -4;
	selp.b32 	%r1667, %r3674, %r1666, %p241;
	setp.eq.s32 	%p242, %r3682, -8;
	selp.b32 	%r1668, %r3678, %r1667, %p242;
	selp.b32 	%r1669, %r3659, 0, %p237;
	selp.b32 	%r1670, %r3663, %r1669, %p238;
	selp.b32 	%r1671, %r3667, %r1670, %p239;
	selp.b32 	%r1672, %r3671, %r1671, %p240;
	selp.b32 	%r1673, %r3675, %r1672, %p241;
	selp.b32 	%r1674, %r3679, %r1673, %p242;
	selp.b32 	%r1675, %r3660, 0, %p237;
	selp.b32 	%r1676, %r3664, %r1675, %p238;
	selp.b32 	%r1677, %r3668, %r1676, %p239;
	selp.b32 	%r1678, %r3672, %r1677, %p240;
	selp.b32 	%r1679, %r3676, %r1678, %p241;
	selp.b32 	%r1680, %r3680, %r1679, %p242;
	selp.b32 	%r1681, %r3661, 0, %p237;
	selp.b32 	%r1682, %r3665, %r1681, %p238;
	selp.b32 	%r1683, %r3669, %r1682, %p239;
	selp.b32 	%r1684, %r3673, %r1683, %p240;
	selp.b32 	%r1685, %r3677, %r1684, %p241;
	selp.b32 	%r1686, %r3681, %r1685, %p242;
	mov.u16 	%rs188, 25600;
	// begin inline asm
	mov.b32 %r1131, {%rs188, %rs188};
	// end inline asm
	mov.u16 	%rs190, 21504;
	// begin inline asm
	mov.b32 %r1142, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1130, %r1668, -2004318072;
	mov.u32 	%r1267, 983055;
	// begin inline asm
	lop3.b32 %r1128, %r1267, %r1130, %r1131, 202;
	// end inline asm
	mov.u16 	%rs194, 18432;
	// begin inline asm
	mov.b32 %r1132, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1133, %r1131, %r1132;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1136, %r1128, %r1133;
	// end inline asm
	mov.u32 	%r1278, 15728880;
	// begin inline asm
	lop3.b32 %r1139, %r1278, %r1130, %r1142, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1143, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1144, %r1142, %r1143;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1147, %r1139, %r1144;
	// end inline asm
	// begin inline asm
	mov.b32 %r1177, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1188, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1176, %r1674, -2004318072;
	// begin inline asm
	lop3.b32 %r1174, %r1267, %r1176, %r1177, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1178, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1179, %r1177, %r1178;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1182, %r1174, %r1179;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1185, %r1278, %r1176, %r1188, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1189, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1190, %r1188, %r1189;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1193, %r1185, %r1190;
	// end inline asm
	// begin inline asm
	mov.b32 %r1223, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1234, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1222, %r1680, -2004318072;
	// begin inline asm
	lop3.b32 %r1220, %r1267, %r1222, %r1223, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1224, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1225, %r1223, %r1224;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1228, %r1220, %r1225;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1231, %r1278, %r1222, %r1234, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1235, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1236, %r1234, %r1235;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1239, %r1231, %r1236;
	// end inline asm
	// begin inline asm
	mov.b32 %r1269, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1280, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1268, %r1686, -2004318072;
	// begin inline asm
	lop3.b32 %r1266, %r1267, %r1268, %r1269, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1270, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1271, %r1269, %r1270;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1274, %r1266, %r1271;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1277, %r1278, %r1268, %r1280, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1281, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1282, %r1280, %r1281;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1285, %r1277, %r1282;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r1136;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1310, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3652;
    mov.b32 {%r2re, %r2im}, %r1147;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1313, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r1182;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1316, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3652;
    mov.b32 {%r2re, %r2im}, %r1193;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1319, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r1228;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1322, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3652;
    mov.b32 {%r2re, %r2im}, %r1239;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1325, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r1274;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1328, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3652;
    mov.b32 {%r2re, %r2im}, %r1285;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1331, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1662, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1397, %r1394}, {%r336, %r339}, {%r1310}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1406, %r1403}, {%r336, %r339}, {%r1313}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1415, %r1412}, {%r336, %r339}, {%r1316}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1424, %r1421}, {%r336, %r339}, {%r1319}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1433, %r1430}, {%r336, %r339}, {%r1322}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1442, %r1439}, {%r336, %r339}, {%r1325}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1451, %r1448}, {%r336, %r339}, {%r1328}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1460, %r1457}, {%r336, %r339}, {%r1331}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1390, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1392, %r1390, %r1394;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1395, %r388, %r1397, %r1392;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1399, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1401, %r1399, %r1403;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1404, %r388, %r1406, %r1401;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1408, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1410, %r1408, %r1412;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1413, %r388, %r1415, %r1410;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1417, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1419, %r1417, %r1421;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1422, %r388, %r1424, %r1419;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1426, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1428, %r1426, %r1430;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1431, %r388, %r1433, %r1428;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1435, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1437, %r1435, %r1439;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1440, %r388, %r1442, %r1437;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1444, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1446, %r1444, %r1448;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1449, %r388, %r1451, %r1446;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1453, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1455, %r1453, %r1457;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1458, %r388, %r1460, %r1455;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1462, %r391, %r1397;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1465, %r388, %r1394, %r1462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1469, %r391, %r1406;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1472, %r388, %r1403, %r1469;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1476, %r391, %r1415;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1479, %r388, %r1412, %r1476;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1483, %r391, %r1424;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1486, %r388, %r1421, %r1483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1490, %r391, %r1433;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1493, %r388, %r1430, %r1490;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1497, %r391, %r1442;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1500, %r388, %r1439, %r1497;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1504, %r391, %r1451;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1507, %r388, %r1448, %r1504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1511, %r391, %r1460;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1514, %r388, %r1457, %r1511;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1599, %r1600}, {%r432, %r438, %r435, %r441}, {%r1395, %r1465}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1607, %r1608}, {%r432, %r438, %r435, %r441}, {%r1404, %r1472}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1615, %r1616}, {%r432, %r438, %r435, %r441}, {%r1413, %r1479}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1623, %r1624}, {%r432, %r438, %r435, %r441}, {%r1422, %r1486}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1631, %r1632}, {%r432, %r438, %r435, %r441}, {%r1431, %r1493}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1639, %r1640}, {%r432, %r438, %r435, %r441}, {%r1440, %r1500}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1647, %r1648}, {%r432, %r438, %r435, %r441}, {%r1449, %r1507}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1655, %r1656}, {%r432, %r438, %r435, %r441}, {%r1458, %r1514}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1598, %r1599, %r1600, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1602, %r1599, %r1600, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1606, %r1607, %r1608, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1610, %r1607, %r1608, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1614, %r1615, %r1616, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1618, %r1615, %r1616, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1622, %r1623, %r1624, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1626, %r1623, %r1624, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1630, %r1631, %r1632, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1634, %r1631, %r1632, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1638, %r1639, %r1640, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1642, %r1639, %r1640, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1646, %r1647, %r1648, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1650, %r1647, %r1648, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1654, %r1655, %r1656, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1658, %r1655, %r1656, %r920;
	// end inline asm
	st.shared.u32 	[%rd6], %r1598;
	st.shared.u32 	[%rd7], %r1602;
	st.shared.u32 	[%rd8], %r1606;
	st.shared.u32 	[%rd9], %r1610;
	st.shared.u32 	[%rd16], %r1614;
	st.shared.u32 	[%rd17], %r1618;
	st.shared.u32 	[%rd18], %r1622;
	st.shared.u32 	[%rd19], %r1626;
	st.shared.u32 	[%rd20], %r1630;
	st.shared.u32 	[%rd21], %r1634;
	st.shared.u32 	[%rd22], %r1638;
	st.shared.u32 	[%rd23], %r1642;
	st.shared.u32 	[%rd24], %r1646;
	st.shared.u32 	[%rd25], %r1650;
	st.shared.u32 	[%rd26], %r1654;
	st.shared.u32 	[%rd27], %r1658;
	bar.sync 	0;
	mov.u32 	%r3687, %r1662;
	mov.u32 	%r3688, %r1662;
	mov.u32 	%r3689, %r1662;
	mov.u32 	%r3690, %r1662;
	@%p236 bra 	$L__BB0_195;
	bra.uni 	$L__BB0_147;
$L__BB0_195:                            // %pass7517
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3687, [%rd10];
	ld.shared.u32 	%r3688, [%rd11];
	ld.shared.u32 	%r3689, [%rd12];
	ld.shared.u32 	%r3690, [%rd13];
$L__BB0_147:                            // %L16849
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1722, %r1719}, {%r450, %r453}, {%r3687}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1731, %r1728}, {%r450, %r453}, {%r3688}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1740, %r1737}, {%r450, %r453}, {%r3689}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1749, %r1746}, {%r450, %r453}, {%r3690}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1715, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1717, %r1715, %r1719;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1720, %r502, %r1722, %r1717;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1724, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1726, %r1724, %r1728;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1729, %r502, %r1731, %r1726;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1733, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1735, %r1733, %r1737;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1738, %r502, %r1740, %r1735;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1742, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1744, %r1742, %r1746;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1747, %r502, %r1749, %r1744;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1751, %r505, %r1722;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1754, %r502, %r1719, %r1751;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1758, %r505, %r1731;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1761, %r502, %r1728, %r1758;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1765, %r505, %r1740;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1768, %r502, %r1737, %r1765;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1772, %r505, %r1749;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1775, %r502, %r1746, %r1772;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1820, %r1823}, {%r546, %r552, %r549, %r555}, {%r1720, %r1754}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1839, %r1842}, {%r546, %r552, %r549, %r555}, {%r1729, %r1761}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1827, %r1831}, {%r546, %r552, %r549, %r555}, {%r1738, %r1768}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1846, %r1850}, {%r546, %r552, %r549, %r555}, {%r1747, %r1775}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1819, %r1820, %r1820;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1822, %r1823, %r1823, %r1819;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1826, %r1827, %r1827, %r1822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1830, %r1831, %r1831, %r1826;
	// end inline asm
	mov.u32 	%r1854, 442899046;
	// begin inline asm
	fma.rn.f16x2 %r1834, %r1854, %r1830, %r3686;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1838, %r1839, %r1839;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1841, %r1842, %r1842, %r1838;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1845, %r1846, %r1846, %r1841;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1849, %r1850, %r1850, %r1845;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1853, %r1854, %r1849, %r3685;
	// end inline asm
	mov.u32 	%r3691, %r1662;
	mov.u32 	%r3692, %r1662;
	mov.u32 	%r3693, %r1662;
	mov.u32 	%r3694, %r1662;
	@%p236 bra 	$L__BB0_196;
	bra.uni 	$L__BB0_148;
$L__BB0_196:                            // %pass8122
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3691, [%rd28];
	ld.shared.u32 	%r3692, [%rd29];
	ld.shared.u32 	%r3693, [%rd30];
	ld.shared.u32 	%r3694, [%rd31];
$L__BB0_148:                            // %L18052
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1893, %r1890}, {%r450, %r453}, {%r3691}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1902, %r1899}, {%r450, %r453}, {%r3692}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1911, %r1908}, {%r450, %r453}, {%r3693}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1920, %r1917}, {%r450, %r453}, {%r3694}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1886, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1888, %r1886, %r1890;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1891, %r502, %r1893, %r1888;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1895, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1897, %r1895, %r1899;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1900, %r502, %r1902, %r1897;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1904, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1906, %r1904, %r1908;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1909, %r502, %r1911, %r1906;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1913, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1915, %r1913, %r1917;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1918, %r502, %r1920, %r1915;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1922, %r505, %r1893;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1925, %r502, %r1890, %r1922;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1929, %r505, %r1902;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1932, %r502, %r1899, %r1929;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1936, %r505, %r1911;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1939, %r502, %r1908, %r1936;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1943, %r505, %r1920;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1946, %r502, %r1917, %r1943;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1991, %r1994}, {%r546, %r552, %r549, %r555}, {%r1891, %r1925}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2010, %r2013}, {%r546, %r552, %r549, %r555}, {%r1900, %r1932}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1998, %r2002}, {%r546, %r552, %r549, %r555}, {%r1909, %r1939}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2017, %r2021}, {%r546, %r552, %r549, %r555}, {%r1918, %r1946}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1990, %r1991, %r1991;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1993, %r1994, %r1994, %r1990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1997, %r1998, %r1998, %r1993;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2001, %r2002, %r2002, %r1997;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2005, %r1854, %r2001, %r1834;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2009, %r2010, %r2010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2012, %r2013, %r2013, %r2009;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2016, %r2017, %r2017, %r2012;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2020, %r2021, %r2021, %r2016;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2024, %r1854, %r2020, %r1853;
	// end inline asm
	mov.u32 	%r3695, %r1662;
	mov.u32 	%r3696, %r1662;
	mov.u32 	%r3697, %r1662;
	mov.u32 	%r3698, %r1662;
	@%p236 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_149;
$L__BB0_197:                            // %pass8727
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3695, [%rd32];
	ld.shared.u32 	%r3696, [%rd33];
	ld.shared.u32 	%r3697, [%rd34];
	ld.shared.u32 	%r3698, [%rd35];
$L__BB0_149:                            // %L19255
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2064, %r2061}, {%r450, %r453}, {%r3695}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2073, %r2070}, {%r450, %r453}, {%r3696}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2082, %r2079}, {%r450, %r453}, {%r3697}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2091, %r2088}, {%r450, %r453}, {%r3698}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2057, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2059, %r2057, %r2061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2062, %r502, %r2064, %r2059;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2066, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2068, %r2066, %r2070;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2071, %r502, %r2073, %r2068;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2075, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2077, %r2075, %r2079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2080, %r502, %r2082, %r2077;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2084, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2086, %r2084, %r2088;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2089, %r502, %r2091, %r2086;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2093, %r505, %r2064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2096, %r502, %r2061, %r2093;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2100, %r505, %r2073;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2103, %r502, %r2070, %r2100;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2107, %r505, %r2082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2110, %r502, %r2079, %r2107;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2114, %r505, %r2091;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2117, %r502, %r2088, %r2114;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2162, %r2165}, {%r546, %r552, %r549, %r555}, {%r2062, %r2096}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2181, %r2184}, {%r546, %r552, %r549, %r555}, {%r2071, %r2103}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2169, %r2173}, {%r546, %r552, %r549, %r555}, {%r2080, %r2110}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2188, %r2192}, {%r546, %r552, %r549, %r555}, {%r2089, %r2117}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2161, %r2162, %r2162;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2164, %r2165, %r2165, %r2161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2168, %r2169, %r2169, %r2164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2172, %r2173, %r2173, %r2168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2176, %r1854, %r2172, %r2005;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2180, %r2181, %r2181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2183, %r2184, %r2184, %r2180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2187, %r2188, %r2188, %r2183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2191, %r2192, %r2192, %r2187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2195, %r1854, %r2191, %r2024;
	// end inline asm
	mov.u32 	%r3699, %r1662;
	mov.u32 	%r3700, %r1662;
	mov.u32 	%r3701, %r1662;
	mov.u32 	%r3702, %r1662;
	@%p236 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_150;
$L__BB0_198:                            // %pass9332
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3699, [%rd36];
	ld.shared.u32 	%r3700, [%rd37];
	ld.shared.u32 	%r3701, [%rd38];
	ld.shared.u32 	%r3702, [%rd39];
$L__BB0_150:                            // %L20458
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2235, %r2232}, {%r450, %r453}, {%r3699}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2244, %r2241}, {%r450, %r453}, {%r3700}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2253, %r2250}, {%r450, %r453}, {%r3701}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2262, %r2259}, {%r450, %r453}, {%r3702}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2228, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2230, %r2228, %r2232;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2233, %r502, %r2235, %r2230;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2237, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2239, %r2237, %r2241;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2242, %r502, %r2244, %r2239;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2246, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2248, %r2246, %r2250;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2251, %r502, %r2253, %r2248;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2255, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2257, %r2255, %r2259;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2260, %r502, %r2262, %r2257;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2264, %r505, %r2235;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2267, %r502, %r2232, %r2264;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2271, %r505, %r2244;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2274, %r502, %r2241, %r2271;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2278, %r505, %r2253;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2281, %r502, %r2250, %r2278;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2285, %r505, %r2262;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2288, %r502, %r2259, %r2285;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2333, %r2336}, {%r546, %r552, %r549, %r555}, {%r2233, %r2267}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2352, %r2355}, {%r546, %r552, %r549, %r555}, {%r2242, %r2274}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2340, %r2344}, {%r546, %r552, %r549, %r555}, {%r2251, %r2281}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2359, %r2363}, {%r546, %r552, %r549, %r555}, {%r2260, %r2288}, {%r1662, %r1662};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2332, %r2333, %r2333;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2335, %r2336, %r2336, %r2332;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2339, %r2340, %r2340, %r2335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2343, %r2344, %r2344, %r2339;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3686, %r1854, %r2343, %r2176;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2351, %r2352, %r2352;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2354, %r2355, %r2355, %r2351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2358, %r2359, %r2359, %r2354;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2362, %r2363, %r2363, %r2358;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3685, %r1854, %r2362, %r2195;
	// end inline asm
	add.s32 	%r3683, %r3683, 4;
	setp.ne.s32 	%p246, %r3683, 40;
	@%p246 bra 	$L__BB0_154;
// %bb.151:                             // %L20608
                                        //   in Loop: Header=BB0_146 Depth=2
	@%p78 bra 	$L__BB0_153;
// %bb.152:                             // %L20668
                                        //   in Loop: Header=BB0_146 Depth=2
	mul.lo.s32 	%r2370, %r3684, 589824;
	add.s32 	%r2371, %r116, %r2370;
	cvt.s64.s32 	%rd239, %r2371;
	add.s64 	%rd240, %rd239, %rd14;
	mul.hi.s64 	%rd241, %rd240, 1024819115206086201;
	shr.u64 	%rd242, %rd241, 63;
	shr.s64 	%rd243, %rd241, 22;
	add.s64 	%rd244, %rd243, %rd242;
	setp.lt.s64 	%p248, %rd240, 0;
	mul.lo.s64 	%rd245, %rd244, 75497472;
	setp.ne.s64 	%p249, %rd245, %rd240;
	and.pred  	%p250, %p248, %p249;
	selp.s64 	%rd246, -1, 0, %p250;
	add.s64 	%rd247, %rd244, %rd246;
	mul.lo.s64 	%rd248, %rd247, -75497472;
	add.s64 	%rd249, %rd248, %rd240;
	shl.b64 	%rd250, %rd249, 2;
	add.s64 	%rd251, %rd4, %rd250;
	st.global.u32 	[%rd251], %r3686;
	add.s32 	%r2372, %r117, %r2370;
	cvt.s64.s32 	%rd252, %r2372;
	add.s64 	%rd253, %rd252, %rd14;
	mul.hi.s64 	%rd254, %rd253, 1024819115206086201;
	shr.u64 	%rd255, %rd254, 63;
	shr.s64 	%rd256, %rd254, 22;
	add.s64 	%rd257, %rd256, %rd255;
	setp.lt.s64 	%p251, %rd253, 0;
	mul.lo.s64 	%rd258, %rd257, 75497472;
	setp.ne.s64 	%p252, %rd258, %rd253;
	and.pred  	%p253, %p251, %p252;
	selp.s64 	%rd259, -1, 0, %p253;
	add.s64 	%rd260, %rd257, %rd259;
	mul.lo.s64 	%rd261, %rd260, -75497472;
	add.s64 	%rd262, %rd261, %rd253;
	shl.b64 	%rd263, %rd262, 2;
	add.s64 	%rd264, %rd4, %rd263;
	st.global.u32 	[%rd264], %r3685;
	bra.uni 	$L__BB0_153;
$L__BB0_155:                            // %L20958.preheader
                                        //   in Loop: Header=BB0_143 Depth=1
	mov.u32 	%r3707, 12;
	bra.uni 	$L__BB0_156;
$L__BB0_163:                            // %L30530
                                        //   in Loop: Header=BB0_156 Depth=2
	add.s32 	%r3684, %r3684, 1;
	mov.u32 	%r3683, 0;
	mov.u32 	%r3685, %r3683;
	mov.u32 	%r3686, %r3683;
$L__BB0_164:                            // %L30531
                                        //   in Loop: Header=BB0_156 Depth=2
	bar.sync 	0;
	add.s32 	%r3707, %r3707, -4;
	setp.ne.s32 	%p273, %r3707, -12;
	@%p273 bra 	$L__BB0_156;
	bra.uni 	$L__BB0_165;
$L__BB0_156:                            // %L20958
                                        //   Parent Loop BB0_143 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p256, %r3707, 12;
	selp.b32 	%r2912, %r3658, 0, %p256;
	setp.eq.s32 	%p257, %r3707, 8;
	selp.b32 	%r2913, %r3662, %r2912, %p257;
	setp.eq.s32 	%p258, %r3707, 4;
	selp.b32 	%r2914, %r3666, %r2913, %p258;
	setp.eq.s32 	%p259, %r3707, 0;
	selp.b32 	%r2915, %r3670, %r2914, %p259;
	setp.eq.s32 	%p260, %r3707, -4;
	selp.b32 	%r2916, %r3674, %r2915, %p260;
	setp.eq.s32 	%p261, %r3707, -8;
	selp.b32 	%r2917, %r3678, %r2916, %p261;
	selp.b32 	%r2918, %r3659, 0, %p256;
	selp.b32 	%r2919, %r3663, %r2918, %p257;
	selp.b32 	%r2920, %r3667, %r2919, %p258;
	selp.b32 	%r2921, %r3671, %r2920, %p259;
	selp.b32 	%r2922, %r3675, %r2921, %p260;
	selp.b32 	%r2923, %r3679, %r2922, %p261;
	selp.b32 	%r2924, %r3660, 0, %p256;
	selp.b32 	%r2925, %r3664, %r2924, %p257;
	selp.b32 	%r2926, %r3668, %r2925, %p258;
	selp.b32 	%r2927, %r3672, %r2926, %p259;
	selp.b32 	%r2928, %r3676, %r2927, %p260;
	selp.b32 	%r2929, %r3680, %r2928, %p261;
	selp.b32 	%r2930, %r3661, 0, %p256;
	selp.b32 	%r2931, %r3665, %r2930, %p257;
	selp.b32 	%r2932, %r3669, %r2931, %p258;
	selp.b32 	%r2933, %r3673, %r2932, %p259;
	selp.b32 	%r2934, %r3677, %r2933, %p260;
	selp.b32 	%r2935, %r3681, %r2934, %p261;
	// begin inline asm
	mov.b32 %r2402, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2413, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2936, %r2917, 8;
	xor.b32  	%r2412, %r2936, 8947848;
	// begin inline asm
	lop3.b32 %r2399, %r1267, %r2412, %r2402, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2403, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2404, %r2402, %r2403;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2407, %r2399, %r2404;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2410, %r1278, %r2412, %r2413, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2414, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2415, %r2413, %r2414;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2418, %r2410, %r2415;
	// end inline asm
	// begin inline asm
	mov.b32 %r2448, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2459, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2937, %r2923, 8;
	xor.b32  	%r2458, %r2937, 8947848;
	// begin inline asm
	lop3.b32 %r2445, %r1267, %r2458, %r2448, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2449, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2450, %r2448, %r2449;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2453, %r2445, %r2450;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2456, %r1278, %r2458, %r2459, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2460, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2461, %r2459, %r2460;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2464, %r2456, %r2461;
	// end inline asm
	// begin inline asm
	mov.b32 %r2494, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2505, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2938, %r2929, 8;
	xor.b32  	%r2504, %r2938, 8947848;
	// begin inline asm
	lop3.b32 %r2491, %r1267, %r2504, %r2494, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2495, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2496, %r2494, %r2495;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2499, %r2491, %r2496;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2502, %r1278, %r2504, %r2505, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2506, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2507, %r2505, %r2506;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2510, %r2502, %r2507;
	// end inline asm
	// begin inline asm
	mov.b32 %r2540, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2551, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2939, %r2935, 8;
	xor.b32  	%r2550, %r2939, 8947848;
	// begin inline asm
	lop3.b32 %r2537, %r1267, %r2550, %r2540, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2541, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2542, %r2540, %r2541;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2545, %r2537, %r2542;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2548, %r1278, %r2550, %r2551, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2552, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2553, %r2551, %r2552;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2556, %r2548, %r2553;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r2407;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2559, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3652;
    mov.b32 {%r2re, %r2im}, %r2418;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2562, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r2453;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2565, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3652;
    mov.b32 {%r2re, %r2im}, %r2464;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2568, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r2499;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2571, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3652;
    mov.b32 {%r2re, %r2im}, %r2510;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2574, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r2545;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2577, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3652;
    mov.b32 {%r2re, %r2im}, %r2556;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2580, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r2911, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2646, %r2643}, {%r336, %r339}, {%r2559}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2655, %r2652}, {%r336, %r339}, {%r2562}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2664, %r2661}, {%r336, %r339}, {%r2565}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2673, %r2670}, {%r336, %r339}, {%r2568}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2682, %r2679}, {%r336, %r339}, {%r2571}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2691, %r2688}, {%r336, %r339}, {%r2574}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2700, %r2697}, {%r336, %r339}, {%r2577}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2709, %r2706}, {%r336, %r339}, {%r2580}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2639, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2641, %r2639, %r2643;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2644, %r388, %r2646, %r2641;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2648, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2650, %r2648, %r2652;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2653, %r388, %r2655, %r2650;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2657, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2659, %r2657, %r2661;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2662, %r388, %r2664, %r2659;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2666, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2668, %r2666, %r2670;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2671, %r388, %r2673, %r2668;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2675, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2677, %r2675, %r2679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2680, %r388, %r2682, %r2677;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2684, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2686, %r2684, %r2688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2689, %r388, %r2691, %r2686;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2693, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2695, %r2693, %r2697;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2698, %r388, %r2700, %r2695;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2702, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2704, %r2702, %r2706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2707, %r388, %r2709, %r2704;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2711, %r391, %r2646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2714, %r388, %r2643, %r2711;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2718, %r391, %r2655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2721, %r388, %r2652, %r2718;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2725, %r391, %r2664;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2728, %r388, %r2661, %r2725;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2732, %r391, %r2673;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2735, %r388, %r2670, %r2732;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2739, %r391, %r2682;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2742, %r388, %r2679, %r2739;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2746, %r391, %r2691;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2749, %r388, %r2688, %r2746;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2753, %r391, %r2700;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2756, %r388, %r2697, %r2753;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2760, %r391, %r2709;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2763, %r388, %r2706, %r2760;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2848, %r2849}, {%r432, %r438, %r435, %r441}, {%r2644, %r2714}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2856, %r2857}, {%r432, %r438, %r435, %r441}, {%r2653, %r2721}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2864, %r2865}, {%r432, %r438, %r435, %r441}, {%r2662, %r2728}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2872, %r2873}, {%r432, %r438, %r435, %r441}, {%r2671, %r2735}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2880, %r2881}, {%r432, %r438, %r435, %r441}, {%r2680, %r2742}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2888, %r2889}, {%r432, %r438, %r435, %r441}, {%r2689, %r2749}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2896, %r2897}, {%r432, %r438, %r435, %r441}, {%r2698, %r2756}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2904, %r2905}, {%r432, %r438, %r435, %r441}, {%r2707, %r2763}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	prmt.b32 %r2847, %r2848, %r2849, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2851, %r2848, %r2849, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2855, %r2856, %r2857, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2859, %r2856, %r2857, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2863, %r2864, %r2865, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2867, %r2864, %r2865, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2871, %r2872, %r2873, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2875, %r2872, %r2873, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2879, %r2880, %r2881, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2883, %r2880, %r2881, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2887, %r2888, %r2889, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2891, %r2888, %r2889, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2895, %r2896, %r2897, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2899, %r2896, %r2897, %r920;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2903, %r2904, %r2905, %r916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2907, %r2904, %r2905, %r920;
	// end inline asm
	st.shared.u32 	[%rd6], %r2847;
	st.shared.u32 	[%rd7], %r2851;
	st.shared.u32 	[%rd8], %r2855;
	st.shared.u32 	[%rd9], %r2859;
	st.shared.u32 	[%rd16], %r2863;
	st.shared.u32 	[%rd17], %r2867;
	st.shared.u32 	[%rd18], %r2871;
	st.shared.u32 	[%rd19], %r2875;
	st.shared.u32 	[%rd20], %r2879;
	st.shared.u32 	[%rd21], %r2883;
	st.shared.u32 	[%rd22], %r2887;
	st.shared.u32 	[%rd23], %r2891;
	st.shared.u32 	[%rd24], %r2895;
	st.shared.u32 	[%rd25], %r2899;
	st.shared.u32 	[%rd26], %r2903;
	st.shared.u32 	[%rd27], %r2907;
	bar.sync 	0;
	mov.u32 	%r3712, %r2911;
	mov.u32 	%r3713, %r2911;
	mov.u32 	%r3714, %r2911;
	mov.u32 	%r3715, %r2911;
	@%p236 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_157;
$L__BB0_199:                            // %pass12213
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3715, [%rd10];
	ld.shared.u32 	%r3714, [%rd11];
	ld.shared.u32 	%r3713, [%rd12];
	ld.shared.u32 	%r3712, [%rd13];
$L__BB0_157:                            // %L26447
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2975, %r2972}, {%r450, %r453}, {%r3715}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2984, %r2981}, {%r450, %r453}, {%r3714}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2993, %r2990}, {%r450, %r453}, {%r3713}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3002, %r2999}, {%r450, %r453}, {%r3712}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2968, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2970, %r2968, %r2972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2973, %r502, %r2975, %r2970;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2977, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2979, %r2977, %r2981;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2982, %r502, %r2984, %r2979;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2986, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2988, %r2986, %r2990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2991, %r502, %r2993, %r2988;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2995, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2997, %r2995, %r2999;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3000, %r502, %r3002, %r2997;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3004, %r505, %r2975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3007, %r502, %r2972, %r3004;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3011, %r505, %r2984;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3014, %r502, %r2981, %r3011;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3018, %r505, %r2993;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3021, %r502, %r2990, %r3018;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3025, %r505, %r3002;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3028, %r502, %r2999, %r3025;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3073, %r3076}, {%r546, %r552, %r549, %r555}, {%r2973, %r3007}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3092, %r3095}, {%r546, %r552, %r549, %r555}, {%r2982, %r3014}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3080, %r3084}, {%r546, %r552, %r549, %r555}, {%r2991, %r3021}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3099, %r3103}, {%r546, %r552, %r549, %r555}, {%r3000, %r3028}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3072, %r3073, %r3073;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3075, %r3076, %r3076, %r3072;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3079, %r3080, %r3080, %r3075;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3083, %r3084, %r3084, %r3079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3087, %r1854, %r3083, %r3686;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3091, %r3092, %r3092;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3094, %r3095, %r3095, %r3091;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3098, %r3099, %r3099, %r3094;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3102, %r3103, %r3103, %r3098;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3106, %r1854, %r3102, %r3685;
	// end inline asm
	mov.u32 	%r3716, %r2911;
	mov.u32 	%r3717, %r2911;
	mov.u32 	%r3718, %r2911;
	mov.u32 	%r3719, %r2911;
	@%p236 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_158;
$L__BB0_200:                            // %pass12818
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3719, [%rd28];
	ld.shared.u32 	%r3718, [%rd29];
	ld.shared.u32 	%r3717, [%rd30];
	ld.shared.u32 	%r3716, [%rd31];
$L__BB0_158:                            // %L27650
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3146, %r3143}, {%r450, %r453}, {%r3719}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3155, %r3152}, {%r450, %r453}, {%r3718}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3164, %r3161}, {%r450, %r453}, {%r3717}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3173, %r3170}, {%r450, %r453}, {%r3716}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3139, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3141, %r3139, %r3143;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3144, %r502, %r3146, %r3141;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3148, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3150, %r3148, %r3152;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3153, %r502, %r3155, %r3150;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3157, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3159, %r3157, %r3161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3162, %r502, %r3164, %r3159;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3166, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3168, %r3166, %r3170;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3171, %r502, %r3173, %r3168;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3175, %r505, %r3146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3178, %r502, %r3143, %r3175;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3182, %r505, %r3155;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3185, %r502, %r3152, %r3182;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3189, %r505, %r3164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3192, %r502, %r3161, %r3189;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3196, %r505, %r3173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3199, %r502, %r3170, %r3196;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3244, %r3247}, {%r546, %r552, %r549, %r555}, {%r3144, %r3178}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3263, %r3266}, {%r546, %r552, %r549, %r555}, {%r3153, %r3185}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3251, %r3255}, {%r546, %r552, %r549, %r555}, {%r3162, %r3192}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3270, %r3274}, {%r546, %r552, %r549, %r555}, {%r3171, %r3199}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3243, %r3244, %r3244;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3246, %r3247, %r3247, %r3243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3250, %r3251, %r3251, %r3246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3254, %r3255, %r3255, %r3250;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3258, %r1854, %r3254, %r3087;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3262, %r3263, %r3263;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3265, %r3266, %r3266, %r3262;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3269, %r3270, %r3270, %r3265;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3273, %r3274, %r3274, %r3269;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3277, %r1854, %r3273, %r3106;
	// end inline asm
	mov.u32 	%r3720, %r2911;
	mov.u32 	%r3721, %r2911;
	mov.u32 	%r3722, %r2911;
	mov.u32 	%r3723, %r2911;
	@%p236 bra 	$L__BB0_201;
	bra.uni 	$L__BB0_159;
$L__BB0_201:                            // %pass13423
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3723, [%rd32];
	ld.shared.u32 	%r3722, [%rd33];
	ld.shared.u32 	%r3721, [%rd34];
	ld.shared.u32 	%r3720, [%rd35];
$L__BB0_159:                            // %L28853
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3317, %r3314}, {%r450, %r453}, {%r3723}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3326, %r3323}, {%r450, %r453}, {%r3722}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3335, %r3332}, {%r450, %r453}, {%r3721}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3344, %r3341}, {%r450, %r453}, {%r3720}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3310, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3312, %r3310, %r3314;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3315, %r502, %r3317, %r3312;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3319, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3321, %r3319, %r3323;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3324, %r502, %r3326, %r3321;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3328, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3330, %r3328, %r3332;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3333, %r502, %r3335, %r3330;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3337, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3339, %r3337, %r3341;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3342, %r502, %r3344, %r3339;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3346, %r505, %r3317;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3349, %r502, %r3314, %r3346;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3353, %r505, %r3326;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3356, %r502, %r3323, %r3353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3360, %r505, %r3335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3363, %r502, %r3332, %r3360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3367, %r505, %r3344;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3370, %r502, %r3341, %r3367;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3415, %r3418}, {%r546, %r552, %r549, %r555}, {%r3315, %r3349}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3434, %r3437}, {%r546, %r552, %r549, %r555}, {%r3324, %r3356}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3422, %r3426}, {%r546, %r552, %r549, %r555}, {%r3333, %r3363}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3441, %r3445}, {%r546, %r552, %r549, %r555}, {%r3342, %r3370}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3414, %r3415, %r3415;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3417, %r3418, %r3418, %r3414;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3421, %r3422, %r3422, %r3417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3425, %r3426, %r3426, %r3421;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3429, %r1854, %r3425, %r3258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3433, %r3434, %r3434;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3436, %r3437, %r3437, %r3433;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3440, %r3441, %r3441, %r3436;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3444, %r3445, %r3445, %r3440;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3448, %r1854, %r3444, %r3277;
	// end inline asm
	mov.u32 	%r3724, %r2911;
	mov.u32 	%r3725, %r2911;
	mov.u32 	%r3726, %r2911;
	mov.u32 	%r3727, %r2911;
	@%p236 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_160;
$L__BB0_202:                            // %pass14028
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3727, [%rd36];
	ld.shared.u32 	%r3726, [%rd37];
	ld.shared.u32 	%r3725, [%rd38];
	ld.shared.u32 	%r3724, [%rd39];
$L__BB0_160:                            // %L30056
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3488, %r3485}, {%r450, %r453}, {%r3727}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3497, %r3494}, {%r450, %r453}, {%r3726}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3506, %r3503}, {%r450, %r453}, {%r3725}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3515, %r3512}, {%r450, %r453}, {%r3724}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3481, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3483, %r3481, %r3485;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3486, %r502, %r3488, %r3483;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3490, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3492, %r3490, %r3494;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3495, %r502, %r3497, %r3492;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3499, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3501, %r3499, %r3503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3504, %r502, %r3506, %r3501;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3508, %r505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3510, %r3508, %r3512;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3513, %r502, %r3515, %r3510;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3517, %r505, %r3488;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3520, %r502, %r3485, %r3517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3524, %r505, %r3497;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3527, %r502, %r3494, %r3524;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3531, %r505, %r3506;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3534, %r502, %r3503, %r3531;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3538, %r505, %r3515;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3541, %r502, %r3512, %r3538;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3586, %r3589}, {%r546, %r552, %r549, %r555}, {%r3486, %r3520}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3605, %r3608}, {%r546, %r552, %r549, %r555}, {%r3495, %r3527}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3593, %r3597}, {%r546, %r552, %r549, %r555}, {%r3504, %r3534}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3612, %r3616}, {%r546, %r552, %r549, %r555}, {%r3513, %r3541}, {%r2911, %r2911};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3585, %r3586, %r3586;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3588, %r3589, %r3589, %r3585;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3592, %r3593, %r3593, %r3588;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3596, %r3597, %r3597, %r3592;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3686, %r1854, %r3596, %r3429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3604, %r3605, %r3605;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3607, %r3608, %r3608, %r3604;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3611, %r3612, %r3612, %r3607;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3615, %r3616, %r3616, %r3611;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3685, %r1854, %r3615, %r3448;
	// end inline asm
	add.s32 	%r3683, %r3683, 4;
	setp.ne.s32 	%p265, %r3683, 40;
	@%p265 bra 	$L__BB0_164;
// %bb.161:                             // %L30206
                                        //   in Loop: Header=BB0_156 Depth=2
	@%p78 bra 	$L__BB0_163;
// %bb.162:                             // %L30266
                                        //   in Loop: Header=BB0_156 Depth=2
	mul.lo.s32 	%r3623, %r3684, 589824;
	add.s32 	%r3624, %r116, %r3623;
	cvt.s64.s32 	%rd265, %r3624;
	add.s64 	%rd266, %rd265, %rd14;
	mul.hi.s64 	%rd267, %rd266, 1024819115206086201;
	shr.u64 	%rd268, %rd267, 63;
	shr.s64 	%rd269, %rd267, 22;
	add.s64 	%rd270, %rd269, %rd268;
	setp.lt.s64 	%p267, %rd266, 0;
	mul.lo.s64 	%rd271, %rd270, 75497472;
	setp.ne.s64 	%p268, %rd271, %rd266;
	and.pred  	%p269, %p267, %p268;
	selp.s64 	%rd272, -1, 0, %p269;
	add.s64 	%rd273, %rd270, %rd272;
	mul.lo.s64 	%rd274, %rd273, -75497472;
	add.s64 	%rd275, %rd274, %rd266;
	shl.b64 	%rd276, %rd275, 2;
	add.s64 	%rd277, %rd4, %rd276;
	st.global.u32 	[%rd277], %r3686;
	add.s32 	%r3625, %r117, %r3623;
	cvt.s64.s32 	%rd278, %r3625;
	add.s64 	%rd279, %rd278, %rd14;
	mul.hi.s64 	%rd280, %rd279, 1024819115206086201;
	shr.u64 	%rd281, %rd280, 63;
	shr.s64 	%rd282, %rd280, 22;
	add.s64 	%rd283, %rd282, %rd281;
	setp.lt.s64 	%p270, %rd279, 0;
	mul.lo.s64 	%rd284, %rd283, 75497472;
	setp.ne.s64 	%p271, %rd284, %rd279;
	and.pred  	%p272, %p270, %p271;
	selp.s64 	%rd285, -1, 0, %p272;
	add.s64 	%rd286, %rd283, %rd285;
	mul.lo.s64 	%rd287, %rd286, -75497472;
	add.s64 	%rd288, %rd287, %rd279;
	shl.b64 	%rd289, %rd288, 2;
	add.s64 	%rd290, %rd4, %rd289;
	st.global.u32 	[%rd290], %r3685;
	bra.uni 	$L__BB0_163;
$L__BB0_166:                            // %L30566
	mov.u32 	%r3627, 0;
	st.global.u32 	[%rd5], %r3627;
	ret;
$L__BB0_6:                              // %L159
	mov.u32 	%r3628, 2;
	st.global.u32 	[%rd5], %r3628;
	mov.u64 	%rd291, exception2823;
	cvta.global.u64 	%rd292, %rd291;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd292;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 8
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd40;
	st.param.b32 	[param0+8], %r310;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 9
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd45, exception1;
	cvta.global.u64 	%rd46, %rd45;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd40;
	st.param.b32 	[param0+8], %r310;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
