Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\20150106\pcores\" "C:\20140701_original\pcores\" "C:\201501\pcores\" "C:\20150106ttt\pcores\" "C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/20150106/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
    Set property "BUFFER_TYPE = BUFGP" for signal <fpga_0_SysACE_CompactFlash_SysACE_CLK_pin> in unit <system>.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'MB_Error' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'LOCKSTEP_OUT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IP_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DP_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_AWUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_WUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_ARUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_IC_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_AWUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_WUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_ARUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M_AXI_DC_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Instruction' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Valid_Instr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_PC' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Reg_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Reg_Addr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_MSR_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_PID_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_New_Reg_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Exception_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Exception_Kind' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Jump_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Delay_Slot' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Data_Address' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Data_Access' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Data_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Data_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Data_Write_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Data_Byte_Enable' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_DCache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_DCache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_DCache_Rdy' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_DCache_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_ICache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_ICache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_ICache_Rdy' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_OF_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_EX_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_MEM_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'Trace_Jump_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL0_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL0_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL0_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL0_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL0_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL0_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL1_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL1_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL1_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL1_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL1_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL1_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL2_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL2_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL2_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL2_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL2_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL2_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL3_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL3_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL3_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL3_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL3_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL3_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL4_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL4_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL4_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL4_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL4_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL4_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL5_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL5_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL5_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL5_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL5_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL5_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL6_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL6_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL6_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL6_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL6_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL6_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL7_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL7_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL7_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL7_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL7_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL7_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL8_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL8_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL8_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL8_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL8_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL8_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL9_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL9_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL9_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL9_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL9_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL9_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL10_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL10_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL10_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL10_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL10_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL10_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL11_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL11_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL11_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL11_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL11_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL11_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL12_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL12_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL12_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL12_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL12_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL12_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL13_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL13_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL13_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL13_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL13_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL13_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL14_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL14_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL14_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL14_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL14_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL14_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL15_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL15_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL15_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL15_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL15_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'FSL15_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M0_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M0_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M0_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S0_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M1_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M1_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M1_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S1_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M2_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M2_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M2_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S2_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M3_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M3_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M3_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S3_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M4_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M4_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M4_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S4_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M5_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M5_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M5_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S5_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M6_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M6_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M6_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S6_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M7_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M7_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M7_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S7_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M8_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M8_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M8_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S8_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M9_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M9_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M9_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S9_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M10_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M10_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M10_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S10_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M11_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M11_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M11_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S11_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M12_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M12_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M12_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S12_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M13_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M13_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M13_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S13_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M14_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M14_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M14_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S14_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M15_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M15_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'M15_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'S15_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 3856: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_Rst' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_dcrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_dcrDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SaddrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SMRdErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SMWrErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SMBusy' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SrdBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SrdComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SrdDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SrdDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SrdWdAddr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_Srearbitrate' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_Sssize' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_Swait' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SwrBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SwrComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'PLB_SwrDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4455: Unconnected output port 'Bus_Error_Det' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'Interrupt' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4614: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'Interrupt' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4698: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4800: Unconnected output port 'Interrupt' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4849: Unconnected output port 'Interrupt' of component 'rs232_uart_2_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'MCH2_Access_Full' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'MCH2_ReadData_Control' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'MCH2_ReadData_Data' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'MCH2_ReadData_Exists' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'MCH3_Access_Full' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'MCH3_ReadData_Control' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'MCH3_ReadData_Data' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'MCH3_ReadData_Exists' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'Mem_RPN' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'Mem_QWEN' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'Mem_CE' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'Mem_LBON' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'Mem_CKEN' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4898: Unconnected output port 'Mem_RNW' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL0_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL0_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL0_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL0_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL0_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL0_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL0_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL0_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM0_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM0_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM0_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC0_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC0_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC0_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC0_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC0_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB0_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL1_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL1_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL1_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL1_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL1_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL1_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL1_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL1_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM1_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM1_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM1_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC1_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC1_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC1_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC1_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC1_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB1_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL2_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL2_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL2_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL2_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL2_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL2_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL2_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL2_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM2_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM2_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM2_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC2_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC2_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC2_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC2_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC2_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB2_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL3_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL3_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL3_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL3_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL3_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL3_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL3_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL3_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM3_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM3_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM3_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC3_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC3_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC3_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC3_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC3_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB3_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL4_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL4_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL4_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL4_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL4_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL4_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL4_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL4_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM4_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM4_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM4_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC4_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC4_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC4_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC4_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC4_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB4_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL5_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL5_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL5_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL5_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL5_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL5_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL5_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL5_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM5_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM5_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM5_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC5_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC5_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC5_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC5_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC5_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB5_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL6_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL6_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL6_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL6_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL6_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL6_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL6_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL6_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM6_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM6_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM6_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC6_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC6_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC6_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC6_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC6_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB6_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL7_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL7_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL7_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL7_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL7_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL7_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL7_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'FSL7_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM7_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM7_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PIM7_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC7_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC7_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC7_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC7_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC7_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MCB7_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_ECC_Intr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_DCM_PSEN' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDRAM_Clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDRAM_CE' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDRAM_CS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDRAM_RAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDRAM_CAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDRAM_WE_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDRAM_BankAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDRAM_Addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'SDRAM_DQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'SDRAM_DM' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_Clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_Clk_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_CE' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_CS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_RAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_CAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_WE_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_BankAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_Addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'DDR_DQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_DM' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'DDR_DQS' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR_DQS_Div_O' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR2_DQS_Div_O' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_Clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_Clk_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_CE' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_CS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_ODT' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_RAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_CAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_WE_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_BankAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_Addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'DDR3_DQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_DM' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'DDR3_Reset_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'DDR3_DQS' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'DDR3_DQS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_ba' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_ras_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_cas_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_we_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_cke' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_clk_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'mcbx_dram_dq' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'mcbx_dram_dqs' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'mcbx_dram_dqs_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'mcbx_dram_udqs' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'mcbx_dram_udqs_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_udm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_ldm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_odt' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected output port 'selfrefresh_mode' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'rzq' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/20150106/hdl/system.vhd" line 4992: Unconnected inout port 'zio' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6772: Unconnected output port 'SysACE_IRQ' of component 'sysace_compactflash_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT4' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT5' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT6' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT7' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT8' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT9' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT10' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT11' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT12' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT13' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT14' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'CLKOUT15' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6828: Unconnected output port 'PSDONE' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Interrupt' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'S_AXI_AWREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'S_AXI_WREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'S_AXI_BRESP' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'S_AXI_BVALID' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'S_AXI_ARREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'S_AXI_RDATA' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'S_AXI_RRESP' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'S_AXI_RVALID' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Clk_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_TDI_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Reg_En_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Capture_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Shift_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Update_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Rst_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Clk_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_TDI_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Reg_En_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Capture_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Shift_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Update_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Rst_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Clk_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_TDI_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Reg_En_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Capture_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Shift_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Update_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Rst_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Clk_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_TDI_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Reg_En_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Capture_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Shift_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Update_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Rst_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Clk_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_TDI_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Reg_En_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Capture_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Shift_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Update_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Rst_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Clk_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_TDI_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Reg_En_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Capture_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Shift_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Update_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Rst_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Clk_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_TDI_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Reg_En_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Capture_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Shift_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Update_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Dbg_Rst_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Ext_JTAG_DRCK' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Ext_JTAG_RESET' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Ext_JTAG_SEL' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Ext_JTAG_SHIFT' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Ext_JTAG_UPDATE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 6857: Unconnected output port 'Ext_JTAG_TDI' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7006: Unconnected output port 'RstcPPCresetcore_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7006: Unconnected output port 'RstcPPCresetchip_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7006: Unconnected output port 'RstcPPCresetsys_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7006: Unconnected output port 'RstcPPCresetcore_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7006: Unconnected output port 'RstcPPCresetchip_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7006: Unconnected output port 'RstcPPCresetsys_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7006: Unconnected output port 'Interconnect_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7006: Unconnected output port 'Peripheral_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7080: Unconnected output port 'MD_error' of component 'data_coherence_controller_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7172: Unconnected output port 'MD_error' of component 'jaip_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7274: Unconnected output port 'TRIG_OUT' of component 'chipscope_ila_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control1' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control2' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control3' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control4' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control5' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control6' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control7' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control8' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control9' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control10' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control11' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control12' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control13' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control14' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/20150106/hdl/system.vhd" line 7298: Unconnected output port 'control15' of component 'chipscope_icon_0_wrapper'.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7326: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7334: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7342: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7350: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7358: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7366: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7374: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7382: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7390: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7398: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7406: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7414: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7422: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7430: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7438: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7446: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7454: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7462: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7470: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7478: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7486: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7494: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7502: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7510: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7518: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7526: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7534: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7542: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7550: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7558: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7566: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7574: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7582: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7590: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7598: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7606: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7614: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7622: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7630: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7638: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7646: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7654: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7662: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7670: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7678: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7686: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7694: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/20150106/hdl/system.vhd" line 7702: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/20150106/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign7<0:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign7<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign6<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mb_plb_MPLB_Rst<0:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/rs232_uart_2_wrapper.ngc>.
Reading core <../implementation/sram_wrapper.ngc>.
Reading core <../implementation/ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Reading core <../implementation/data_coherence_controller_0_wrapper.ngc>.
Reading core <../implementation/jaip_0_wrapper.ngc>.
Reading core <../implementation/chipscope_ila_0_wrapper.ngc>.
Reading core <../implementation/chipscope_icon_0_wrapper.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <rs232_uart_2_wrapper> for timing and area information for instance <RS232_Uart_2>.
Loading core <sram_wrapper> for timing and area information for instance <SRAM>.
Loading core <ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <SysACE_CompactFlash>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <data_coherence_controller_0_wrapper> for timing and area information for instance <data_coherence_controller_0>.
Loading core <jaip_0_wrapper> for timing and area information for instance <jaip_0>.
Loading core <chipscope_ila_0_wrapper> for timing and area information for instance <chipscope_ila_0>.
Loading core <chipscope_icon_0_wrapper> for timing and area information for instance <chipscope_icon_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[3].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 13 FFs/Latches : <mb_plb/GEN_MPLB_RST[2].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_5> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <data_coherence_controller_0/USER_LOGIC_I/arbitor_cmd_msg_5> in Unit <data_coherence_controller_0> is equivalent to the following FF/Latch : <data_coherence_controller_0/USER_LOGIC_I/arbitor_cmd_msg_5_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_30> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_30_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_21> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_21_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_11> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_11_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_0> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_0_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_10> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_10_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_22> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_22_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_5> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_5_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_14> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_14_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_11> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_11_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_1> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_1_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_8> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_8_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_5> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_5_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_2> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_2_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_5> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_5_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_29> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_29_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_27> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_27_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_24> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_24_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_2> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_2_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_27> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_27_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_24> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_24_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_19> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_19_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_16> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_16_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_21> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_21_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_4> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_4_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_13> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_13_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_10> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_10_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_7> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_7_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_4> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_4_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_1> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_1_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/ClassSymbolTableController/CST_CTRL_state_FSM_FFd10> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/ClassSymbolTableController/CST_CTRL_state_FSM_FFd10_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_25> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_25_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_29> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_29_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_26> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_26_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_28> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_28_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_25> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_25_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_7> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_7_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_1> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_1_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_9> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_9_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_18> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_18_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_23> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_23_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_20> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_20_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_15> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_15_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_3> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_3_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_12> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_12_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_9> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_9_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_6> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_6_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_3> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_3_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_0> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_0_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/MethodImageController/MA_CTRL_state_FSM_FFd8> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/MethodImageController/MA_CTRL_state_FSM_FFd8_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_0> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[3].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 13 FFs/Latches : <mb_plb/GEN_MPLB_RST[2].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_5> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <data_coherence_controller_0/USER_LOGIC_I/arbitor_cmd_msg_5> in Unit <data_coherence_controller_0> is equivalent to the following FF/Latch : <data_coherence_controller_0/USER_LOGIC_I/arbitor_cmd_msg_5_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_30> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_30_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_21> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_21_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_11> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_11_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_0> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_0_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_10> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_10_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_22> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_22_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_5> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_5_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_14> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_14_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_11> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_11_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_1> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_1_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_8> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_8_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_5> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_5_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_2> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_2_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_5> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_5_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_29> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_29_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_27> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_27_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_24> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_24_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_2> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_2_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_27> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_27_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_24> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_24_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_19> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_19_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_16> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_16_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_21> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_21_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_4> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_4_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_13> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_13_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_10> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_10_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_7> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_7_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_4> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_4_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_1> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_1_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/ClassSymbolTableController/CST_CTRL_state_FSM_FFd10> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/ClassSymbolTableController/CST_CTRL_state_FSM_FFd10_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_25> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_25_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_29> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_29_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_26> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_26_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_28> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_28_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_25> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_25_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_7> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_7_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_1> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_1_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_9> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_9_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_18> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_18_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_23> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_23_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_20> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_20_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_15> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_15_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_3> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_3_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_12> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_12_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_9> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_9_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_6> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_6_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_3> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_3_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_0> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_B_0_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/MethodImageController/MA_CTRL_state_FSM_FFd8> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/MethodImageController/MA_CTRL_state_FSM_FFd8_1> 
INFO:Xst:2260 - The FF/Latch <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_0> in Unit <jaip_0> is equivalent to the following FF/Latch : <jaip_0/USER_LOGIC_I/Java_core/DynamicResolution_management_Unit/CTRL_state_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 214

Cell Usage :
# BELS                             : 61930
#      BUF                         : 7
#      GND                         : 48
#      INV                         : 730
#      LUT1                        : 1974
#      LUT2                        : 3983
#      LUT3                        : 7638
#      LUT4                        : 4290
#      LUT5                        : 4528
#      LUT6                        : 9721
#      LUT6_2                      : 79
#      MULT_AND                    : 1722
#      MUXCY                       : 13280
#      MUXCY_L                     : 367
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 712
#      MUXF8                       : 2
#      VCC                         : 35
#      XORCY                       : 12811
# FlipFlops/Latches                : 36912
#      FD                          : 4891
#      FD_1                        : 11
#      FDC                         : 635
#      FDC_1                       : 5
#      FDCE                        : 2505
#      FDCPE                       : 62
#      FDCPE_1                     : 8
#      FDE                         : 18400
#      FDE_1                       : 8
#      FDP                         : 263
#      FDPE                        : 248
#      FDR                         : 3169
#      FDR_1                       : 3
#      FDRE                        : 4951
#      FDRE_1                      : 1
#      FDRS                        : 178
#      FDRSE                       : 461
#      FDRSE_1                     : 136
#      FDS                         : 553
#      FDS_1                       : 2
#      FDSE                        : 112
#      IDDR_2CLK                   : 64
#      LD                          : 9
#      LD_1                        : 64
#      LDC                         : 1
#      LDE                         : 13
#      LDE_1                       : 13
#      ODDR                        : 146
# RAMS                             : 163
#      RAM128X1D                   : 64
#      RAM32M                      : 21
#      RAM32X1D                    : 2
#      RAMB16                      : 63
#      RAMB36_EXP                  : 13
# Shift Registers                  : 1073
#      SRL16                       : 240
#      SRL16E                      : 65
#      SRLC16E                     : 680
#      SRLC32E                     : 88
# Clock Buffers                    : 15
#      BUFG                        : 14
#      BUFGP                       : 1
# IO Buffers                       : 203
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 112
#      IOBUFDS                     : 8
#      OBUF                        : 75
#      OBUFDS                      : 2
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# DSPs                             : 7
#      DSP48E                      : 7
# Others                           : 94
#      BSCAN_VIRTEX5               : 2
#      BUFIO                       : 8
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           36790  out of  44800    82%  
 Number of Slice LUTs:                34360  out of  44800    76%  
    Number used as Logic:             32943  out of  44800    73%  
    Number used as Memory:             1417  out of  13120    10%  
       Number used as RAM:              344
       Number used as SRL:             1073

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  54785
   Number with an unused Flip Flop:   17995  out of  54785    32%  
   Number with an unused LUT:         20425  out of  54785    37%  
   Number of fully used LUT-FF pairs: 16365  out of  54785    29%  
   Number of unique control sets:      1562

IO Utilization: 
 Number of IOs:                         214
 Number of bonded IOBs:                 214  out of    640    33%  
    IOB Flip Flops/Latches:             122

Specific Feature Utilization:
 Number of Block RAM/FIFO:               45  out of    148    30%  
    Number using Block RAM only:         45
 Number of BUFG/BUFGCTRLs:               15  out of     32    46%  
 Number of DCM_ADVs:                      1  out of     12     8%  
 Number of DSP48Es:                       7  out of    128     5%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                            | Clock buffer(FF name)                                                                                                         | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3                                                                                                                                                                                    | BUFG                                                                                                                          | 35126 |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                      | BUFG                                                                                                                          | 208   |
mdm_0/bscan_update1                                                                                                                                                                                                                     | BUFG                                                                                                                          | 42    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                                                                                    | BUFG                                                                                                                          | 2017  |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                    | BUFG                                                                                                                          | 316   |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                                                                               | BUFGP                                                                                                                         | 95    |
jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_not0001(jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_not00011:O)                                                               | NONE(*)(jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_6)                                         | 7     |
jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/flush_reg1                                                                                                                                                                                 | BUFG                                                                                                                          | 64    |
jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/victum_entry_index_01                                                                                                                                                                      | BUFG                                                                                                                          | 26    |
jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001(jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001:O)                                                                                      | NONE(*)(jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0)                                                      | 1     |
jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001(jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001:O)                                                                                      | NONE(*)(jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1)                                                      | 1     |
jaip_0/M_type<2>                                                                                                                                                                                                                        | NONE(jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM)                                                                                 | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                                             | BUFG                                                                                                                          | 185   |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                  | NONE(*)(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                 | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT                                                                                                                                                                     | NONE(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD)                                              | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                                                                                     | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_plb/SPLB_Rst<8>(mb_plb/mb_plb/GEN_SPLB_RST[8].I_SPLB_RST:Q)                                                                                                                                                                      | NONE(jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/Cmem_read)                                                                                                                                                        | 2358  |
jaip_0/jaip_0/USER_LOGIC_I/Java_core/Fetch_Unit/instr_buf_ctrl_reg_or0000(jaip_0/jaip_0/USER_LOGIC_I/Java_core/Fetch_Unit/instr_buf_ctrl_reg_or00001:O)                                                                             | NONE(jaip_0/jaip_0/USER_LOGIC_I/Java_core/Fetch_Unit/FFFF_ROM_0)                                                                                                                                                    | 527   |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/N0(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/XST_GND:G)                                                                                                                   | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                 | 223   |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<20>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                                                              | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG)| 222   |
jaip_0/jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/ctrl.ALUopd1_sel_0__and0000(jaip_0/jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/ctrl.ALUopd1_sel_0__and00001:O)                                                                       | NONE(jaip_0/jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/BranchDestination_tmp_0)                                                                                                                                      | 171   |
mb_plb/SPLB_Rst<4>(mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST:Q)                                                                                                                                                                      | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/Done)                                                                                                                          | 89    |
DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                             | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)                           | 61    |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/N1(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/XST_VCC:P)                                                                                                                   | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16)            | 52    |
jaip_0/M_type<2>(jaip_0/XST_GND:G)                                                                                                                                                                                                  | NONE(jaip_0/jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/ctrl.ALU_0)                                                                                                                                                   | 40    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                                                          | 23    |
jaip_0/jaip_0/USER_LOGIC_I/Java_core/Fetch_Unit/semitranslated_code_reg_3_or0000(jaip_0/jaip_0/USER_LOGIC_I/Java_core/Fetch_Unit/semitranslated_code_reg_3_or00001:O)                                                               | NONE(jaip_0/jaip_0/USER_LOGIC_I/Java_core/Fetch_Unit/semitranslated_code_reg_0)                                                                                                                                     | 16    |
microblaze_0/M_AXI_IC_AWADDR<0>(microblaze_0/XST_GND:G)                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                           | 16    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                          | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                                              | 15    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                           | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                                                       | 12    |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iSEL_n(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                         | NONE(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                              | 10    |
lmb_bram/lmb_bram/net_gnd0(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                             | NONE(lmb_bram/lmb_bram/ramb36_0)                                                                                                                                                                                    | 8     |
SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                          | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG1)                                                                                                                         | 6     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                               | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                    | 4     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                             | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                   | 4     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                     | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                       | 4     |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                                                   | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                                                                                                                     | 4     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iARM(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                    | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                                                         | 2     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst:Q)    | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                                                  | 2     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                  | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                                  | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                                  | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                                  | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                                                  | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                                                  | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                                                  | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                                                  | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iSEL_n(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iSEL_n:O)                                                                                    | NONE(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD)                                                                                                                                    | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                              | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                                                         | 1     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                       | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                             | 1     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iCAP_EXT_TRIGOUT(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0:Q)                                                   | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDRE)                                                                                                                   | 1     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<1>(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                               | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                      | 1     |
mdm_0/bscan_update1(mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:UPDATE)                                                                                                                                                                 | BUFG(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)                                                                                                  | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                                                | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                            | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                                                  | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)                                                                                         | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)                                                                                                | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)                                                                                               | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)                                                                                               | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.492ns (Maximum Frequency: 95.309MHz)
   Minimum input arrival time before clock: 5.290ns
   Maximum output required time after clock: 8.043ns
   Maximum combinational path delay: 1.397ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Clock period: 10.492ns (frequency: 95.309MHz)
  Total number of paths / destination ports: 127105456 / 73708
-------------------------------------------------------------------------
Delay:               10.492ns (Levels of Logic = 24)
  Source:            jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_6 (FF)
  Destination:       jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/four_port_bank_Unit/reg1_31 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_6 to jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/four_port_bank_Unit/reg1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q           107   0.471   0.930  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A_6 (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/Reg_A<6>)
     LUT4:I0->O            1   0.094   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_lut<3> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_lut<3>)
     MUXCY:S->O            1   0.372   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<3> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<4> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<5> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<6> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<7> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<8> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<9> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<10> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<11> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<12> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<13> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<14> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<14>)
     MUXCY:CI->O           2   0.254   0.978  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<15> (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/Mcompar_less_cmp_gt0000_cy<15>)
     LUT5:I0->O            1   0.094   0.000  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/branch_1_F (N3874)
     MUXF7:I0->O          35   0.251   0.608  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/branch_1 (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/branch)
     LUT6:I5->O           53   0.094   0.611  jaip_0/USER_LOGIC_I/Java_core/Fetch_Unit/FFFF_branch_counting_flag_mux00001 (jaip_0/USER_LOGIC_I/Java_core/Fetch_Unit/FFFF_branch_counting_flag_mux0000)
     LUT6:I5->O            2   0.094   0.978  jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/StLV4Flag_or000011 (jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/N19)
     LUT5:I0->O           11   0.094   0.535  jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/StLV4Flag_cmp_eq00011 (jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/StOpdPlus1Flag)
     LUT6:I5->O            1   0.094   0.480  jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/LS1_addr<0>_SW0 (N1013)
     LUT6:I5->O            1   0.094   0.480  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/R1<0>32 (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/R1<0>32)
     LUT6:I5->O           43   0.094   0.705  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/R1<0>100 (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/R1<0>)
     LUT6:I4->O           34   0.094   0.704  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/four_port_bank_Unit/reg_forward_111 (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/four_port_bank_Unit/reg_forward_11)
     LUT4:I2->O            1   0.094   0.336  jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/four_port_bank_Unit/reg1_mux0000<9>10 (jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/four_port_bank_Unit/reg1_mux0000<9>10)
     FDS:S                     0.573          jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/four_port_bank_Unit/reg1_9
    ----------------------------------------
    Total                     10.492ns (3.147ns logic, 7.345ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 303 / 251
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/bscan_update1'
  Clock period: 6.794ns (frequency: 147.189MHz)
  Total number of paths / destination ports: 329 / 50
-------------------------------------------------------------------------
Delay:               3.397ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      mdm_0/bscan_update1 falling
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   0.816  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.094   0.592  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En31 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I3->O            9   0.094   0.380  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
    ----------------------------------------
    Total                      3.397ns (0.962ns logic, 2.435ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 4.226ns (frequency: 236.630MHz)
  Total number of paths / destination ports: 9929 / 3076
-------------------------------------------------------------------------
Delay:               4.226ns (Levels of Logic = 4)
  Source:            DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_flush_cnt_5 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rdwdaddr_reg_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_flush_cnt_5 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rdwdaddr_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.794  DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_flush_cnt_5 (DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_flush_cnt<5>)
     LUT4:I0->O            1   0.094   0.480  DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_flush_cnt_eq_0_cmp_eq0000_SW0 (N225)
     LUT6:I5->O            7   0.094   0.609  DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_flush_cnt_eq_0_cmp_eq0000 (DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_flush_cnt_eq_0)
     LUT4:I2->O            1   0.094   0.576  DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_rdwdaddr_SW0 (N280)
     LUT6:I4->O            3   0.094   0.347  DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_rdwdaddr (DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_rdwdaddr)
     FDRE:R                    0.573          DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rdwdaddr_reg_1
    ----------------------------------------
    Total                      4.226ns (1.420ns logic, 2.806ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.224ns (frequency: 449.640MHz)
  Total number of paths / destination ports: 227 / 70
-------------------------------------------------------------------------
Delay:               2.224ns (Levels of Logic = 2)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   1.080  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4)
     LUT6:I0->O            2   0.094   0.485  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3)
     LUT3:I2->O            1   0.094   0.000  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb1 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb)
     FDP:D                    -0.018          SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG
    ----------------------------------------
    Total                      2.224ns (0.659ns logic, 1.565ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/flush_reg1'
  Clock period: 1.917ns (frequency: 521.648MHz)
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Delay:               1.917ns (Levels of Logic = 1)
  Source:            jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_data_in_0_31 (LATCH)
  Destination:       jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_data_in_0_31 (LATCH)
  Source Clock:      jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/flush_reg1 rising
  Destination Clock: jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/flush_reg1 rising

  Data Path: jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_data_in_0_31 to jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_data_in_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             5   0.732   1.091  jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_data_in_0_31 (jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_data_in_0_31)
     LUT6:I0->O            1   0.094   0.000  jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_data_in_0_mux0005<31>1 (jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_data_in_0_mux0005<31>)
     LD_1:D                   -0.071          jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_data_in_0_31
    ----------------------------------------
    Total                      1.917ns (0.826ns logic, 1.091ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/victum_entry_index_01'
  Clock period: 2.642ns (frequency: 378.501MHz)
  Total number of paths / destination ports: 52 / 26
-------------------------------------------------------------------------
Delay:               1.321ns (Levels of Logic = 1)
  Source:            jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_tag_in_1_12 (LATCH)
  Destination:       jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_tag_in_0_12 (LATCH)
  Source Clock:      jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/victum_entry_index_01 falling
  Destination Clock: jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/victum_entry_index_01 rising

  Data Path: jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_tag_in_1_12 to jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_tag_in_0_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.736   0.491  jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_tag_in_1_12 (jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_tag_in_1_12)
     LUT6:I5->O            1   0.094   0.000  jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_tag_in_0_mux0000<25>1 (jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_tag_in_0_mux0000<25>)
     LDE_1:D                  -0.071          jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_tag_in_0_12
    ----------------------------------------
    Total                      1.321ns (0.830ns logic, 0.491ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 5.946ns (frequency: 168.180MHz)
  Total number of paths / destination ports: 3515 / 518
-------------------------------------------------------------------------
Delay:               5.946ns (Levels of Logic = 9)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:       chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.471   0.877  U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (U0/U_ICON/U_CMD/iTARGET<8>)
     LUT4:I0->O            2   0.094   0.715  U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT (U0/U_ICON/iCOMMAND_SEL<12>)
     LUT4:I1->O            1   0.094   1.069  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE (control0<32>)
     end scope: 'chipscope_icon_0/i_chipscope_icon_0'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_ila_0'
     begin scope: 'chipscope_ila_0/i_chipscope_ila_0'
     LUT6:I0->O            1   0.094   0.710  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O83 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O83)
     LUT5:I2->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O202 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O202)
     LUT3:I1->O            1   0.094   0.710  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O304 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O304)
     LUT6:I3->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_G (N49)
     MUXF7:I1->O           1   0.254   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                    -0.018          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      5.946ns (1.289ns logic, 4.657ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT'
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.392ns (Levels of Logic = 1)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD to chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 118 / 98
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              1.733ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: fpga_0_rst_1_sys_rst_pin to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'proc_sys_reset_0'
     INV:I->O              1   0.238   0.336  proc_sys_reset_0/EXT_LPF/exr_d1_or000011_INV_0 (proc_sys_reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.018          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.733ns (1.056ns logic, 0.677ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 256 / 256
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:Q1 (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:Q1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/stg1_out_fall_sg1)
     FDRSE:D                  -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> (PAD)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  iobuf_47 (fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_I<0>)
     begin scope: 'SysACE_CompactFlash'
     FDCE:D                   -0.018          SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 2)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0 (FF)
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            8   0.094   0.374  JTAG_CONTROL_I/command_1_and00001 (JTAG_CONTROL_I/command_1_and0000)
     FDE:CE                    0.213          JTAG_CONTROL_I/command_1_7
    ----------------------------------------
    Total                      1.788ns (1.414ns logic, 0.374ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 246 / 204
-------------------------------------------------------------------------
Offset:              5.290ns (Levels of Logic = 9)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Destination Clock: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.094   0.916  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            1   0.094   1.069  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE (control0<32>)
     end scope: 'chipscope_icon_0/i_chipscope_icon_0'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_ila_0'
     begin scope: 'chipscope_ila_0/i_chipscope_ila_0'
     LUT6:I0->O            1   0.094   0.710  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O83 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O83)
     LUT5:I2->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O202 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O202)
     LUT3:I1->O            1   0.094   0.710  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O304 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O304)
     LUT6:I3->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_G (N49)
     MUXF7:I1->O           1   0.254   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                    -0.018          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      5.290ns (0.818ns logic, 4.472ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 82 / 58
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs to fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs (DDR2_DQS_n<7>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 337 / 305
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 2)
  Source:            RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/TX (FF)
  Destination:       fpga_0_RS232_Uart_2_TX_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/TX to fpga_0_RS232_Uart_2_TX_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.471   0.336  RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/TX (TX)
     end scope: 'RS232_Uart_2'
     OBUF:I->O                 2.452          fpga_0_RS232_Uart_2_TX_pin_OBUF (fpga_0_RS232_Uart_2_TX_pin)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 2)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'SysACE_CompactFlash'
     OBUF:I->O                 2.452          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 124 / 1
-------------------------------------------------------------------------
Offset:              8.043ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.471   1.195  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<0>)
     LUT6:I0->O            1   0.094   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_111)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_6 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_6)
     MUXF7:I1->O           1   0.254   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_5_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_5_f7)
     LUT6:I0->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1422 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1422)
     MUXF7:I0->O           1   0.251   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO142_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO142)
     LUT5:I0->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1444 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      8.043ns (1.791ns logic, 6.252ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 74 / 1
-------------------------------------------------------------------------
Offset:              6.391ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   1.000  JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT5:I0->O            1   0.094   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1399 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1399)
     LUT5:I2->O            1   0.094   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1428 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1428)
     LUT5:I2->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1444 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      6.391ns (1.282ns logic, 5.109ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_TDO_reg (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_TDO_reg to chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX5:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 203 / 203
-------------------------------------------------------------------------
Delay:               1.397ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: fpga_0_rst_1_sys_rst_pin to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.238   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.397ns (1.056ns logic, 0.341ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================


Total REAL time to Xst completion: 219.00 secs
Total CPU time to Xst completion: 218.80 secs
 
--> 

Total memory usage is 849028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1291 (   0 filtered)
Number of infos    :  147 (   0 filtered)

