\hypertarget{union__hw__mcm__plasc}{}\section{\+\_\+hw\+\_\+mcm\+\_\+plasc Union Reference}
\label{union__hw__mcm__plasc}\index{\+\_\+hw\+\_\+mcm\+\_\+plasc@{\+\_\+hw\+\_\+mcm\+\_\+plasc}}


H\+W\+\_\+\+M\+C\+M\+\_\+\+P\+L\+A\+SC -\/ Crossbar Switch (A\+X\+BS) Slave Configuration (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+plasc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__mcm__plasc_abf46aae61e679b78856d98b219b1e5b0}{}\label{union__hw__mcm__plasc_abf46aae61e679b78856d98b219b1e5b0}

\item 
struct \hyperlink{struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+plasc\+::\+\_\+hw\+\_\+mcm\+\_\+plasc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcm__plasc_a1a797f1b33111e773b09f61e43052e95}{}\label{union__hw__mcm__plasc_a1a797f1b33111e773b09f61e43052e95}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+M\+\_\+\+P\+L\+A\+SC -\/ Crossbar Switch (A\+X\+BS) Slave Configuration (RO) 

Reset value\+: 0x001\+FU

P\+L\+A\+SC is a 16-\/bit read-\/only register identifying the presence/absence of bus slave connections to the device\textquotesingle{}s crossbar switch. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcm.\+h\end{DoxyCompactItemize}
