git clone --depth 1 --no-tags https://github.com/excellent311/booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190381127
git clone --depth 1 --no-tags https://github.com/tunaateskoc/VerySimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186887403
git clone --depth 1 --no-tags https://github.com/kjh107704/Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186668597
git clone --depth 1 --no-tags https://github.com/ErnestTeluk/stoper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189714993
git clone --depth 1 --no-tags https://github.com/Matthew-Haonan/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189426294
git clone --depth 1 --no-tags https://github.com/MrXWTe/FPGA-Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187163597
git clone --depth 1 --no-tags https://github.com/Sorrygg/Hardware-Design-and-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188795398
git clone --depth 1 --no-tags https://github.com/pawel-antoniuk/zad12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189366572
git clone --depth 1 --no-tags https://github.com/arnabnath96/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189631030
git clone --depth 1 --no-tags https://github.com/ShechemKS/DownSampling_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190019478
git clone --depth 1 --no-tags https://github.com/raiyyanfaisal09/Alpha_Arch_pipeline_RTL_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190000268
git clone --depth 1 --no-tags https://github.com/ohares0/Processor---SeanOHARE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186056895
git clone --depth 1 --no-tags https://github.com/hwanglance/leglite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185555487
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/fpga4cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186434486
git clone --depth 1 --no-tags https://github.com/borisgarcia/Organizacion_de_Computadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188922950
git clone --depth 1 --no-tags https://github.com/taoky/COD-archived.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190760585
git clone --depth 1 --no-tags https://github.com/ferdiakdogan/single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191066361
git clone --depth 1 --no-tags https://github.com/ankurjjw21/CAD-for-VLSI-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188566727
git clone --depth 1 --no-tags https://github.com/KitaKyon/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189518812
git clone --depth 1 --no-tags https://github.com/nataliabm17/Digitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186910037
git clone --depth 1 --no-tags https://github.com/Abrahamlga/MIPS_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186920566
git clone --depth 1 --no-tags https://github.com/evan32/ee180_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186921388
git clone --depth 1 --no-tags https://github.com/QingqingX/GhostSZ_Intel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187744905
git clone --depth 1 --no-tags https://github.com/hufanglei875535215/RTL_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186603367
git clone --depth 1 --no-tags https://github.com/Manoj-97/Washing-Machine-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186674816
git clone --depth 1 --no-tags https://github.com/shirrning/-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187474070
git clone --depth 1 --no-tags https://github.com/vastlyvague/16-bit-Emulated-PicoBlaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187403854
git clone --depth 1 --no-tags https://github.com/aarasyid/Camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187902262
git clone --depth 1 --no-tags https://github.com/rdacomp/cncfpga2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187797362
git clone --depth 1 --no-tags https://github.com/jiangshibiao/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191163844
git clone --depth 1 --no-tags https://github.com/huang-zhentao/FPGA_Learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187221101
git clone --depth 1 --no-tags https://github.com/micompany4/CS-147-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188288470
git clone --depth 1 --no-tags https://github.com/vigneshrad/MESI_ISC_VERIF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186536489
git clone --depth 1 --no-tags https://github.com/alnvnjr/BranchPredictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188903470
git clone --depth 1 --no-tags https://github.com/yomandawg/DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189553589
git clone --depth 1 --no-tags https://github.com/MajidPouramini/CA4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189572139
git clone --depth 1 --no-tags https://github.com/salierif/SparkRoad-bootloader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189394071
git clone --depth 1 --no-tags https://github.com/JAMijares/TIMS_Sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190330143
git clone --depth 1 --no-tags https://github.com/sriramos/Pattern-Matching---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185673285
git clone --depth 1 --no-tags https://github.com/liuluren/local_bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185317073
git clone --depth 1 --no-tags https://github.com/shahbazkhan22/TrafficLightSimulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187093422
git clone --depth 1 --no-tags https://github.com/papasn7/Comp_Arch_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186056000
git clone --depth 1 --no-tags https://github.com/nuaasunyang/fpga_dds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186403066
git clone --depth 1 --no-tags https://github.com/hanjjm/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186434089
git clone --depth 1 --no-tags https://github.com/samihar/WATT_Basys3FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186777796
git clone --depth 1 --no-tags https://github.com/yuxian0908/ca_PJ1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185432007
git clone --depth 1 --no-tags https://github.com/GabrielElkadiki/stopwatch-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187275715
git clone --depth 1 --no-tags https://github.com/andixlm/eltech_diploma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190795005
git clone --depth 1 --no-tags https://github.com/Ailsa98/ec3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191253001
git clone --depth 1 --no-tags https://github.com/emirkaragoz/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191224848
git clone --depth 1 --no-tags https://github.com/Ncareless/IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187378638
git clone --depth 1 --no-tags https://github.com/jinhaijun8106/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187729155
git clone --depth 1 --no-tags https://github.com/hungwei123/CO_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188466252
git clone --depth 1 --no-tags https://github.com/ForgetfulJoy/Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188212096
git clone --depth 1 --no-tags https://github.com/jimjn/Portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188106242
git clone --depth 1 --no-tags https://github.com/kai860115/NTU-CA2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188212660
git clone --depth 1 --no-tags https://github.com/mahmof4/3dq5-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188559913
git clone --depth 1 --no-tags https://github.com/NanaGlutamate/SerialModules-VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188595972
git clone --depth 1 --no-tags https://github.com/tsarb0mba/COSE221-01-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186125282
git clone --depth 1 --no-tags https://github.com/rush2sami/verilog_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186230697
git clone --depth 1 --no-tags https://github.com/nirushka/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185997337
git clone --depth 1 --no-tags https://github.com/ciroy13/HDL_BITS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185557117
git clone --depth 1 --no-tags https://github.com/AndrewCampos/Processador-AOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185315022
git clone --depth 1 --no-tags https://github.com/Elxe/five_stage_pipelining_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185824253
git clone --depth 1 --no-tags https://github.com/dnuch/mips_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185866277
git clone --depth 1 --no-tags https://github.com/dkhl65/Cadence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186489696
git clone --depth 1 --no-tags https://github.com/PiotrMekal/generator_parzystosci_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186582396
git clone --depth 1 --no-tags https://github.com/kashish2909/Embedded_TrafficLights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186752022
git clone --depth 1 --no-tags https://github.com/quantum-microarchitecture/Sigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190535935
git clone --depth 1 --no-tags https://github.com/lisazevedo/Decodificador-de-7-segmentos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190473887
git clone --depth 1 --no-tags https://github.com/wwxn/phase_shifting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190721202
git clone --depth 1 --no-tags https://github.com/s0t00524/Computer-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189349177
git clone --depth 1 --no-tags https://github.com/jonrayibarra/VGA-Piece-Animation-Prototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188314348
git clone --depth 1 --no-tags https://github.com/MarziehAhmadiNa/Computer-architecture-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188249808
git clone --depth 1 --no-tags https://github.com/AmirMansurian/picoblaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189529764
git clone --depth 1 --no-tags https://github.com/absn2/Unidade_Central_de_Processamento.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188900970
git clone --depth 1 --no-tags https://github.com/rockcaensor/lcd_1602.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190594498
git clone --depth 1 --no-tags https://github.com/cctvjack/Asyn_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187326861
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/SMK_GSensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187610554
git clone --depth 1 --no-tags https://github.com/mehransi/cpu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188395544
git clone --depth 1 --no-tags https://github.com/OSLU2/Procesador-MIPS-monociclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187507237
git clone --depth 1 --no-tags https://github.com/mahmof4/3dq5-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188560139
git clone --depth 1 --no-tags https://github.com/mark-huynh/Inverted-Pendulum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188536174
git clone --depth 1 --no-tags https://github.com/mabmatt11/ECE-552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188595561
git clone --depth 1 --no-tags https://github.com/hukaidididi/petrify-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190981444
git clone --depth 1 --no-tags https://github.com/ferdiakdogan/catching-leds-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191066297
git clone --depth 1 --no-tags https://github.com/summerinternverilog/consumerProducer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191231935
git clone --depth 1 --no-tags https://github.com/KuiLiangLin/verilog_TS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190736028
git clone --depth 1 --no-tags https://github.com/SantoshMaruvada/general-purpose-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189427901
git clone --depth 1 --no-tags https://github.com/cornway/cyclone_4_bsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189754340
git clone --depth 1 --no-tags https://github.com/Null3rror/Direct-Mapped-Data-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190401041
git clone --depth 1 --no-tags https://github.com/Tsao94/Accelerating-Systems-with-Programmable-Logic-Components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190560111
git clone --depth 1 --no-tags https://github.com/juw013/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190331157
git clone --depth 1 --no-tags https://github.com/PedroSarment/Calculadora-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190749898
git clone --depth 1 --no-tags https://github.com/JihadElhofy/AES_FAST_RATE_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190208894
git clone --depth 1 --no-tags https://github.com/SunLibo33/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190850293
git clone --depth 1 --no-tags https://github.com/blcxgreat/Game-console.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187554809
git clone --depth 1 --no-tags https://github.com/edge2992/CLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189157580
git clone --depth 1 --no-tags https://github.com/TKIMT/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188651343
