$comment
	File created using the following command:
		vcd file lab_03.msim.vcd -direction
$end
$date
	Thu Sep 28 14:55:42 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pisotosipomod8dec_vhd_vec_tst $end
$var wire 1 ! A0_out [7] $end
$var wire 1 " A0_out [6] $end
$var wire 1 # A0_out [5] $end
$var wire 1 $ A0_out [4] $end
$var wire 1 % A0_out [3] $end
$var wire 1 & A0_out [2] $end
$var wire 1 ' A0_out [1] $end
$var wire 1 ( A0_out [0] $end
$var wire 1 ) A1_out [7] $end
$var wire 1 * A1_out [6] $end
$var wire 1 + A1_out [5] $end
$var wire 1 , A1_out [4] $end
$var wire 1 - A1_out [3] $end
$var wire 1 . A1_out [2] $end
$var wire 1 / A1_out [1] $end
$var wire 1 0 A1_out [0] $end
$var wire 1 1 B0_out [7] $end
$var wire 1 2 B0_out [6] $end
$var wire 1 3 B0_out [5] $end
$var wire 1 4 B0_out [4] $end
$var wire 1 5 B0_out [3] $end
$var wire 1 6 B0_out [2] $end
$var wire 1 7 B0_out [1] $end
$var wire 1 8 B0_out [0] $end
$var wire 1 9 B1_out [7] $end
$var wire 1 : B1_out [6] $end
$var wire 1 ; B1_out [5] $end
$var wire 1 < B1_out [4] $end
$var wire 1 = B1_out [3] $end
$var wire 1 > B1_out [2] $end
$var wire 1 ? B1_out [1] $end
$var wire 1 @ B1_out [0] $end
$var wire 1 A clk $end
$var wire 1 B clk_led $end
$var wire 1 C N_in [7] $end
$var wire 1 D N_in [6] $end
$var wire 1 E N_in [5] $end
$var wire 1 F N_in [4] $end
$var wire 1 G N_in [3] $end
$var wire 1 H N_in [2] $end
$var wire 1 I N_in [1] $end
$var wire 1 J N_in [0] $end
$var wire 1 K PB0 $end
$var wire 1 L PB1 $end

$scope module i1 $end
$var wire 1 M gnd $end
$var wire 1 N vcc $end
$var wire 1 O unknown $end
$var wire 1 P devoe $end
$var wire 1 Q devclrn $end
$var wire 1 R devpor $end
$var wire 1 S ww_devoe $end
$var wire 1 T ww_devclrn $end
$var wire 1 U ww_devpor $end
$var wire 1 V ww_N_in [7] $end
$var wire 1 W ww_N_in [6] $end
$var wire 1 X ww_N_in [5] $end
$var wire 1 Y ww_N_in [4] $end
$var wire 1 Z ww_N_in [3] $end
$var wire 1 [ ww_N_in [2] $end
$var wire 1 \ ww_N_in [1] $end
$var wire 1 ] ww_N_in [0] $end
$var wire 1 ^ ww_A0_out [7] $end
$var wire 1 _ ww_A0_out [6] $end
$var wire 1 ` ww_A0_out [5] $end
$var wire 1 a ww_A0_out [4] $end
$var wire 1 b ww_A0_out [3] $end
$var wire 1 c ww_A0_out [2] $end
$var wire 1 d ww_A0_out [1] $end
$var wire 1 e ww_A0_out [0] $end
$var wire 1 f ww_A1_out [7] $end
$var wire 1 g ww_A1_out [6] $end
$var wire 1 h ww_A1_out [5] $end
$var wire 1 i ww_A1_out [4] $end
$var wire 1 j ww_A1_out [3] $end
$var wire 1 k ww_A1_out [2] $end
$var wire 1 l ww_A1_out [1] $end
$var wire 1 m ww_A1_out [0] $end
$var wire 1 n ww_B0_out [7] $end
$var wire 1 o ww_B0_out [6] $end
$var wire 1 p ww_B0_out [5] $end
$var wire 1 q ww_B0_out [4] $end
$var wire 1 r ww_B0_out [3] $end
$var wire 1 s ww_B0_out [2] $end
$var wire 1 t ww_B0_out [1] $end
$var wire 1 u ww_B0_out [0] $end
$var wire 1 v ww_B1_out [7] $end
$var wire 1 w ww_B1_out [6] $end
$var wire 1 x ww_B1_out [5] $end
$var wire 1 y ww_B1_out [4] $end
$var wire 1 z ww_B1_out [3] $end
$var wire 1 { ww_B1_out [2] $end
$var wire 1 | ww_B1_out [1] $end
$var wire 1 } ww_B1_out [0] $end
$var wire 1 ~ ww_clk_led $end
$var wire 1 !! ww_clk $end
$var wire 1 "! ww_PB0 $end
$var wire 1 #! ww_PB1 $end
$var wire 1 $! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 %! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 &! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 '! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 (! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 )! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 *! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 +! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 ,! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 -! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 .! \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 /! \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 0! \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 1! \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 2! \N_in[0]~input_o\ $end
$var wire 1 3! \N_in[1]~input_o\ $end
$var wire 1 4! \N_in[2]~input_o\ $end
$var wire 1 5! \N_in[3]~input_o\ $end
$var wire 1 6! \N_in[4]~input_o\ $end
$var wire 1 7! \N_in[5]~input_o\ $end
$var wire 1 8! \N_in[6]~input_o\ $end
$var wire 1 9! \N_in[7]~input_o\ $end
$var wire 1 :! \PB0~input_o\ $end
$var wire 1 ;! \PB1~input_o\ $end
$var wire 1 <! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 =! \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 >! \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 ?! \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 @! \A0_out[0]~output_o\ $end
$var wire 1 A! \A0_out[1]~output_o\ $end
$var wire 1 B! \A0_out[2]~output_o\ $end
$var wire 1 C! \A0_out[3]~output_o\ $end
$var wire 1 D! \A0_out[4]~output_o\ $end
$var wire 1 E! \A0_out[5]~output_o\ $end
$var wire 1 F! \A0_out[6]~output_o\ $end
$var wire 1 G! \A0_out[7]~output_o\ $end
$var wire 1 H! \A1_out[0]~output_o\ $end
$var wire 1 I! \A1_out[1]~output_o\ $end
$var wire 1 J! \A1_out[2]~output_o\ $end
$var wire 1 K! \A1_out[3]~output_o\ $end
$var wire 1 L! \A1_out[4]~output_o\ $end
$var wire 1 M! \A1_out[5]~output_o\ $end
$var wire 1 N! \A1_out[6]~output_o\ $end
$var wire 1 O! \A1_out[7]~output_o\ $end
$var wire 1 P! \B0_out[0]~output_o\ $end
$var wire 1 Q! \B0_out[1]~output_o\ $end
$var wire 1 R! \B0_out[2]~output_o\ $end
$var wire 1 S! \B0_out[3]~output_o\ $end
$var wire 1 T! \B0_out[4]~output_o\ $end
$var wire 1 U! \B0_out[5]~output_o\ $end
$var wire 1 V! \B0_out[6]~output_o\ $end
$var wire 1 W! \B0_out[7]~output_o\ $end
$var wire 1 X! \B1_out[0]~output_o\ $end
$var wire 1 Y! \B1_out[1]~output_o\ $end
$var wire 1 Z! \B1_out[2]~output_o\ $end
$var wire 1 [! \B1_out[3]~output_o\ $end
$var wire 1 \! \B1_out[4]~output_o\ $end
$var wire 1 ]! \B1_out[5]~output_o\ $end
$var wire 1 ^! \B1_out[6]~output_o\ $end
$var wire 1 _! \B1_out[7]~output_o\ $end
$var wire 1 `! \clk_led~output_o\ $end
$var wire 1 a! \clk~input_o\ $end
$var wire 1 b! \clk~inputclkctrl_outclk\ $end
$var wire 1 c! \tr0|Add0~0_combout\ $end
$var wire 1 d! \tr0|count[0]~12_combout\ $end
$var wire 1 e! \tr0|Add0~1\ $end
$var wire 1 f! \tr0|Add0~2_combout\ $end
$var wire 1 g! \tr0|Add0~3\ $end
$var wire 1 h! \tr0|Add0~4_combout\ $end
$var wire 1 i! \tr0|Add0~5\ $end
$var wire 1 j! \tr0|Add0~6_combout\ $end
$var wire 1 k! \tr0|Add0~7\ $end
$var wire 1 l! \tr0|Add0~8_combout\ $end
$var wire 1 m! \tr0|Add0~9\ $end
$var wire 1 n! \tr0|Add0~10_combout\ $end
$var wire 1 o! \tr0|count~0_combout\ $end
$var wire 1 p! \tr0|Add0~11\ $end
$var wire 1 q! \tr0|Add0~12_combout\ $end
$var wire 1 r! \tr0|Add0~13\ $end
$var wire 1 s! \tr0|Add0~14_combout\ $end
$var wire 1 t! \tr0|Add0~15\ $end
$var wire 1 u! \tr0|Add0~16_combout\ $end
$var wire 1 v! \tr0|Add0~17\ $end
$var wire 1 w! \tr0|Add0~18_combout\ $end
$var wire 1 x! \tr0|Add0~19\ $end
$var wire 1 y! \tr0|Add0~20_combout\ $end
$var wire 1 z! \tr0|count~1_combout\ $end
$var wire 1 {! \tr0|Add0~21\ $end
$var wire 1 |! \tr0|Add0~22_combout\ $end
$var wire 1 }! \tr0|count~2_combout\ $end
$var wire 1 ~! \tr0|Add0~23\ $end
$var wire 1 !" \tr0|Add0~24_combout\ $end
$var wire 1 "" \tr0|count~3_combout\ $end
$var wire 1 #" \tr0|Add0~25\ $end
$var wire 1 $" \tr0|Add0~26_combout\ $end
$var wire 1 %" \tr0|count~4_combout\ $end
$var wire 1 &" \tr0|Add0~27\ $end
$var wire 1 '" \tr0|Add0~28_combout\ $end
$var wire 1 (" \tr0|Add0~29\ $end
$var wire 1 )" \tr0|Add0~30_combout\ $end
$var wire 1 *" \tr0|count~5_combout\ $end
$var wire 1 +" \tr0|Add0~31\ $end
$var wire 1 ," \tr0|Add0~32_combout\ $end
$var wire 1 -" \tr0|Add0~33\ $end
$var wire 1 ." \tr0|Add0~34_combout\ $end
$var wire 1 /" \tr0|count~6_combout\ $end
$var wire 1 0" \tr0|Add0~35\ $end
$var wire 1 1" \tr0|Add0~36_combout\ $end
$var wire 1 2" \tr0|count~7_combout\ $end
$var wire 1 3" \tr0|Add0~37\ $end
$var wire 1 4" \tr0|Add0~38_combout\ $end
$var wire 1 5" \tr0|count~8_combout\ $end
$var wire 1 6" \tr0|Add0~39\ $end
$var wire 1 7" \tr0|Add0~40_combout\ $end
$var wire 1 8" \tr0|count~9_combout\ $end
$var wire 1 9" \tr0|Add0~41\ $end
$var wire 1 :" \tr0|Add0~42_combout\ $end
$var wire 1 ;" \tr0|count~10_combout\ $end
$var wire 1 <" \tr0|Add0~43\ $end
$var wire 1 =" \tr0|Add0~44_combout\ $end
$var wire 1 >" \tr0|Add0~45\ $end
$var wire 1 ?" \tr0|Add0~46_combout\ $end
$var wire 1 @" \tr0|count~11_combout\ $end
$var wire 1 A" \tr0|Add0~47\ $end
$var wire 1 B" \tr0|Add0~48_combout\ $end
$var wire 1 C" \tr0|Add0~49\ $end
$var wire 1 D" \tr0|Add0~50_combout\ $end
$var wire 1 E" \tr0|Add0~51\ $end
$var wire 1 F" \tr0|Add0~52_combout\ $end
$var wire 1 G" \tr0|Add0~53\ $end
$var wire 1 H" \tr0|Add0~54_combout\ $end
$var wire 1 I" \tr0|Add0~55\ $end
$var wire 1 J" \tr0|Add0~56_combout\ $end
$var wire 1 K" \tr0|Add0~57\ $end
$var wire 1 L" \tr0|Add0~58_combout\ $end
$var wire 1 M" \tr0|Add0~59\ $end
$var wire 1 N" \tr0|Add0~60_combout\ $end
$var wire 1 O" \tr0|Add0~61\ $end
$var wire 1 P" \tr0|Add0~62_combout\ $end
$var wire 1 Q" \tr0|Equal0~9_combout\ $end
$var wire 1 R" \tr0|Equal0~8_combout\ $end
$var wire 1 S" \tr0|Equal0~3_combout\ $end
$var wire 1 T" \tr0|Equal0~2_combout\ $end
$var wire 1 U" \tr0|Equal0~0_combout\ $end
$var wire 1 V" \tr0|Equal0~1_combout\ $end
$var wire 1 W" \tr0|Equal0~4_combout\ $end
$var wire 1 X" \tr0|Equal0~6_combout\ $end
$var wire 1 Y" \tr0|Equal0~5_combout\ $end
$var wire 1 Z" \tr0|Equal0~7_combout\ $end
$var wire 1 [" \tr0|Equal0~10_combout\ $end
$var wire 1 \" \tr0|tmp~0_combout\ $end
$var wire 1 ]" \tr0|tmp~q\ $end
$var wire 1 ^" \tr0|count\ [31] $end
$var wire 1 _" \tr0|count\ [30] $end
$var wire 1 `" \tr0|count\ [29] $end
$var wire 1 a" \tr0|count\ [28] $end
$var wire 1 b" \tr0|count\ [27] $end
$var wire 1 c" \tr0|count\ [26] $end
$var wire 1 d" \tr0|count\ [25] $end
$var wire 1 e" \tr0|count\ [24] $end
$var wire 1 f" \tr0|count\ [23] $end
$var wire 1 g" \tr0|count\ [22] $end
$var wire 1 h" \tr0|count\ [21] $end
$var wire 1 i" \tr0|count\ [20] $end
$var wire 1 j" \tr0|count\ [19] $end
$var wire 1 k" \tr0|count\ [18] $end
$var wire 1 l" \tr0|count\ [17] $end
$var wire 1 m" \tr0|count\ [16] $end
$var wire 1 n" \tr0|count\ [15] $end
$var wire 1 o" \tr0|count\ [14] $end
$var wire 1 p" \tr0|count\ [13] $end
$var wire 1 q" \tr0|count\ [12] $end
$var wire 1 r" \tr0|count\ [11] $end
$var wire 1 s" \tr0|count\ [10] $end
$var wire 1 t" \tr0|count\ [9] $end
$var wire 1 u" \tr0|count\ [8] $end
$var wire 1 v" \tr0|count\ [7] $end
$var wire 1 w" \tr0|count\ [6] $end
$var wire 1 x" \tr0|count\ [5] $end
$var wire 1 y" \tr0|count\ [4] $end
$var wire 1 z" \tr0|count\ [3] $end
$var wire 1 {" \tr0|count\ [2] $end
$var wire 1 |" \tr0|count\ [1] $end
$var wire 1 }" \tr0|count\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0A
0B
0K
0L
0M
1N
xO
1P
1Q
1R
1S
1T
1U
0~
0!!
0"!
0#!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
z=!
z>!
z?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
1d!
1e!
1f!
1g!
0h!
0i!
0j!
1k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
1&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
05"
16"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
1A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
1M"
0N"
0O"
0P"
1Q"
1R"
0S"
0T"
0U"
1V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0C
0D
0E
0F
0G
0H
0I
0J
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
1.!
1/!
10!
01!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
$end
#1000000
