Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan  7 17:16:26 2025
| Host         : nb555 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.673        0.000                      0                 5979        0.050        0.000                      0                 5979        3.000        0.000                       0                  2913  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  clkfbout_clock_generator   {0.000 25.000}     50.000          20.000          
  video_clk_clock_generator  {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clkfbout_clock_generator                                                                                                                                                    47.845        0.000                       0                     3  
  video_clk_clock_generator        2.673        0.000                      0                 5979        0.050        0.000                      0                 5979        7.192        0.000                       0                  2909  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clkfbout_clock_generator                              
(none)                     video_clk_clock_generator                             
(none)                                                video_clk_clock_generator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clock_generator_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_clock_generator
  To Clock:  video_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[5].sprite_inst/RGB_reg[B][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 1.616ns (13.544%)  route 10.315ns (86.456%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 13.858 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.618    -0.922    video_generator_inst/video_clk
    SLICE_X43Y72         FDRE                                         r  video_generator_inst/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  video_generator_inst/pos_x_reg[2]/Q
                         net (fo=228, routed)         7.124     6.658    video_generator_inst/video_pos[X][2]
    SLICE_X69Y175        LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  video_generator_inst/RGB[R][3]_i_26__24/O
                         net (fo=1, routed)           0.000     6.782    video_generator_inst/RGB[R][3]_i_26__24_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.332 r  video_generator_inst/RGB_reg[R][3]_i_9__30/CO[3]
                         net (fo=1, routed)           0.000     7.332    video_generator_inst/RGB_reg[R][3]_i_9__30_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  video_generator_inst/RGB_reg[R][3]_i_4__41/CO[1]
                         net (fo=1, routed)           0.659     8.148    sprites[5].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X70Y177        LUT6 (Prop_lut6_I2_O)        0.329     8.477 r  sprites[5].sprite_inst/RGB[R][3]_i_1__41/O
                         net (fo=13, routed)          2.533    11.009    sprites[5].sprite_inst/RGB[R][3]_i_1__41_n_0
    SLICE_X66Y139        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[B][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.494    13.858    sprites[5].sprite_inst/video_clk
    SLICE_X66Y139        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[B][1]/C
                         clock pessimism              0.480    14.338    
                         clock uncertainty           -0.132    14.206    
    SLICE_X66Y139        FDRE (Setup_fdre_C_R)       -0.524    13.682    sprites[5].sprite_inst/RGB_reg[B][1]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[5].sprite_inst/RGB_reg[B][2]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 1.616ns (13.544%)  route 10.315ns (86.456%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 13.858 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.618    -0.922    video_generator_inst/video_clk
    SLICE_X43Y72         FDRE                                         r  video_generator_inst/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  video_generator_inst/pos_x_reg[2]/Q
                         net (fo=228, routed)         7.124     6.658    video_generator_inst/video_pos[X][2]
    SLICE_X69Y175        LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  video_generator_inst/RGB[R][3]_i_26__24/O
                         net (fo=1, routed)           0.000     6.782    video_generator_inst/RGB[R][3]_i_26__24_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.332 r  video_generator_inst/RGB_reg[R][3]_i_9__30/CO[3]
                         net (fo=1, routed)           0.000     7.332    video_generator_inst/RGB_reg[R][3]_i_9__30_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  video_generator_inst/RGB_reg[R][3]_i_4__41/CO[1]
                         net (fo=1, routed)           0.659     8.148    sprites[5].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X70Y177        LUT6 (Prop_lut6_I2_O)        0.329     8.477 r  sprites[5].sprite_inst/RGB[R][3]_i_1__41/O
                         net (fo=13, routed)          2.533    11.009    sprites[5].sprite_inst/RGB[R][3]_i_1__41_n_0
    SLICE_X66Y139        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[B][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.494    13.858    sprites[5].sprite_inst/video_clk
    SLICE_X66Y139        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[B][2]/C
                         clock pessimism              0.480    14.338    
                         clock uncertainty           -0.132    14.206    
    SLICE_X66Y139        FDRE (Setup_fdre_C_R)       -0.524    13.682    sprites[5].sprite_inst/RGB_reg[B][2]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[5].sprite_inst/RGB_reg[G][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 1.616ns (13.544%)  route 10.315ns (86.456%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 13.858 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.618    -0.922    video_generator_inst/video_clk
    SLICE_X43Y72         FDRE                                         r  video_generator_inst/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  video_generator_inst/pos_x_reg[2]/Q
                         net (fo=228, routed)         7.124     6.658    video_generator_inst/video_pos[X][2]
    SLICE_X69Y175        LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  video_generator_inst/RGB[R][3]_i_26__24/O
                         net (fo=1, routed)           0.000     6.782    video_generator_inst/RGB[R][3]_i_26__24_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.332 r  video_generator_inst/RGB_reg[R][3]_i_9__30/CO[3]
                         net (fo=1, routed)           0.000     7.332    video_generator_inst/RGB_reg[R][3]_i_9__30_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  video_generator_inst/RGB_reg[R][3]_i_4__41/CO[1]
                         net (fo=1, routed)           0.659     8.148    sprites[5].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X70Y177        LUT6 (Prop_lut6_I2_O)        0.329     8.477 r  sprites[5].sprite_inst/RGB[R][3]_i_1__41/O
                         net (fo=13, routed)          2.533    11.009    sprites[5].sprite_inst/RGB[R][3]_i_1__41_n_0
    SLICE_X66Y139        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[G][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.494    13.858    sprites[5].sprite_inst/video_clk
    SLICE_X66Y139        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[G][1]/C
                         clock pessimism              0.480    14.338    
                         clock uncertainty           -0.132    14.206    
    SLICE_X66Y139        FDRE (Setup_fdre_C_R)       -0.524    13.682    sprites[5].sprite_inst/RGB_reg[G][1]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[26].sprite_inst/RGB_reg[B][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.784ns  (logic 1.734ns (14.715%)  route 10.050ns (85.285%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.869 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.615    -0.925    video_generator_inst/video_clk
    SLICE_X43Y74         FDRE                                         r  video_generator_inst/pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  video_generator_inst/pos_x_reg[4]/Q
                         net (fo=276, routed)         8.030     7.561    video_generator_inst/video_pos[X][4]
    SLICE_X42Y163        LUT2 (Prop_lut2_I0_O)        0.124     7.685 r  video_generator_inst/RGB[R][3]_i_24__19/O
                         net (fo=1, routed)           0.000     7.685    video_generator_inst/RGB[R][3]_i_24__19_n_0
    SLICE_X42Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.218 r  video_generator_inst/RGB_reg[R][3]_i_9__14/CO[3]
                         net (fo=1, routed)           0.000     8.218    video_generator_inst/RGB_reg[R][3]_i_9__14_n_0
    SLICE_X42Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.472 f  video_generator_inst/RGB_reg[R][3]_i_4__20/CO[0]
                         net (fo=1, routed)           0.307     8.779    sprites[26].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X45Y165        LUT6 (Prop_lut6_I2_O)        0.367     9.146 r  sprites[26].sprite_inst/RGB[R][3]_i_1__20/O
                         net (fo=13, routed)          1.713    10.859    sprites[26].sprite_inst/RGB[R][3]_i_1__20_n_0
    SLICE_X32Y147        FDRE                                         r  sprites[26].sprite_inst/RGB_reg[B][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.505    13.869    sprites[26].sprite_inst/video_clk
    SLICE_X32Y147        FDRE                                         r  sprites[26].sprite_inst/RGB_reg[B][1]/C
                         clock pessimism              0.480    14.349    
                         clock uncertainty           -0.132    14.217    
    SLICE_X32Y147        FDRE (Setup_fdre_C_R)       -0.429    13.788    sprites[26].sprite_inst/RGB_reg[B][1]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[26].sprite_inst/RGB_reg[B][2]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.784ns  (logic 1.734ns (14.715%)  route 10.050ns (85.285%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.869 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.615    -0.925    video_generator_inst/video_clk
    SLICE_X43Y74         FDRE                                         r  video_generator_inst/pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  video_generator_inst/pos_x_reg[4]/Q
                         net (fo=276, routed)         8.030     7.561    video_generator_inst/video_pos[X][4]
    SLICE_X42Y163        LUT2 (Prop_lut2_I0_O)        0.124     7.685 r  video_generator_inst/RGB[R][3]_i_24__19/O
                         net (fo=1, routed)           0.000     7.685    video_generator_inst/RGB[R][3]_i_24__19_n_0
    SLICE_X42Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.218 r  video_generator_inst/RGB_reg[R][3]_i_9__14/CO[3]
                         net (fo=1, routed)           0.000     8.218    video_generator_inst/RGB_reg[R][3]_i_9__14_n_0
    SLICE_X42Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.472 f  video_generator_inst/RGB_reg[R][3]_i_4__20/CO[0]
                         net (fo=1, routed)           0.307     8.779    sprites[26].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X45Y165        LUT6 (Prop_lut6_I2_O)        0.367     9.146 r  sprites[26].sprite_inst/RGB[R][3]_i_1__20/O
                         net (fo=13, routed)          1.713    10.859    sprites[26].sprite_inst/RGB[R][3]_i_1__20_n_0
    SLICE_X32Y147        FDRE                                         r  sprites[26].sprite_inst/RGB_reg[B][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.505    13.869    sprites[26].sprite_inst/video_clk
    SLICE_X32Y147        FDRE                                         r  sprites[26].sprite_inst/RGB_reg[B][2]/C
                         clock pessimism              0.480    14.349    
                         clock uncertainty           -0.132    14.217    
    SLICE_X32Y147        FDRE (Setup_fdre_C_R)       -0.429    13.788    sprites[26].sprite_inst/RGB_reg[B][2]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[26].sprite_inst/RGB_reg[G][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.784ns  (logic 1.734ns (14.715%)  route 10.050ns (85.285%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.869 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.615    -0.925    video_generator_inst/video_clk
    SLICE_X43Y74         FDRE                                         r  video_generator_inst/pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  video_generator_inst/pos_x_reg[4]/Q
                         net (fo=276, routed)         8.030     7.561    video_generator_inst/video_pos[X][4]
    SLICE_X42Y163        LUT2 (Prop_lut2_I0_O)        0.124     7.685 r  video_generator_inst/RGB[R][3]_i_24__19/O
                         net (fo=1, routed)           0.000     7.685    video_generator_inst/RGB[R][3]_i_24__19_n_0
    SLICE_X42Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.218 r  video_generator_inst/RGB_reg[R][3]_i_9__14/CO[3]
                         net (fo=1, routed)           0.000     8.218    video_generator_inst/RGB_reg[R][3]_i_9__14_n_0
    SLICE_X42Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.472 f  video_generator_inst/RGB_reg[R][3]_i_4__20/CO[0]
                         net (fo=1, routed)           0.307     8.779    sprites[26].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X45Y165        LUT6 (Prop_lut6_I2_O)        0.367     9.146 r  sprites[26].sprite_inst/RGB[R][3]_i_1__20/O
                         net (fo=13, routed)          1.713    10.859    sprites[26].sprite_inst/RGB[R][3]_i_1__20_n_0
    SLICE_X32Y147        FDRE                                         r  sprites[26].sprite_inst/RGB_reg[G][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.505    13.869    sprites[26].sprite_inst/video_clk
    SLICE_X32Y147        FDRE                                         r  sprites[26].sprite_inst/RGB_reg[G][1]/C
                         clock pessimism              0.480    14.349    
                         clock uncertainty           -0.132    14.217    
    SLICE_X32Y147        FDRE (Setup_fdre_C_R)       -0.429    13.788    sprites[26].sprite_inst/RGB_reg[G][1]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[11].sprite_inst/RGB_reg[B][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.618ns  (logic 1.366ns (11.757%)  route 10.252ns (88.243%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 13.850 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.614    -0.926    video_generator_inst/video_clk
    SLICE_X47Y75         FDRE                                         r  video_generator_inst/pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  video_generator_inst/pos_x_reg[9]/Q
                         net (fo=166, routed)         8.409     7.939    video_generator_inst/video_pos[X][9]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     8.063 r  video_generator_inst/RGB[R][3]_i_16__40/O
                         net (fo=1, routed)           0.000     8.063    video_generator_inst/RGB[R][3]_i_16__40_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.520 f  video_generator_inst/RGB_reg[R][3]_i_4__35/CO[1]
                         net (fo=1, routed)           0.565     9.085    sprites[11].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X75Y141        LUT6 (Prop_lut6_I2_O)        0.329     9.414 r  sprites[11].sprite_inst/RGB[R][3]_i_1__35/O
                         net (fo=13, routed)          1.279    10.693    sprites[11].sprite_inst/RGB[R][3]_i_1__35_n_0
    SLICE_X71Y131        FDRE                                         r  sprites[11].sprite_inst/RGB_reg[B][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.486    13.850    sprites[11].sprite_inst/video_clk
    SLICE_X71Y131        FDRE                                         r  sprites[11].sprite_inst/RGB_reg[B][1]/C
                         clock pessimism              0.480    14.330    
                         clock uncertainty           -0.132    14.198    
    SLICE_X71Y131        FDRE (Setup_fdre_C_R)       -0.429    13.769    sprites[11].sprite_inst/RGB_reg[B][1]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[11].sprite_inst/RGB_reg[B][2]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.618ns  (logic 1.366ns (11.757%)  route 10.252ns (88.243%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 13.850 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.614    -0.926    video_generator_inst/video_clk
    SLICE_X47Y75         FDRE                                         r  video_generator_inst/pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  video_generator_inst/pos_x_reg[9]/Q
                         net (fo=166, routed)         8.409     7.939    video_generator_inst/video_pos[X][9]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     8.063 r  video_generator_inst/RGB[R][3]_i_16__40/O
                         net (fo=1, routed)           0.000     8.063    video_generator_inst/RGB[R][3]_i_16__40_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.520 f  video_generator_inst/RGB_reg[R][3]_i_4__35/CO[1]
                         net (fo=1, routed)           0.565     9.085    sprites[11].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X75Y141        LUT6 (Prop_lut6_I2_O)        0.329     9.414 r  sprites[11].sprite_inst/RGB[R][3]_i_1__35/O
                         net (fo=13, routed)          1.279    10.693    sprites[11].sprite_inst/RGB[R][3]_i_1__35_n_0
    SLICE_X71Y131        FDRE                                         r  sprites[11].sprite_inst/RGB_reg[B][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.486    13.850    sprites[11].sprite_inst/video_clk
    SLICE_X71Y131        FDRE                                         r  sprites[11].sprite_inst/RGB_reg[B][2]/C
                         clock pessimism              0.480    14.330    
                         clock uncertainty           -0.132    14.198    
    SLICE_X71Y131        FDRE (Setup_fdre_C_R)       -0.429    13.769    sprites[11].sprite_inst/RGB_reg[B][2]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[11].sprite_inst/RGB_reg[G][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.618ns  (logic 1.366ns (11.757%)  route 10.252ns (88.243%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 13.850 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.614    -0.926    video_generator_inst/video_clk
    SLICE_X47Y75         FDRE                                         r  video_generator_inst/pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  video_generator_inst/pos_x_reg[9]/Q
                         net (fo=166, routed)         8.409     7.939    video_generator_inst/video_pos[X][9]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     8.063 r  video_generator_inst/RGB[R][3]_i_16__40/O
                         net (fo=1, routed)           0.000     8.063    video_generator_inst/RGB[R][3]_i_16__40_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.520 f  video_generator_inst/RGB_reg[R][3]_i_4__35/CO[1]
                         net (fo=1, routed)           0.565     9.085    sprites[11].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X75Y141        LUT6 (Prop_lut6_I2_O)        0.329     9.414 r  sprites[11].sprite_inst/RGB[R][3]_i_1__35/O
                         net (fo=13, routed)          1.279    10.693    sprites[11].sprite_inst/RGB[R][3]_i_1__35_n_0
    SLICE_X71Y131        FDRE                                         r  sprites[11].sprite_inst/RGB_reg[G][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.486    13.850    sprites[11].sprite_inst/video_clk
    SLICE_X71Y131        FDRE                                         r  sprites[11].sprite_inst/RGB_reg[G][1]/C
                         clock pessimism              0.480    14.330    
                         clock uncertainty           -0.132    14.198    
    SLICE_X71Y131        FDRE (Setup_fdre_C_R)       -0.429    13.769    sprites[11].sprite_inst/RGB_reg[G][1]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[27].sprite_inst/RGB_reg[B][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.635ns  (logic 1.734ns (14.903%)  route 9.901ns (85.097%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.869 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.615    -0.925    video_generator_inst/video_clk
    SLICE_X43Y74         FDRE                                         r  video_generator_inst/pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  video_generator_inst/pos_x_reg[4]/Q
                         net (fo=276, routed)         7.652     7.184    video_generator_inst/video_pos[X][4]
    SLICE_X58Y155        LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  video_generator_inst/RGB[R][3]_i_21__23/O
                         net (fo=1, routed)           0.000     7.308    video_generator_inst/RGB[R][3]_i_21__23_n_0
    SLICE_X58Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.841 r  video_generator_inst/RGB_reg[R][3]_i_13__2/CO[3]
                         net (fo=1, routed)           0.000     7.841    video_generator_inst/RGB_reg[R][3]_i_13__2_n_0
    SLICE_X58Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.095 f  video_generator_inst/RGB_reg[R][3]_i_4__19/CO[0]
                         net (fo=1, routed)           0.447     8.542    sprites[27].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X61Y156        LUT6 (Prop_lut6_I2_O)        0.367     8.909 r  sprites[27].sprite_inst/RGB[R][3]_i_1__19/O
                         net (fo=13, routed)          1.802    10.711    sprites[27].sprite_inst/RGB[R][3]_i_1__19_n_0
    SLICE_X33Y147        FDRE                                         r  sprites[27].sprite_inst/RGB_reg[B][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.505    13.869    sprites[27].sprite_inst/video_clk
    SLICE_X33Y147        FDRE                                         r  sprites[27].sprite_inst/RGB_reg[B][1]/C
                         clock pessimism              0.480    14.349    
                         clock uncertainty           -0.132    14.217    
    SLICE_X33Y147        FDRE (Setup_fdre_C_R)       -0.429    13.788    sprites[27].sprite_inst/RGB_reg[B][1]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  3.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pattern_generator_inst/VGA_RGB_D_reg[0][G][3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pattern_generator_inst/VGA_RGB_D_reg[1][G][3]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.216%)  route 0.215ns (56.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.571    -0.593    pattern_generator_inst/video_clk
    SLICE_X34Y99         FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[0][G][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  pattern_generator_inst/VGA_RGB_D_reg[0][G][3]/Q
                         net (fo=1, routed)           0.215    -0.214    pattern_generator_inst/VGA_RGB_D_reg[0][G][3]
    SLICE_X36Y103        FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[1][G][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.835    -0.838    pattern_generator_inst/video_clk
    SLICE_X36Y103        FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[1][G][3]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.066    -0.263    pattern_generator_inst/VGA_RGB_D_reg[1][G][3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pattern_generator_inst/VGA_RGB_D_reg[0][G][2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pattern_generator_inst/VGA_RGB_D_reg[1][G][2]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.451%)  route 0.222ns (57.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.571    -0.593    pattern_generator_inst/video_clk
    SLICE_X34Y99         FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[0][G][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  pattern_generator_inst/VGA_RGB_D_reg[0][G][2]/Q
                         net (fo=1, routed)           0.222    -0.207    pattern_generator_inst/VGA_RGB_D_reg[0][G][2]
    SLICE_X36Y103        FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[1][G][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.835    -0.838    pattern_generator_inst/video_clk
    SLICE_X36Y103        FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[1][G][2]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.070    -0.259    pattern_generator_inst/VGA_RGB_D_reg[1][G][2]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sprites[51].sprite_inst/pos_delta_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.241%)  route 0.315ns (65.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.642    -0.522    sprites[51].sprite_inst/video_clk
    SLICE_X8Y49          FDRE                                         r  sprites[51].sprite_inst/pos_delta_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  sprites[51].sprite_inst/pos_delta_x_reg[1]/Q
                         net (fo=3, routed)           0.315    -0.043    sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB36_X0Y11         RAMB36E1                                     r  sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.887    -0.786    sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y11         RAMB36E1                                     r  sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.504    -0.282    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.099    sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sprites[56].sprite_inst/pos_delta_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.602%)  route 0.175ns (55.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.639    -0.525    sprites[56].sprite_inst/video_clk
    SLICE_X11Y11         FDRE                                         r  sprites[56].sprite_inst/pos_delta_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  sprites[56].sprite_inst/pos_delta_x_reg[2]/Q
                         net (fo=3, routed)           0.175    -0.209    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[2]
    RAMB36_X0Y2          RAMB36E1                                     r  sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.953    -0.720    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.272    -0.448    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.265    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sprites[27].sprite_inst/pos_delta_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[27].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.378%)  route 0.313ns (65.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.645    -0.519    sprites[27].sprite_inst/video_clk
    SLICE_X62Y151        FDRE                                         r  sprites[27].sprite_inst/pos_delta_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  sprites[27].sprite_inst/pos_delta_x_reg[0]/Q
                         net (fo=3, routed)           0.313    -0.042    sprites[27].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[0]
    RAMB36_X1Y29         RAMB36E1                                     r  sprites[27].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.876    -0.797    sprites[27].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y29         RAMB36E1                                     r  sprites[27].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.504    -0.293    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.110    sprites[27].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sprites[15].sprite_inst/pos_delta_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.503%)  route 0.191ns (57.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.592    -0.572    sprites[15].sprite_inst/video_clk
    SLICE_X75Y101        FDRE                                         r  sprites[15].sprite_inst/pos_delta_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sprites[15].sprite_inst/pos_delta_x_reg[2]/Q
                         net (fo=3, routed)           0.191    -0.240    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[2]
    RAMB36_X2Y20         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.903    -0.770    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y20         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.275    -0.495    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.312    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sprites[6].sprite_inst/pos_delta_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.037%)  route 0.172ns (54.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.644    -0.520    sprites[6].sprite_inst/video_clk
    SLICE_X63Y156        FDRE                                         r  sprites[6].sprite_inst/pos_delta_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  sprites[6].sprite_inst/pos_delta_x_reg[0]/Q
                         net (fo=3, routed)           0.172    -0.207    sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[0]
    RAMB36_X1Y31         RAMB36E1                                     r  sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.961    -0.712    sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y31         RAMB36E1                                     r  sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.250    -0.462    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.279    sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pattern_generator_inst/VGA_RGB_D_reg[0][G][1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pattern_generator_inst/VGA_RGB_D_reg[1][G][1]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.662%)  route 0.239ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.571    -0.593    pattern_generator_inst/video_clk
    SLICE_X34Y99         FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[0][G][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  pattern_generator_inst/VGA_RGB_D_reg[0][G][1]/Q
                         net (fo=1, routed)           0.239    -0.190    pattern_generator_inst/VGA_RGB_D_reg[0][G][1]
    SLICE_X34Y103        FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[1][G][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.835    -0.838    pattern_generator_inst/video_clk
    SLICE_X34Y103        FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[1][G][1]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X34Y103        FDRE (Hold_fdre_C_D)         0.063    -0.266    pattern_generator_inst/VGA_RGB_D_reg[1][G][1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pattern_generator_inst/bars_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pattern_generator_inst/VGA_RGB_D_reg[0][G][3]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.231ns (47.867%)  route 0.252ns (52.133%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.565    -0.599    pattern_generator_inst/video_clk
    SLICE_X36Y100        FDRE                                         r  pattern_generator_inst/bars_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pattern_generator_inst/bars_div_reg[6]/Q
                         net (fo=6, routed)           0.088    -0.370    pattern_generator_inst/bars_div_reg[6]
    SLICE_X37Y100        LUT6 (Prop_lut6_I2_O)        0.045    -0.325 r  pattern_generator_inst/VGA_RGB_D[0][G][3]_i_2/O
                         net (fo=4, routed)           0.163    -0.162    video_generator_inst/VGA_RGB_D_reg[0][G][0]
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.117 r  video_generator_inst/VGA_RGB_D[0][G][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    pattern_generator_inst/VGA_RGB_D_reg[0][G][3]_0[3]
    SLICE_X34Y99         FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[0][G][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.842    -0.831    pattern_generator_inst/video_clk
    SLICE_X34Y99         FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[0][G][3]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121    -0.201    pattern_generator_inst/VGA_RGB_D_reg[0][G][3]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sprites[1].sprite_inst/pos_delta_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[1].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.798%)  route 0.172ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.575    -0.589    sprites[1].sprite_inst/video_clk
    SLICE_X8Y96          FDRE                                         r  sprites[1].sprite_inst/pos_delta_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  sprites[1].sprite_inst/pos_delta_x_reg[0]/Q
                         net (fo=3, routed)           0.172    -0.253    sprites[1].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[0]
    RAMB36_X0Y19         RAMB36E1                                     r  sprites[1].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.889    -0.784    sprites[1].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y19         RAMB36E1                                     r  sprites[1].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.347    sprites[1].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_clock_generator
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y23     sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y42     sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y24     sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y24     sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y50     sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y28     sprites[11].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y29     sprites[11].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y78     sprites[11].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y27     sprites[12].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y77     FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y77     FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y77     FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y77     FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y76     FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y76     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y77     FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y77     FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y77     FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y77     FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y77     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y77     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y77     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y77     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y76     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y76     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y77     FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y77     FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y77     FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y77     FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_generator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_generator'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_generator fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clock_generator_inst/inst/clk_in1_clock_generator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    clock_generator_inst/inst/clkfbout_clock_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clock_generator_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    clock_generator_inst/inst/clkfbout_buf_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_generator'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/clkfbout_clock_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clock_generator_inst/inst/clkfbout_buf_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  video_clk_clock_generator
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 3.991ns (45.965%)  route 4.692ns (54.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.615    -0.925    video_clk
    SLICE_X64Y76         FDRE                                         r  VGA_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  VGA_R_reg[2]/Q
                         net (fo=1, routed)           4.692     4.223    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     7.758 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.758    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.642ns  (logic 4.070ns (47.093%)  route 4.572ns (52.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.616    -0.924    video_clk
    SLICE_X66Y77         FDRE                                         r  VGA_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  VGA_B_reg[3]/Q
                         net (fo=1, routed)           4.572     4.166    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552     7.718 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.718    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.555ns  (logic 4.063ns (47.490%)  route 4.492ns (52.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.616    -0.924    video_clk
    SLICE_X66Y77         FDRE                                         r  VGA_G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  VGA_G_reg[1]/Q
                         net (fo=1, routed)           4.492     4.086    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     7.631 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.631    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 4.003ns (47.511%)  route 4.422ns (52.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.616    -0.924    video_clk
    SLICE_X64Y77         FDRE                                         r  VGA_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  VGA_B_reg[0]/Q
                         net (fo=1, routed)           4.422     3.955    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     7.502 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.502    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.400ns  (logic 4.002ns (47.651%)  route 4.397ns (52.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.615    -0.925    video_clk
    SLICE_X64Y76         FDRE                                         r  VGA_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  VGA_G_reg[3]/Q
                         net (fo=1, routed)           4.397     3.928    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     7.475 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.475    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.002ns (47.673%)  route 4.393ns (52.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.619    -0.921    video_clk
    SLICE_X65Y78         FDRE                                         r  VGA_G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  VGA_G_reg[2]/Q
                         net (fo=1, routed)           4.393     3.928    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.475 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.475    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_HS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 4.083ns (48.702%)  route 4.300ns (51.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.622    -0.918    video_clk
    SLICE_X42Y79         FDRE                                         r  VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  VGA_HS_reg/Q
                         net (fo=1, routed)           4.300     3.900    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     7.465 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     7.465    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 4.083ns (49.005%)  route 4.249ns (50.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.626    -0.914    video_clk
    SLICE_X46Y83         FDRE                                         r  VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  VGA_VS_reg/Q
                         net (fo=1, routed)           4.249     3.853    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     7.419 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     7.419    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.342ns  (logic 3.994ns (47.882%)  route 4.347ns (52.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.613    -0.927    video_clk
    SLICE_X65Y75         FDRE                                         r  VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  VGA_G_reg[0]/Q
                         net (fo=1, routed)           4.347     3.877    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     7.415 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.415    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 4.007ns (48.057%)  route 4.331ns (51.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.616    -0.924    video_clk
    SLICE_X65Y77         FDRE                                         r  VGA_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  VGA_B_reg[1]/Q
                         net (fo=1, routed)           4.331     3.864    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     7.415 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.415    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dd_inst/segments_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.404ns (74.592%)  route 0.478ns (25.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.567    -0.597    dd_inst/video_clk
    SLICE_X8Y111         FDRE                                         r  dd_inst/segments_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  dd_inst/segments_reg[7]/Q
                         net (fo=1, routed)           0.478     0.045    segments_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.240     1.285 r  segments_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.285    segments[7]
    H15                                                               r  segments[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.335ns (60.661%)  route 0.866ns (39.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.568    -0.596    dd_inst/video_clk
    SLICE_X45Y94         FDRE                                         r  dd_inst/segments_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  dd_inst/segments_reg[2]/Q
                         net (fo=1, routed)           0.866     0.411    segments_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.605 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.605    segments[2]
    K16                                                               r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.377ns (61.682%)  route 0.856ns (38.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.568    -0.596    dd_inst/video_clk
    SLICE_X45Y95         FDSE                                         r  dd_inst/displays_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  dd_inst/displays_reg[0]/Q
                         net (fo=1, routed)           0.856     0.400    displays_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.637 r  displays_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.637    displays[0]
    J17                                                               r  displays[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.377ns (60.163%)  route 0.912ns (39.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.568    -0.596    dd_inst/video_clk
    SLICE_X45Y95         FDSE                                         r  dd_inst/displays_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  dd_inst/displays_reg[1]/Q
                         net (fo=1, routed)           0.912     0.457    displays_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.693 r  displays_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.693    displays[1]
    J18                                                               r  displays[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.419ns (60.443%)  route 0.929ns (39.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.568    -0.596    dd_inst/video_clk
    SLICE_X45Y94         FDRE                                         r  dd_inst/segments_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  dd_inst/segments_reg[6]/Q
                         net (fo=1, routed)           0.929     0.460    segments_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.291     1.752 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.752    segments[6]
    L18                                                               r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.394ns (59.140%)  route 0.963ns (40.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.568    -0.596    dd_inst/video_clk
    SLICE_X45Y95         FDSE                                         r  dd_inst/displays_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  dd_inst/displays_reg[3]/Q
                         net (fo=1, routed)           0.963     0.508    displays_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     1.760 r  displays_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.760    displays[3]
    J14                                                               r  displays[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.375ns (56.819%)  route 1.045ns (43.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.568    -0.596    dd_inst/video_clk
    SLICE_X45Y94         FDRE                                         r  dd_inst/segments_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  dd_inst/segments_reg[4]/Q
                         net (fo=1, routed)           1.045     0.590    segments_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.824 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.824    segments[4]
    P15                                                               r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.433ns (59.161%)  route 0.989ns (40.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.568    -0.596    dd_inst/video_clk
    SLICE_X45Y95         FDSE                                         r  dd_inst/displays_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDSE (Prop_fdse_C_Q)         0.128    -0.468 r  dd_inst/displays_reg[4]/Q
                         net (fo=1, routed)           0.989     0.521    displays_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.305     1.825 r  displays_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.825    displays[4]
    P14                                                               r  displays[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.392ns (56.305%)  route 1.080ns (43.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.568    -0.596    dd_inst/video_clk
    SLICE_X45Y94         FDRE                                         r  dd_inst/segments_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  dd_inst/segments_reg[3]/Q
                         net (fo=1, routed)           1.080     0.625    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     1.876 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.876    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.433ns (57.583%)  route 1.056ns (42.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.568    -0.596    dd_inst/video_clk
    SLICE_X45Y95         FDSE                                         r  dd_inst/displays_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDSE (Prop_fdse_C_Q)         0.128    -0.468 r  dd_inst/displays_reg[5]/Q
                         net (fo=1, routed)           1.056     0.588    displays_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.305     1.893 r  displays_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.893    displays[5]
    T14                                                               r  displays[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  video_clk_clock_generator

Max Delay           610 Endpoints
Min Delay           610 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.388ns  (logic 0.000ns (0.000%)  route 10.388ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)        10.388    10.388    sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X0Y0          RAMB18E1                                     r  sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.728    -1.292    sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y0          RAMB18E1                                     r  sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.388ns  (logic 0.000ns (0.000%)  route 10.388ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)        10.388    10.388    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X0Y1          RAMB18E1                                     r  sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.728    -1.292    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.326ns  (logic 0.000ns (0.000%)  route 10.326ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)        10.326    10.326    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X0Y1          RAMB36E1                                     r  sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.726    -1.294    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y1          RAMB36E1                                     r  sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.081ns  (logic 0.000ns (0.000%)  route 10.081ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)        10.081    10.081    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X0Y39         RAMB36E1                                     r  sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.722    -1.298    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y39         RAMB36E1                                     r  sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.885ns  (logic 0.000ns (0.000%)  route 9.885ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         9.885     9.885    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X0Y2          RAMB36E1                                     r  sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.723    -1.297    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.810ns  (logic 0.000ns (0.000%)  route 9.810ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         9.810     9.810    sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X0Y3          RAMB36E1                                     r  sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.717    -1.303    sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y3          RAMB36E1                                     r  sprites[51].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.805ns  (logic 0.000ns (0.000%)  route 9.805ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         9.805     9.805    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X0Y38         RAMB36E1                                     r  sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.721    -1.299    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y38         RAMB36E1                                     r  sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprite_active_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.665ns  (logic 0.152ns (1.573%)  route 9.513ns (98.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.146     6.146    video_generator_inst/locked
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.152     6.298 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         3.367     9.665    l80_in
    SLICE_X60Y91         FDSE                                         r  sprite_active_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.508    -1.512    video_clk
    SLICE_X60Y91         FDSE                                         r  sprite_active_reg[2]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprite_active_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.665ns  (logic 0.152ns (1.573%)  route 9.513ns (98.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.146     6.146    video_generator_inst/locked
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.152     6.298 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         3.367     9.665    l80_in
    SLICE_X60Y91         FDSE                                         r  sprite_active_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.508    -1.512    video_clk
    SLICE_X60Y91         FDSE                                         r  sprite_active_reg[5]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprite_active_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.665ns  (logic 0.152ns (1.573%)  route 9.513ns (98.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.146     6.146    video_generator_inst/locked
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.152     6.298 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         3.367     9.665    l80_in
    SLICE_X60Y91         FDSE                                         r  sprite_active_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.508    -1.512    video_clk
    SLICE_X60Y91         FDSE                                         r  sprite_active_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.000ns (0.000%)  route 0.598ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.598     0.598    sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y19         RAMB36E1                                     r  sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.917    -0.756    sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y19         RAMB36E1                                     r  sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.000ns (0.000%)  route 0.606ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.606     0.606    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y20         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.910    -0.763    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y20         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.000ns (0.000%)  route 0.733ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.733     0.733    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y42         RAMB18E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.909    -0.764    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y42         RAMB18E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[3].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.000ns (0.000%)  route 0.733ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.733     0.733    sprites[3].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y43         RAMB18E1                                     r  sprites[3].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.909    -0.764    sprites[3].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y43         RAMB18E1                                     r  sprites[3].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.000ns (0.000%)  route 0.761ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.761     0.761    sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y36         RAMB18E1                                     r  sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.916    -0.757    sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y36         RAMB18E1                                     r  sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[24].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.000ns (0.000%)  route 0.761ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.761     0.761    sprites[24].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y37         RAMB18E1                                     r  sprites[24].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.916    -0.757    sprites[24].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y37         RAMB18E1                                     r  sprites[24].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[3].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.000ns (0.000%)  route 0.776ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.776     0.776    sprites[3].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y22         RAMB36E1                                     r  sprites[3].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.905    -0.768    sprites[3].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y22         RAMB36E1                                     r  sprites[3].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.000ns (0.000%)  route 0.820ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.820     0.820    sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y23         RAMB36E1                                     r  sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.901    -0.772    sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y23         RAMB36E1                                     r  sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.000ns (0.000%)  route 0.851ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.851     0.851    sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y17         RAMB36E1                                     r  sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.914    -0.759    sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y17         RAMB36E1                                     r  sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.000ns (0.000%)  route 0.889ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.889     0.889    sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X2Y18         RAMB36E1                                     r  sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.909    -0.764    sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y18         RAMB36E1                                     r  sprites[23].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK





