// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mnist_inference_mnist_inference,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.225500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=18,HLS_SYN_DSP=0,HLS_SYN_FF=4402,HLS_SYN_LUT=12644,HLS_VERSION=2023_1}" *)

module mnist_inference (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        output_r_address1,
        output_r_ce1,
        output_r_we1,
        output_r_d1
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [3:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;
output  [3:0] output_r_address1;
output   output_r_ce1;
output   output_r_we1;
output  [31:0] output_r_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;
reg[31:0] output_r_d0;
reg[3:0] output_r_address1;
reg output_r_ce1;
reg output_r_we1;
reg[31:0] output_r_d1;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [15:0] sum_q0;
reg   [15:0] reg_546;
wire    ap_CS_fsm_state11;
wire   [15:0] sum_q1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire   [15:0] grp_fu_526_p2;
reg   [15:0] reg_552;
reg   [15:0] reg_556;
wire   [15:0] grp_fu_540_p2;
reg   [15:0] reg_560;
wire   [3:0] sum_addr_reg_4123;
wire   [3:0] sum_addr_1_reg_4128;
wire   [3:0] sum_addr_2_reg_4133;
wire    ap_CS_fsm_state2;
wire   [3:0] sum_addr_3_reg_4138;
wire   [3:0] sum_addr_4_reg_4143;
wire    ap_CS_fsm_state3;
wire   [3:0] sum_addr_5_reg_4148;
wire   [3:0] sum_addr_6_reg_4153;
wire    ap_CS_fsm_state4;
wire   [3:0] sum_addr_7_reg_4158;
wire   [3:0] sum_addr_8_reg_4163;
wire    ap_CS_fsm_state5;
wire   [3:0] sum_addr_9_reg_4168;
wire   [9:0] trunc_ln27_fu_600_p1;
reg   [9:0] trunc_ln27_reg_4182;
wire    ap_CS_fsm_state6;
wire   [9:0] select_ln27_fu_632_p3;
reg   [9:0] select_ln27_reg_4190;
wire   [0:0] icmp_ln27_fu_608_p2;
wire   [13:0] add_ln35_1_fu_662_p2;
reg   [13:0] add_ln35_1_reg_4198;
wire    ap_CS_fsm_state7;
wire   [9:0] select_ln27_1_fu_678_p3;
reg   [9:0] select_ln27_1_reg_4203;
wire    ap_CS_fsm_state9;
wire   [3:0] add_ln43_fu_692_p2;
reg   [3:0] add_ln43_reg_4211;
wire    ap_CS_fsm_state10;
reg   [3:0] sum_addr_10_reg_4216;
wire   [0:0] icmp_ln43_fu_686_p2;
wire   [9:0] tmp_76_fu_733_p3;
reg   [9:0] tmp_76_reg_4222;
wire    ap_CS_fsm_state12;
wire   [9:0] add_ln45_fu_756_p2;
reg   [9:0] add_ln45_reg_4237;
wire   [0:0] icmp_ln45_fu_762_p2;
reg   [0:0] icmp_ln45_reg_4242;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg   [0:0] tmp_6_reg_4266;
reg   [0:0] tmp_19_reg_4272;
wire   [0:0] grp_fu_564_p2;
reg   [0:0] icmp_ln55_reg_4278;
wire   [15:0] select_ln55_fu_793_p3;
reg   [15:0] select_ln55_reg_4283;
wire   [31:0] sub_ln55_1_fu_830_p2;
reg   [31:0] sub_ln55_1_reg_4289;
wire   [3:0] trunc_ln55_1_fu_840_p1;
reg   [3:0] trunc_ln55_1_reg_4296;
wire   [0:0] bit_select30_i_fu_850_p3;
reg   [0:0] bit_select30_i_reg_4301;
wire   [7:0] trunc_ln55_2_fu_858_p1;
reg   [7:0] trunc_ln55_2_reg_4306;
wire   [0:0] grp_fu_570_p2;
reg   [0:0] icmp_ln55_4_reg_4311;
wire   [15:0] select_ln55_3_fu_862_p3;
reg   [15:0] select_ln55_3_reg_4316;
wire   [31:0] sub_ln55_4_fu_899_p2;
reg   [31:0] sub_ln55_4_reg_4322;
wire   [3:0] trunc_ln55_4_fu_909_p1;
reg   [3:0] trunc_ln55_4_reg_4329;
wire   [0:0] bit_select30_i_1_fu_919_p3;
reg   [0:0] bit_select30_i_1_reg_4334;
wire   [7:0] trunc_ln55_5_fu_927_p1;
reg   [7:0] trunc_ln55_5_reg_4339;
reg   [0:0] tmp_36_reg_4344;
reg   [0:0] tmp_73_reg_4350;
wire   [1:0] or_ln_fu_1009_p3;
reg   [1:0] or_ln_reg_4356;
wire   [0:0] icmp_ln55_3_fu_1020_p2;
reg   [0:0] icmp_ln55_3_reg_4361;
wire   [63:0] lshr_ln55_fu_1035_p2;
reg   [63:0] lshr_ln55_reg_4366;
wire   [63:0] shl_ln55_fu_1050_p2;
reg   [63:0] shl_ln55_reg_4371;
wire   [1:0] or_ln55_1_fu_1134_p3;
reg   [1:0] or_ln55_1_reg_4376;
wire   [0:0] icmp_ln55_7_fu_1145_p2;
reg   [0:0] icmp_ln55_7_reg_4381;
wire   [63:0] lshr_ln55_2_fu_1160_p2;
reg   [63:0] lshr_ln55_2_reg_4386;
wire   [63:0] shl_ln55_1_fu_1175_p2;
reg   [63:0] shl_ln55_1_reg_4391;
reg   [0:0] icmp_ln55_8_reg_4396;
wire   [15:0] select_ln55_6_fu_1181_p3;
reg   [15:0] select_ln55_6_reg_4401;
wire   [31:0] sub_ln55_7_fu_1218_p2;
reg   [31:0] sub_ln55_7_reg_4407;
wire   [3:0] trunc_ln55_7_fu_1228_p1;
reg   [3:0] trunc_ln55_7_reg_4414;
wire   [0:0] bit_select30_i_2_fu_1238_p3;
reg   [0:0] bit_select30_i_2_reg_4419;
wire   [7:0] trunc_ln55_8_fu_1246_p1;
reg   [7:0] trunc_ln55_8_reg_4424;
reg   [0:0] icmp_ln55_12_reg_4429;
wire   [15:0] select_ln55_9_fu_1250_p3;
reg   [15:0] select_ln55_9_reg_4434;
wire   [31:0] sub_ln55_10_fu_1287_p2;
reg   [31:0] sub_ln55_10_reg_4440;
wire   [3:0] trunc_ln55_10_fu_1297_p1;
reg   [3:0] trunc_ln55_10_reg_4447;
wire   [0:0] bit_select30_i_3_fu_1307_p3;
reg   [0:0] bit_select30_i_3_reg_4452;
wire   [7:0] trunc_ln55_11_fu_1315_p1;
reg   [7:0] trunc_ln55_11_reg_4457;
reg   [0:0] tmp_78_reg_4462;
reg   [0:0] tmp_82_reg_4468;
reg   [62:0] lshr_ln55_1_reg_4474;
reg   [0:0] tmp_16_reg_4479;
reg   [62:0] lshr_ln55_3_reg_4484;
reg   [0:0] tmp_31_reg_4489;
wire   [1:0] or_ln55_2_fu_1461_p3;
reg   [1:0] or_ln55_2_reg_4494;
wire   [0:0] icmp_ln55_11_fu_1472_p2;
reg   [0:0] icmp_ln55_11_reg_4499;
wire   [63:0] lshr_ln55_4_fu_1487_p2;
reg   [63:0] lshr_ln55_4_reg_4504;
wire   [63:0] shl_ln55_2_fu_1502_p2;
reg   [63:0] shl_ln55_2_reg_4509;
wire   [1:0] or_ln55_3_fu_1586_p3;
reg   [1:0] or_ln55_3_reg_4514;
wire   [0:0] icmp_ln55_15_fu_1597_p2;
reg   [0:0] icmp_ln55_15_reg_4519;
wire   [63:0] lshr_ln55_6_fu_1612_p2;
reg   [63:0] lshr_ln55_6_reg_4524;
wire   [63:0] shl_ln55_3_fu_1627_p2;
reg   [63:0] shl_ln55_3_reg_4529;
reg   [0:0] icmp_ln55_16_reg_4534;
wire   [15:0] select_ln55_12_fu_1633_p3;
reg   [15:0] select_ln55_12_reg_4539;
wire   [31:0] sub_ln55_13_fu_1670_p2;
reg   [31:0] sub_ln55_13_reg_4545;
wire   [3:0] trunc_ln55_13_fu_1680_p1;
reg   [3:0] trunc_ln55_13_reg_4552;
wire   [0:0] bit_select30_i_4_fu_1690_p3;
reg   [0:0] bit_select30_i_4_reg_4557;
wire   [7:0] trunc_ln55_14_fu_1698_p1;
reg   [7:0] trunc_ln55_14_reg_4562;
reg   [0:0] icmp_ln55_20_reg_4567;
wire   [15:0] select_ln55_15_fu_1702_p3;
reg   [15:0] select_ln55_15_reg_4572;
wire   [31:0] sub_ln55_16_fu_1739_p2;
reg   [31:0] sub_ln55_16_reg_4578;
wire   [3:0] trunc_ln55_16_fu_1749_p1;
reg   [3:0] trunc_ln55_16_reg_4585;
wire   [0:0] bit_select30_i_5_fu_1759_p3;
reg   [0:0] bit_select30_i_5_reg_4590;
wire   [7:0] trunc_ln55_17_fu_1767_p1;
reg   [7:0] trunc_ln55_17_reg_4595;
reg   [0:0] tmp_86_reg_4600;
reg   [0:0] tmp_90_reg_4606;
wire   [31:0] select_ln55_7_fu_1819_p3;
reg   [31:0] select_ln55_7_reg_4612;
wire   [31:0] select_ln55_16_fu_1874_p3;
reg   [31:0] select_ln55_16_reg_4618;
reg   [62:0] lshr_ln55_5_reg_4624;
reg   [0:0] tmp_51_reg_4629;
reg   [62:0] lshr_ln55_7_reg_4634;
reg   [0:0] tmp_77_reg_4639;
wire   [1:0] or_ln55_4_fu_2023_p3;
reg   [1:0] or_ln55_4_reg_4644;
wire   [0:0] icmp_ln55_19_fu_2034_p2;
reg   [0:0] icmp_ln55_19_reg_4649;
wire   [63:0] lshr_ln55_8_fu_2049_p2;
reg   [63:0] lshr_ln55_8_reg_4654;
wire   [63:0] shl_ln55_4_fu_2064_p2;
reg   [63:0] shl_ln55_4_reg_4659;
wire   [1:0] or_ln55_5_fu_2148_p3;
reg   [1:0] or_ln55_5_reg_4664;
wire   [0:0] icmp_ln55_23_fu_2159_p2;
reg   [0:0] icmp_ln55_23_reg_4669;
wire   [63:0] lshr_ln55_10_fu_2174_p2;
reg   [63:0] lshr_ln55_10_reg_4674;
wire   [63:0] shl_ln55_5_fu_2189_p2;
reg   [63:0] shl_ln55_5_reg_4679;
reg   [0:0] icmp_ln55_24_reg_4684;
wire   [15:0] select_ln55_18_fu_2195_p3;
reg   [15:0] select_ln55_18_reg_4689;
wire   [31:0] sub_ln55_19_fu_2232_p2;
reg   [31:0] sub_ln55_19_reg_4695;
wire   [3:0] trunc_ln55_19_fu_2242_p1;
reg   [3:0] trunc_ln55_19_reg_4702;
wire   [0:0] bit_select30_i_6_fu_2252_p3;
reg   [0:0] bit_select30_i_6_reg_4707;
wire   [7:0] trunc_ln55_20_fu_2260_p1;
reg   [7:0] trunc_ln55_20_reg_4712;
reg   [0:0] icmp_ln55_28_reg_4717;
wire   [15:0] select_ln55_21_fu_2264_p3;
reg   [15:0] select_ln55_21_reg_4722;
wire   [31:0] sub_ln55_22_fu_2301_p2;
reg   [31:0] sub_ln55_22_reg_4728;
wire   [3:0] trunc_ln55_22_fu_2311_p1;
reg   [3:0] trunc_ln55_22_reg_4735;
wire   [0:0] bit_select30_i_7_fu_2321_p3;
reg   [0:0] bit_select30_i_7_reg_4740;
wire   [7:0] trunc_ln55_23_fu_2329_p1;
reg   [7:0] trunc_ln55_23_reg_4745;
reg   [0:0] tmp_94_reg_4750;
reg   [0:0] tmp_98_reg_4756;
wire   [31:0] select_ln55_25_fu_2381_p3;
reg   [31:0] select_ln55_25_reg_4762;
wire    ap_CS_fsm_state22;
wire   [31:0] select_ln55_31_fu_2436_p3;
reg   [31:0] select_ln55_31_reg_4768;
reg   [62:0] lshr_ln55_9_reg_4774;
reg   [0:0] tmp_81_reg_4779;
reg   [62:0] lshr_ln55_s_reg_4784;
reg   [0:0] tmp_85_reg_4789;
wire   [1:0] or_ln55_6_fu_2585_p3;
reg   [1:0] or_ln55_6_reg_4794;
wire   [0:0] icmp_ln55_27_fu_2596_p2;
reg   [0:0] icmp_ln55_27_reg_4799;
wire   [63:0] lshr_ln55_11_fu_2611_p2;
reg   [63:0] lshr_ln55_11_reg_4804;
wire   [63:0] shl_ln55_6_fu_2626_p2;
reg   [63:0] shl_ln55_6_reg_4809;
wire   [1:0] or_ln55_7_fu_2710_p3;
reg   [1:0] or_ln55_7_reg_4814;
wire   [0:0] icmp_ln55_31_fu_2721_p2;
reg   [0:0] icmp_ln55_31_reg_4819;
wire   [63:0] lshr_ln55_13_fu_2736_p2;
reg   [63:0] lshr_ln55_13_reg_4824;
wire   [63:0] shl_ln55_7_fu_2751_p2;
reg   [63:0] shl_ln55_7_reg_4829;
reg   [0:0] icmp_ln55_32_reg_4834;
wire   [15:0] select_ln55_24_fu_2757_p3;
reg   [15:0] select_ln55_24_reg_4839;
wire   [31:0] sub_ln55_25_fu_2794_p2;
reg   [31:0] sub_ln55_25_reg_4845;
wire   [3:0] trunc_ln55_25_fu_2804_p1;
reg   [3:0] trunc_ln55_25_reg_4852;
wire   [0:0] bit_select30_i_8_fu_2814_p3;
reg   [0:0] bit_select30_i_8_reg_4857;
wire   [7:0] trunc_ln55_26_fu_2822_p1;
reg   [7:0] trunc_ln55_26_reg_4862;
reg   [0:0] icmp_ln55_36_reg_4867;
wire   [15:0] select_ln55_27_fu_2826_p3;
reg   [15:0] select_ln55_27_reg_4872;
wire   [31:0] sub_ln55_28_fu_2863_p2;
reg   [31:0] sub_ln55_28_reg_4878;
wire   [3:0] trunc_ln55_28_fu_2873_p1;
reg   [3:0] trunc_ln55_28_reg_4885;
wire   [0:0] bit_select30_i_9_fu_2883_p3;
reg   [0:0] bit_select30_i_9_reg_4890;
wire   [7:0] trunc_ln55_29_fu_2891_p1;
reg   [7:0] trunc_ln55_29_reg_4895;
wire   [31:0] select_ln55_2_fu_2936_p3;
reg   [31:0] select_ln55_2_reg_4900;
wire    ap_CS_fsm_state23;
wire   [31:0] select_ln55_5_fu_2985_p3;
reg   [31:0] select_ln55_5_reg_4905;
wire   [31:0] select_ln55_34_fu_3041_p3;
reg   [31:0] select_ln55_34_reg_4910;
wire   [31:0] select_ln55_37_fu_3096_p3;
reg   [31:0] select_ln55_37_reg_4916;
reg   [62:0] lshr_ln55_12_reg_4922;
reg   [0:0] tmp_89_reg_4927;
reg   [62:0] lshr_ln55_14_reg_4932;
reg   [0:0] tmp_93_reg_4937;
wire   [1:0] or_ln55_8_fu_3245_p3;
reg   [1:0] or_ln55_8_reg_4942;
wire   [0:0] icmp_ln55_35_fu_3256_p2;
reg   [0:0] icmp_ln55_35_reg_4947;
wire   [63:0] lshr_ln55_15_fu_3271_p2;
reg   [63:0] lshr_ln55_15_reg_4952;
wire   [63:0] shl_ln55_8_fu_3286_p2;
reg   [63:0] shl_ln55_8_reg_4957;
wire   [1:0] or_ln55_9_fu_3370_p3;
reg   [1:0] or_ln55_9_reg_4962;
wire   [0:0] icmp_ln55_39_fu_3381_p2;
reg   [0:0] icmp_ln55_39_reg_4967;
wire   [63:0] lshr_ln55_17_fu_3396_p2;
reg   [63:0] lshr_ln55_17_reg_4972;
wire   [63:0] shl_ln55_9_fu_3411_p2;
reg   [63:0] shl_ln55_9_reg_4977;
wire   [31:0] select_ln55_8_fu_3458_p3;
reg   [31:0] select_ln55_8_reg_4982;
wire    ap_CS_fsm_state24;
wire   [31:0] select_ln55_11_fu_3507_p3;
reg   [31:0] select_ln55_11_reg_4987;
wire   [31:0] select_ln55_40_fu_3563_p3;
reg   [31:0] select_ln55_40_reg_4992;
wire   [31:0] select_ln55_43_fu_3618_p3;
reg   [31:0] select_ln55_43_reg_4998;
reg   [62:0] lshr_ln55_16_reg_5004;
reg   [0:0] tmp_97_reg_5009;
reg   [62:0] lshr_ln55_18_reg_5014;
reg   [0:0] tmp_101_reg_5019;
wire   [31:0] select_ln55_14_fu_3730_p3;
reg   [31:0] select_ln55_14_reg_5024;
wire    ap_CS_fsm_state25;
wire   [31:0] select_ln55_17_fu_3779_p3;
reg   [31:0] select_ln55_17_reg_5029;
wire   [31:0] select_ln55_46_fu_3835_p3;
reg   [31:0] select_ln55_46_reg_5034;
wire   [31:0] select_ln55_49_fu_3890_p3;
reg   [31:0] select_ln55_49_reg_5040;
wire   [31:0] select_ln55_20_fu_3938_p3;
reg   [31:0] select_ln55_20_reg_5046;
wire    ap_CS_fsm_state26;
wire   [31:0] select_ln55_23_fu_3987_p3;
reg   [31:0] select_ln55_23_reg_5051;
wire   [31:0] select_ln55_26_fu_4036_p3;
reg   [31:0] select_ln55_26_reg_5056;
wire    ap_CS_fsm_state27;
wire   [31:0] select_ln55_29_fu_4085_p3;
reg   [31:0] select_ln55_29_reg_5061;
reg   [5:0] input_tile_address0;
reg    input_tile_ce0;
reg    input_tile_we0;
wire  signed [15:0] input_tile_q0;
reg   [9:0] weight_tile_address0;
reg    weight_tile_ce0;
reg    weight_tile_we0;
wire  signed [15:0] weight_tile_q0;
reg   [3:0] sum_address0;
reg    sum_ce0;
reg    sum_we0;
reg   [15:0] sum_d0;
reg   [3:0] sum_address1;
reg    sum_ce1;
reg    sum_we1;
reg   [15:0] sum_d1;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_start;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_done;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_idle;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_ready;
wire   [9:0] grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_r_address0;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_r_ce0;
wire   [5:0] grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_address0;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_ce0;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_we0;
wire   [15:0] grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_d0;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_start;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_done;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_idle;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_ready;
wire   [9:0] grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_address0;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_ce0;
wire    grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_we0;
wire   [15:0] grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_d0;
reg   [3:0] i_reg_457;
reg    ap_block_state9_on_subcall_done;
reg   [9:0] j_1_reg_469;
reg   [15:0] conv_i_i9171_reg_480;
reg    grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_start_reg;
wire   [63:0] zext_ln43_fu_698_p1;
wire   [63:0] zext_ln47_1_fu_751_p1;
wire   [63:0] zext_ln47_fu_741_p1;
wire    ap_CS_fsm_state28;
reg   [10:0] indvars_iv18_fu_202;
wire   [10:0] add_ln27_1_fu_708_p2;
reg   [10:0] indvars_iv26_fu_206;
wire   [10:0] add_ln27_2_fu_713_p2;
reg   [9:0] tile_fu_210;
wire   [9:0] add_ln27_fu_703_p2;
reg   [31:0] grp_fu_508_p0;
reg   [31:0] grp_fu_513_p0;
wire   [10:0] add_ln27_3_fu_614_p2;
wire   [9:0] trunc_ln27_1_fu_604_p1;
wire   [0:0] icmp_ln27_1_fu_620_p2;
wire   [9:0] sub_ln27_fu_626_p2;
wire   [12:0] tmp_s_fu_640_p3;
wire   [10:0] tmp_3_fu_651_p3;
wire   [13:0] zext_ln35_fu_647_p1;
wire   [13:0] zext_ln35_1_fu_658_p1;
wire   [0:0] icmp_ln27_2_fu_668_p2;
wire   [9:0] sub_ln27_1_fu_673_p2;
wire   [9:0] add_ln47_1_fu_746_p2;
wire  signed [23:0] trunc_ln4_fu_783_p1;
wire   [23:0] grp_fu_4093_p3;
reg   [15:0] tmp_fu_800_p4;
wire   [16:0] tmp_1_fu_810_p3;
wire  signed [31:0] sext_ln55_fu_818_p1;
reg   [31:0] tmp_2_fu_822_p3;
wire   [15:0] trunc_ln55_fu_836_p1;
wire   [15:0] add_ln55_1_fu_844_p2;
reg   [15:0] tmp_5_fu_869_p4;
wire   [16:0] tmp_8_fu_879_p3;
wire  signed [31:0] sext_ln55_1_fu_887_p1;
reg   [31:0] tmp_10_fu_891_p3;
wire   [15:0] trunc_ln55_3_fu_905_p1;
wire   [15:0] add_ln55_6_fu_913_p2;
wire   [31:0] add_ln55_fu_931_p2;
wire   [30:0] tmp_9_fu_936_p4;
wire   [3:0] sub_ln55_40_fu_952_p2;
wire   [15:0] zext_ln55_50_fu_957_p1;
wire   [15:0] lshr_ln55_19_fu_961_p2;
wire   [15:0] and_ln55_20_fu_967_p2;
wire   [0:0] icmp_ln55_1_fu_946_p2;
wire   [0:0] icmp_ln55_2_fu_972_p2;
wire   [0:0] tmp_11_fu_984_p3;
wire   [0:0] xor_ln55_fu_992_p2;
wire   [0:0] and_ln55_1_fu_998_p2;
wire   [0:0] and_ln55_fu_978_p2;
wire   [0:0] or_ln55_10_fu_1003_p2;
wire   [31:0] add_ln55_2_fu_1026_p2;
wire   [63:0] zext_ln55_fu_1017_p1;
wire   [63:0] zext_ln55_1_fu_1031_p1;
wire   [31:0] sub_ln55_2_fu_1041_p2;
wire   [63:0] zext_ln55_2_fu_1046_p1;
wire   [31:0] add_ln55_5_fu_1056_p2;
wire   [30:0] tmp_21_fu_1061_p4;
wire   [3:0] sub_ln55_41_fu_1077_p2;
wire   [15:0] zext_ln55_51_fu_1082_p1;
wire   [15:0] lshr_ln55_20_fu_1086_p2;
wire   [15:0] and_ln55_21_fu_1092_p2;
wire   [0:0] icmp_ln55_5_fu_1071_p2;
wire   [0:0] icmp_ln55_6_fu_1097_p2;
wire   [0:0] tmp_26_fu_1109_p3;
wire   [0:0] xor_ln55_1_fu_1117_p2;
wire   [0:0] and_ln55_3_fu_1123_p2;
wire   [0:0] and_ln55_2_fu_1103_p2;
wire   [0:0] or_ln55_fu_1128_p2;
wire   [31:0] add_ln55_7_fu_1151_p2;
wire   [63:0] zext_ln55_4_fu_1142_p1;
wire   [63:0] zext_ln55_5_fu_1156_p1;
wire   [31:0] sub_ln55_5_fu_1166_p2;
wire   [63:0] zext_ln55_6_fu_1171_p1;
reg   [15:0] tmp_12_fu_1188_p4;
wire   [16:0] tmp_13_fu_1198_p3;
wire  signed [31:0] sext_ln55_2_fu_1206_p1;
reg   [31:0] tmp_15_fu_1210_p3;
wire   [15:0] trunc_ln55_6_fu_1224_p1;
wire   [15:0] add_ln55_11_fu_1232_p2;
reg   [15:0] tmp_17_fu_1257_p4;
wire   [16:0] tmp_18_fu_1267_p3;
wire  signed [31:0] sext_ln55_3_fu_1275_p1;
reg   [31:0] tmp_20_fu_1279_p3;
wire   [15:0] trunc_ln55_9_fu_1293_p1;
wire   [15:0] add_ln55_16_fu_1301_p2;
wire   [63:0] select_ln55_1_fu_1319_p3;
wire   [63:0] zext_ln55_3_fu_1324_p1;
wire   [63:0] add_ln55_3_fu_1327_p2;
wire   [63:0] select_ln55_10_fu_1351_p3;
wire   [63:0] zext_ln55_7_fu_1356_p1;
wire   [63:0] add_ln55_8_fu_1359_p2;
wire   [31:0] add_ln55_10_fu_1383_p2;
wire   [30:0] tmp_41_fu_1388_p4;
wire   [3:0] sub_ln55_42_fu_1404_p2;
wire   [15:0] zext_ln55_52_fu_1409_p1;
wire   [15:0] lshr_ln55_21_fu_1413_p2;
wire   [15:0] and_ln55_22_fu_1419_p2;
wire   [0:0] icmp_ln55_9_fu_1398_p2;
wire   [0:0] icmp_ln55_10_fu_1424_p2;
wire   [0:0] tmp_46_fu_1436_p3;
wire   [0:0] xor_ln55_2_fu_1444_p2;
wire   [0:0] and_ln55_5_fu_1450_p2;
wire   [0:0] and_ln55_4_fu_1430_p2;
wire   [0:0] or_ln55_11_fu_1455_p2;
wire   [31:0] add_ln55_12_fu_1478_p2;
wire   [63:0] zext_ln55_8_fu_1469_p1;
wire   [63:0] zext_ln55_9_fu_1483_p1;
wire   [31:0] sub_ln55_8_fu_1493_p2;
wire   [63:0] zext_ln55_10_fu_1498_p1;
wire   [31:0] add_ln55_15_fu_1508_p2;
wire   [30:0] tmp_74_fu_1513_p4;
wire   [3:0] sub_ln55_43_fu_1529_p2;
wire   [15:0] zext_ln55_53_fu_1534_p1;
wire   [15:0] lshr_ln55_22_fu_1538_p2;
wire   [15:0] and_ln55_23_fu_1544_p2;
wire   [0:0] icmp_ln55_13_fu_1523_p2;
wire   [0:0] icmp_ln55_14_fu_1549_p2;
wire   [0:0] tmp_75_fu_1561_p3;
wire   [0:0] xor_ln55_3_fu_1569_p2;
wire   [0:0] and_ln55_7_fu_1575_p2;
wire   [0:0] and_ln55_6_fu_1555_p2;
wire   [0:0] or_ln55_12_fu_1580_p2;
wire   [31:0] add_ln55_17_fu_1603_p2;
wire   [63:0] zext_ln55_12_fu_1594_p1;
wire   [63:0] zext_ln55_13_fu_1608_p1;
wire   [31:0] sub_ln55_11_fu_1618_p2;
wire   [63:0] zext_ln55_14_fu_1623_p1;
reg   [15:0] tmp_22_fu_1640_p4;
wire   [16:0] tmp_23_fu_1650_p3;
wire  signed [31:0] sext_ln55_4_fu_1658_p1;
reg   [31:0] tmp_25_fu_1662_p3;
wire   [15:0] trunc_ln55_12_fu_1676_p1;
wire   [15:0] add_ln55_21_fu_1684_p2;
reg   [15:0] tmp_27_fu_1709_p4;
wire   [16:0] tmp_28_fu_1719_p3;
wire  signed [31:0] sext_ln55_5_fu_1727_p1;
reg   [31:0] tmp_30_fu_1731_p3;
wire   [15:0] trunc_ln55_15_fu_1745_p1;
wire   [15:0] add_ln55_26_fu_1753_p2;
wire   [7:0] sub_ln55_30_fu_1781_p2;
wire   [7:0] select_ln55_4_fu_1774_p3;
wire   [7:0] add_ln55_4_fu_1786_p2;
wire   [63:0] zext_ln55_40_fu_1771_p1;
wire   [8:0] tmp_7_fu_1792_p3;
wire   [63:0] pi_assign_fu_1799_p5;
wire   [31:0] LD_fu_1811_p1;
wire   [31:0] bitcast_ln766_fu_1815_p1;
wire   [7:0] sub_ln55_31_fu_1836_p2;
wire   [7:0] select_ln55_13_fu_1829_p3;
wire   [7:0] add_ln55_9_fu_1841_p2;
wire   [63:0] zext_ln55_41_fu_1826_p1;
wire   [8:0] tmp_24_fu_1847_p3;
wire   [63:0] pi_assign_1_fu_1854_p5;
wire   [31:0] LD_1_fu_1866_p1;
wire   [31:0] bitcast_ln766_1_fu_1870_p1;
wire   [63:0] select_ln55_19_fu_1881_p3;
wire   [63:0] zext_ln55_11_fu_1886_p1;
wire   [63:0] add_ln55_13_fu_1889_p2;
wire   [63:0] select_ln55_28_fu_1913_p3;
wire   [63:0] zext_ln55_15_fu_1918_p1;
wire   [63:0] add_ln55_18_fu_1921_p2;
wire   [31:0] add_ln55_20_fu_1945_p2;
wire   [30:0] tmp_79_fu_1950_p4;
wire   [3:0] sub_ln55_44_fu_1966_p2;
wire   [15:0] zext_ln55_54_fu_1971_p1;
wire   [15:0] lshr_ln55_23_fu_1975_p2;
wire   [15:0] and_ln55_24_fu_1981_p2;
wire   [0:0] icmp_ln55_17_fu_1960_p2;
wire   [0:0] icmp_ln55_18_fu_1986_p2;
wire   [0:0] tmp_80_fu_1998_p3;
wire   [0:0] xor_ln55_4_fu_2006_p2;
wire   [0:0] and_ln55_9_fu_2012_p2;
wire   [0:0] and_ln55_8_fu_1992_p2;
wire   [0:0] or_ln55_13_fu_2017_p2;
wire   [31:0] add_ln55_22_fu_2040_p2;
wire   [63:0] zext_ln55_16_fu_2031_p1;
wire   [63:0] zext_ln55_17_fu_2045_p1;
wire   [31:0] sub_ln55_14_fu_2055_p2;
wire   [63:0] zext_ln55_18_fu_2060_p1;
wire   [31:0] add_ln55_25_fu_2070_p2;
wire   [30:0] tmp_83_fu_2075_p4;
wire   [3:0] sub_ln55_45_fu_2091_p2;
wire   [15:0] zext_ln55_55_fu_2096_p1;
wire   [15:0] lshr_ln55_24_fu_2100_p2;
wire   [15:0] and_ln55_25_fu_2106_p2;
wire   [0:0] icmp_ln55_21_fu_2085_p2;
wire   [0:0] icmp_ln55_22_fu_2111_p2;
wire   [0:0] tmp_84_fu_2123_p3;
wire   [0:0] xor_ln55_5_fu_2131_p2;
wire   [0:0] and_ln55_11_fu_2137_p2;
wire   [0:0] and_ln55_10_fu_2117_p2;
wire   [0:0] or_ln55_14_fu_2142_p2;
wire   [31:0] add_ln55_27_fu_2165_p2;
wire   [63:0] zext_ln55_20_fu_2156_p1;
wire   [63:0] zext_ln55_21_fu_2170_p1;
wire   [31:0] sub_ln55_17_fu_2180_p2;
wire   [63:0] zext_ln55_22_fu_2185_p1;
reg   [15:0] tmp_32_fu_2202_p4;
wire   [16:0] tmp_33_fu_2212_p3;
wire  signed [31:0] sext_ln55_6_fu_2220_p1;
reg   [31:0] tmp_35_fu_2224_p3;
wire   [15:0] trunc_ln55_18_fu_2238_p1;
wire   [15:0] add_ln55_31_fu_2246_p2;
reg   [15:0] tmp_37_fu_2271_p4;
wire   [16:0] tmp_38_fu_2281_p3;
wire  signed [31:0] sext_ln55_7_fu_2289_p1;
reg   [31:0] tmp_40_fu_2293_p3;
wire   [15:0] trunc_ln55_21_fu_2307_p1;
wire   [15:0] add_ln55_36_fu_2315_p2;
wire   [7:0] sub_ln55_32_fu_2343_p2;
wire   [7:0] select_ln55_22_fu_2336_p3;
wire   [7:0] add_ln55_14_fu_2348_p2;
wire   [63:0] zext_ln55_42_fu_2333_p1;
wire   [8:0] tmp_39_fu_2354_p3;
wire   [63:0] pi_assign_2_fu_2361_p5;
wire   [31:0] LD_2_fu_2373_p1;
wire   [31:0] bitcast_ln766_2_fu_2377_p1;
wire   [7:0] sub_ln55_33_fu_2398_p2;
wire   [7:0] select_ln55_30_fu_2391_p3;
wire   [7:0] add_ln55_19_fu_2403_p2;
wire   [63:0] zext_ln55_43_fu_2388_p1;
wire   [8:0] tmp_52_fu_2409_p3;
wire   [63:0] pi_assign_3_fu_2416_p5;
wire   [31:0] LD_3_fu_2428_p1;
wire   [31:0] bitcast_ln766_3_fu_2432_p1;
wire   [63:0] select_ln55_32_fu_2443_p3;
wire   [63:0] zext_ln55_19_fu_2448_p1;
wire   [63:0] add_ln55_23_fu_2451_p2;
wire   [63:0] select_ln55_35_fu_2475_p3;
wire   [63:0] zext_ln55_23_fu_2480_p1;
wire   [63:0] add_ln55_28_fu_2483_p2;
wire   [31:0] add_ln55_30_fu_2507_p2;
wire   [30:0] tmp_87_fu_2512_p4;
wire   [3:0] sub_ln55_46_fu_2528_p2;
wire   [15:0] zext_ln55_56_fu_2533_p1;
wire   [15:0] lshr_ln55_25_fu_2537_p2;
wire   [15:0] and_ln55_26_fu_2543_p2;
wire   [0:0] icmp_ln55_25_fu_2522_p2;
wire   [0:0] icmp_ln55_26_fu_2548_p2;
wire   [0:0] tmp_88_fu_2560_p3;
wire   [0:0] xor_ln55_6_fu_2568_p2;
wire   [0:0] and_ln55_13_fu_2574_p2;
wire   [0:0] and_ln55_12_fu_2554_p2;
wire   [0:0] or_ln55_15_fu_2579_p2;
wire   [31:0] add_ln55_32_fu_2602_p2;
wire   [63:0] zext_ln55_24_fu_2593_p1;
wire   [63:0] zext_ln55_25_fu_2607_p1;
wire   [31:0] sub_ln55_20_fu_2617_p2;
wire   [63:0] zext_ln55_26_fu_2622_p1;
wire   [31:0] add_ln55_35_fu_2632_p2;
wire   [30:0] tmp_91_fu_2637_p4;
wire   [3:0] sub_ln55_47_fu_2653_p2;
wire   [15:0] zext_ln55_57_fu_2658_p1;
wire   [15:0] lshr_ln55_26_fu_2662_p2;
wire   [15:0] and_ln55_27_fu_2668_p2;
wire   [0:0] icmp_ln55_29_fu_2647_p2;
wire   [0:0] icmp_ln55_30_fu_2673_p2;
wire   [0:0] tmp_92_fu_2685_p3;
wire   [0:0] xor_ln55_7_fu_2693_p2;
wire   [0:0] and_ln55_15_fu_2699_p2;
wire   [0:0] and_ln55_14_fu_2679_p2;
wire   [0:0] or_ln55_16_fu_2704_p2;
wire   [31:0] add_ln55_37_fu_2727_p2;
wire   [63:0] zext_ln55_28_fu_2718_p1;
wire   [63:0] zext_ln55_29_fu_2732_p1;
wire   [31:0] sub_ln55_23_fu_2742_p2;
wire   [63:0] zext_ln55_30_fu_2747_p1;
reg   [15:0] tmp_42_fu_2764_p4;
wire   [16:0] tmp_43_fu_2774_p3;
wire  signed [31:0] sext_ln55_8_fu_2782_p1;
reg   [31:0] tmp_45_fu_2786_p3;
wire   [15:0] trunc_ln55_24_fu_2800_p1;
wire   [15:0] add_ln55_41_fu_2808_p2;
reg   [15:0] tmp_47_fu_2833_p4;
wire   [16:0] tmp_48_fu_2843_p3;
wire  signed [31:0] sext_ln55_9_fu_2851_p1;
reg   [31:0] tmp_50_fu_2855_p3;
wire   [15:0] trunc_ln55_27_fu_2869_p1;
wire   [15:0] add_ln55_46_fu_2877_p2;
wire   [31:0] bitcast_ln255_fu_2895_p1;
wire   [7:0] tmp_4_fu_2898_p4;
wire   [22:0] trunc_ln255_fu_2908_p1;
wire   [0:0] icmp_ln255_1_fu_2918_p2;
wire   [0:0] icmp_ln255_fu_2912_p2;
wire   [0:0] or_ln255_fu_2924_p2;
wire   [0:0] grp_fu_508_p2;
wire   [0:0] and_ln255_fu_2930_p2;
wire   [31:0] bitcast_ln255_1_fu_2944_p1;
wire   [7:0] tmp_29_fu_2947_p4;
wire   [22:0] trunc_ln255_1_fu_2957_p1;
wire   [0:0] icmp_ln255_3_fu_2967_p2;
wire   [0:0] icmp_ln255_2_fu_2961_p2;
wire   [0:0] or_ln255_1_fu_2973_p2;
wire   [0:0] grp_fu_513_p2;
wire   [0:0] and_ln255_1_fu_2979_p2;
wire   [7:0] sub_ln55_34_fu_3003_p2;
wire   [7:0] select_ln55_33_fu_2996_p3;
wire   [7:0] add_ln55_24_fu_3008_p2;
wire   [63:0] zext_ln55_44_fu_2993_p1;
wire   [8:0] tmp_54_fu_3014_p3;
wire   [63:0] pi_assign_4_fu_3021_p5;
wire   [31:0] LD_4_fu_3033_p1;
wire   [31:0] bitcast_ln766_4_fu_3037_p1;
wire   [7:0] sub_ln55_35_fu_3058_p2;
wire   [7:0] select_ln55_36_fu_3051_p3;
wire   [7:0] add_ln55_29_fu_3063_p2;
wire   [63:0] zext_ln55_45_fu_3048_p1;
wire   [8:0] tmp_56_fu_3069_p3;
wire   [63:0] pi_assign_5_fu_3076_p5;
wire   [31:0] LD_5_fu_3088_p1;
wire   [31:0] bitcast_ln766_5_fu_3092_p1;
wire   [63:0] select_ln55_38_fu_3103_p3;
wire   [63:0] zext_ln55_27_fu_3108_p1;
wire   [63:0] add_ln55_33_fu_3111_p2;
wire   [63:0] select_ln55_41_fu_3135_p3;
wire   [63:0] zext_ln55_31_fu_3140_p1;
wire   [63:0] add_ln55_38_fu_3143_p2;
wire   [31:0] add_ln55_40_fu_3167_p2;
wire   [30:0] tmp_95_fu_3172_p4;
wire   [3:0] sub_ln55_48_fu_3188_p2;
wire   [15:0] zext_ln55_58_fu_3193_p1;
wire   [15:0] lshr_ln55_27_fu_3197_p2;
wire   [15:0] and_ln55_28_fu_3203_p2;
wire   [0:0] icmp_ln55_33_fu_3182_p2;
wire   [0:0] icmp_ln55_34_fu_3208_p2;
wire   [0:0] tmp_96_fu_3220_p3;
wire   [0:0] xor_ln55_8_fu_3228_p2;
wire   [0:0] and_ln55_17_fu_3234_p2;
wire   [0:0] and_ln55_16_fu_3214_p2;
wire   [0:0] or_ln55_17_fu_3239_p2;
wire   [31:0] add_ln55_42_fu_3262_p2;
wire   [63:0] zext_ln55_32_fu_3253_p1;
wire   [63:0] zext_ln55_33_fu_3267_p1;
wire   [31:0] sub_ln55_26_fu_3277_p2;
wire   [63:0] zext_ln55_34_fu_3282_p1;
wire   [31:0] add_ln55_45_fu_3292_p2;
wire   [30:0] tmp_99_fu_3297_p4;
wire   [3:0] sub_ln55_49_fu_3313_p2;
wire   [15:0] zext_ln55_59_fu_3318_p1;
wire   [15:0] lshr_ln55_28_fu_3322_p2;
wire   [15:0] and_ln55_29_fu_3328_p2;
wire   [0:0] icmp_ln55_37_fu_3307_p2;
wire   [0:0] icmp_ln55_38_fu_3333_p2;
wire   [0:0] tmp_100_fu_3345_p3;
wire   [0:0] xor_ln55_9_fu_3353_p2;
wire   [0:0] and_ln55_19_fu_3359_p2;
wire   [0:0] and_ln55_18_fu_3339_p2;
wire   [0:0] or_ln55_18_fu_3364_p2;
wire   [31:0] add_ln55_47_fu_3387_p2;
wire   [63:0] zext_ln55_36_fu_3378_p1;
wire   [63:0] zext_ln55_37_fu_3392_p1;
wire   [31:0] sub_ln55_29_fu_3402_p2;
wire   [63:0] zext_ln55_38_fu_3407_p1;
wire   [31:0] bitcast_ln255_2_fu_3417_p1;
wire   [7:0] tmp_44_fu_3420_p4;
wire   [22:0] trunc_ln255_2_fu_3430_p1;
wire   [0:0] icmp_ln255_5_fu_3440_p2;
wire   [0:0] icmp_ln255_4_fu_3434_p2;
wire   [0:0] or_ln255_2_fu_3446_p2;
wire   [0:0] and_ln255_2_fu_3452_p2;
wire   [31:0] bitcast_ln255_3_fu_3466_p1;
wire   [7:0] tmp_53_fu_3469_p4;
wire   [22:0] trunc_ln255_3_fu_3479_p1;
wire   [0:0] icmp_ln255_7_fu_3489_p2;
wire   [0:0] icmp_ln255_6_fu_3483_p2;
wire   [0:0] or_ln255_3_fu_3495_p2;
wire   [0:0] and_ln255_3_fu_3501_p2;
wire   [7:0] sub_ln55_36_fu_3525_p2;
wire   [7:0] select_ln55_39_fu_3518_p3;
wire   [7:0] add_ln55_34_fu_3530_p2;
wire   [63:0] zext_ln55_46_fu_3515_p1;
wire   [8:0] tmp_58_fu_3536_p3;
wire   [63:0] pi_assign_6_fu_3543_p5;
wire   [31:0] LD_6_fu_3555_p1;
wire   [31:0] bitcast_ln766_6_fu_3559_p1;
wire   [7:0] sub_ln55_37_fu_3580_p2;
wire   [7:0] select_ln55_42_fu_3573_p3;
wire   [7:0] add_ln55_39_fu_3585_p2;
wire   [63:0] zext_ln55_47_fu_3570_p1;
wire   [8:0] tmp_60_fu_3591_p3;
wire   [63:0] pi_assign_7_fu_3598_p5;
wire   [31:0] LD_7_fu_3610_p1;
wire   [31:0] bitcast_ln766_7_fu_3614_p1;
wire   [63:0] select_ln55_44_fu_3625_p3;
wire   [63:0] zext_ln55_35_fu_3630_p1;
wire   [63:0] add_ln55_43_fu_3633_p2;
wire   [63:0] select_ln55_47_fu_3657_p3;
wire   [63:0] zext_ln55_39_fu_3662_p1;
wire   [63:0] add_ln55_48_fu_3665_p2;
wire   [31:0] bitcast_ln255_4_fu_3689_p1;
wire   [7:0] tmp_57_fu_3692_p4;
wire   [22:0] trunc_ln255_4_fu_3702_p1;
wire   [0:0] icmp_ln255_9_fu_3712_p2;
wire   [0:0] icmp_ln255_8_fu_3706_p2;
wire   [0:0] or_ln255_4_fu_3718_p2;
wire   [0:0] and_ln255_4_fu_3724_p2;
wire   [31:0] bitcast_ln255_5_fu_3738_p1;
wire   [7:0] tmp_61_fu_3741_p4;
wire   [22:0] trunc_ln255_5_fu_3751_p1;
wire   [0:0] icmp_ln255_11_fu_3761_p2;
wire   [0:0] icmp_ln255_10_fu_3755_p2;
wire   [0:0] or_ln255_5_fu_3767_p2;
wire   [0:0] and_ln255_5_fu_3773_p2;
wire   [7:0] sub_ln55_38_fu_3797_p2;
wire   [7:0] select_ln55_45_fu_3790_p3;
wire   [7:0] add_ln55_44_fu_3802_p2;
wire   [63:0] zext_ln55_48_fu_3787_p1;
wire   [8:0] tmp_62_fu_3808_p3;
wire   [63:0] pi_assign_8_fu_3815_p5;
wire   [31:0] LD_8_fu_3827_p1;
wire   [31:0] bitcast_ln766_8_fu_3831_p1;
wire   [7:0] sub_ln55_39_fu_3852_p2;
wire   [7:0] select_ln55_48_fu_3845_p3;
wire   [7:0] add_ln55_49_fu_3857_p2;
wire   [63:0] zext_ln55_49_fu_3842_p1;
wire   [8:0] tmp_64_fu_3863_p3;
wire   [63:0] pi_assign_9_fu_3870_p5;
wire   [31:0] LD_9_fu_3882_p1;
wire   [31:0] bitcast_ln766_9_fu_3886_p1;
wire   [31:0] bitcast_ln255_6_fu_3897_p1;
wire   [7:0] tmp_65_fu_3900_p4;
wire   [22:0] trunc_ln255_6_fu_3910_p1;
wire   [0:0] icmp_ln255_13_fu_3920_p2;
wire   [0:0] icmp_ln255_12_fu_3914_p2;
wire   [0:0] or_ln255_6_fu_3926_p2;
wire   [0:0] and_ln255_6_fu_3932_p2;
wire   [31:0] bitcast_ln255_7_fu_3946_p1;
wire   [7:0] tmp_67_fu_3949_p4;
wire   [22:0] trunc_ln255_7_fu_3959_p1;
wire   [0:0] icmp_ln255_15_fu_3969_p2;
wire   [0:0] icmp_ln255_14_fu_3963_p2;
wire   [0:0] or_ln255_7_fu_3975_p2;
wire   [0:0] and_ln255_7_fu_3981_p2;
wire   [31:0] bitcast_ln255_8_fu_3995_p1;
wire   [7:0] tmp_69_fu_3998_p4;
wire   [22:0] trunc_ln255_8_fu_4008_p1;
wire   [0:0] icmp_ln255_17_fu_4018_p2;
wire   [0:0] icmp_ln255_16_fu_4012_p2;
wire   [0:0] or_ln255_8_fu_4024_p2;
wire   [0:0] and_ln255_8_fu_4030_p2;
wire   [31:0] bitcast_ln255_9_fu_4044_p1;
wire   [7:0] tmp_71_fu_4047_p4;
wire   [22:0] trunc_ln255_9_fu_4057_p1;
wire   [0:0] icmp_ln255_19_fu_4067_p2;
wire   [0:0] icmp_ln255_18_fu_4061_p2;
wire   [0:0] or_ln255_9_fu_4073_p2;
wire   [0:0] and_ln255_9_fu_4079_p2;
wire   [23:0] grp_fu_4093_p2;
reg   [27:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_start_reg = 1'b0;
#0 grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_start_reg = 1'b0;
end

mnist_inference_input_tile_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
input_tile_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_tile_address0),
    .ce0(input_tile_ce0),
    .we0(input_tile_we0),
    .d0(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_d0),
    .q0(input_tile_q0)
);

mnist_inference_weight_tile_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
weight_tile_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_tile_address0),
    .ce0(weight_tile_ce0),
    .we0(weight_tile_we0),
    .d0(grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_d0),
    .q0(weight_tile_q0)
);

mnist_inference_sum_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
sum_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_address0),
    .ce0(sum_ce0),
    .we0(sum_we0),
    .d0(sum_d0),
    .q0(sum_q0),
    .address1(sum_address1),
    .ce1(sum_ce1),
    .we1(sum_we1),
    .d1(sum_d1),
    .q1(sum_q1)
);

mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_29_3 grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_start),
    .ap_done(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_done),
    .ap_idle(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_idle),
    .ap_ready(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_ready),
    .select_ln27(select_ln27_reg_4190),
    .tile(tile_fu_210),
    .input_r_address0(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_r_address0),
    .input_r_ce0(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_r_ce0),
    .input_r_q0(input_r_q0),
    .input_tile_address0(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_address0),
    .input_tile_ce0(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_ce0),
    .input_tile_we0(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_we0),
    .input_tile_d0(grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_d0)
);

mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_start),
    .ap_done(grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_done),
    .ap_idle(grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_idle),
    .ap_ready(grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_ready),
    .select_ln27(select_ln27_reg_4190),
    .add_ln35_1(add_ln35_1_reg_4198),
    .weight_tile_address0(grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_address0),
    .weight_tile_ce0(grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_ce0),
    .weight_tile_we0(grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_we0),
    .weight_tile_d0(grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_d0),
    .tile(tile_fu_210)
);

mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_508_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_508_p2)
);

mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_513_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_513_p2)
);

mnist_inference_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_tile_q0),
    .din1(weight_tile_q0),
    .din2(grp_fu_4093_p2),
    .ce(1'b1),
    .dout(grp_fu_4093_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_start_reg <= 1'b1;
        end else if ((grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_ready == 1'b1)) begin
            grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_start_reg <= 1'b1;
        end else if ((grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_ready == 1'b1)) begin
            grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_4242 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        conv_i_i9171_reg_480 <= {{trunc_ln4_fu_783_p1[23:8]}};
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_i_i9171_reg_480 <= sum_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        i_reg_457 <= 4'd0;
    end else if (((icmp_ln45_reg_4242 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        i_reg_457 <= add_ln43_reg_4211;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv18_fu_202 <= 11'd1264;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln43_fu_686_p2 == 1'd1))) begin
        indvars_iv18_fu_202 <= add_ln27_1_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv26_fu_206 <= 11'd2047;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln43_fu_686_p2 == 1'd1))) begin
        indvars_iv26_fu_206 <= add_ln27_2_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_4242 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        j_1_reg_469 <= add_ln45_reg_4237;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        j_1_reg_469 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_546 <= sum_q1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        reg_546 <= sum_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_fu_210 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln43_fu_686_p2 == 1'd1))) begin
        tile_fu_210 <= add_ln27_fu_703_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln35_1_reg_4198[13 : 1] <= add_ln35_1_fu_662_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln43_reg_4211 <= add_ln43_fu_692_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln45_reg_4237 <= add_ln45_fu_756_p2;
        icmp_ln45_reg_4242 <= icmp_ln45_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        bit_select30_i_1_reg_4334 <= bit_select30_i_1_fu_919_p3;
        bit_select30_i_reg_4301 <= bit_select30_i_fu_850_p3;
        icmp_ln55_4_reg_4311 <= grp_fu_570_p2;
        icmp_ln55_reg_4278 <= grp_fu_564_p2;
        select_ln55_3_reg_4316 <= select_ln55_3_fu_862_p3;
        select_ln55_reg_4283 <= select_ln55_fu_793_p3;
        sub_ln55_1_reg_4289 <= sub_ln55_1_fu_830_p2;
        sub_ln55_4_reg_4322 <= sub_ln55_4_fu_899_p2;
        tmp_36_reg_4344 <= sum_q1[32'd15];
        tmp_73_reg_4350 <= sum_q0[32'd15];
        trunc_ln55_1_reg_4296 <= trunc_ln55_1_fu_840_p1;
        trunc_ln55_2_reg_4306 <= trunc_ln55_2_fu_858_p1;
        trunc_ln55_4_reg_4329 <= trunc_ln55_4_fu_909_p1;
        trunc_ln55_5_reg_4339 <= trunc_ln55_5_fu_927_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        bit_select30_i_2_reg_4419 <= bit_select30_i_2_fu_1238_p3;
        bit_select30_i_3_reg_4452 <= bit_select30_i_3_fu_1307_p3;
        icmp_ln55_12_reg_4429 <= grp_fu_570_p2;
        icmp_ln55_8_reg_4396 <= grp_fu_564_p2;
        select_ln55_6_reg_4401 <= select_ln55_6_fu_1181_p3;
        select_ln55_9_reg_4434 <= select_ln55_9_fu_1250_p3;
        sub_ln55_10_reg_4440 <= sub_ln55_10_fu_1287_p2;
        sub_ln55_7_reg_4407 <= sub_ln55_7_fu_1218_p2;
        tmp_78_reg_4462 <= sum_q1[32'd15];
        tmp_82_reg_4468 <= sum_q0[32'd15];
        trunc_ln55_10_reg_4447 <= trunc_ln55_10_fu_1297_p1;
        trunc_ln55_11_reg_4457 <= trunc_ln55_11_fu_1315_p1;
        trunc_ln55_7_reg_4414 <= trunc_ln55_7_fu_1228_p1;
        trunc_ln55_8_reg_4424 <= trunc_ln55_8_fu_1246_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        bit_select30_i_4_reg_4557 <= bit_select30_i_4_fu_1690_p3;
        bit_select30_i_5_reg_4590 <= bit_select30_i_5_fu_1759_p3;
        icmp_ln55_16_reg_4534 <= grp_fu_564_p2;
        icmp_ln55_20_reg_4567 <= grp_fu_570_p2;
        select_ln55_12_reg_4539 <= select_ln55_12_fu_1633_p3;
        select_ln55_15_reg_4572 <= select_ln55_15_fu_1702_p3;
        sub_ln55_13_reg_4545 <= sub_ln55_13_fu_1670_p2;
        sub_ln55_16_reg_4578 <= sub_ln55_16_fu_1739_p2;
        tmp_86_reg_4600 <= sum_q1[32'd15];
        tmp_90_reg_4606 <= sum_q0[32'd15];
        trunc_ln55_13_reg_4552 <= trunc_ln55_13_fu_1680_p1;
        trunc_ln55_14_reg_4562 <= trunc_ln55_14_fu_1698_p1;
        trunc_ln55_16_reg_4585 <= trunc_ln55_16_fu_1749_p1;
        trunc_ln55_17_reg_4595 <= trunc_ln55_17_fu_1767_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        bit_select30_i_6_reg_4707 <= bit_select30_i_6_fu_2252_p3;
        bit_select30_i_7_reg_4740 <= bit_select30_i_7_fu_2321_p3;
        icmp_ln55_24_reg_4684 <= grp_fu_564_p2;
        icmp_ln55_28_reg_4717 <= grp_fu_570_p2;
        select_ln55_16_reg_4618 <= select_ln55_16_fu_1874_p3;
        select_ln55_18_reg_4689 <= select_ln55_18_fu_2195_p3;
        select_ln55_21_reg_4722 <= select_ln55_21_fu_2264_p3;
        select_ln55_7_reg_4612 <= select_ln55_7_fu_1819_p3;
        sub_ln55_19_reg_4695 <= sub_ln55_19_fu_2232_p2;
        sub_ln55_22_reg_4728 <= sub_ln55_22_fu_2301_p2;
        tmp_94_reg_4750 <= sum_q1[32'd15];
        tmp_98_reg_4756 <= sum_q0[32'd15];
        trunc_ln55_19_reg_4702 <= trunc_ln55_19_fu_2242_p1;
        trunc_ln55_20_reg_4712 <= trunc_ln55_20_fu_2260_p1;
        trunc_ln55_22_reg_4735 <= trunc_ln55_22_fu_2311_p1;
        trunc_ln55_23_reg_4745 <= trunc_ln55_23_fu_2329_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        bit_select30_i_8_reg_4857 <= bit_select30_i_8_fu_2814_p3;
        bit_select30_i_9_reg_4890 <= bit_select30_i_9_fu_2883_p3;
        icmp_ln55_32_reg_4834 <= grp_fu_564_p2;
        icmp_ln55_36_reg_4867 <= grp_fu_570_p2;
        select_ln55_24_reg_4839 <= select_ln55_24_fu_2757_p3;
        select_ln55_25_reg_4762 <= select_ln55_25_fu_2381_p3;
        select_ln55_27_reg_4872 <= select_ln55_27_fu_2826_p3;
        select_ln55_31_reg_4768 <= select_ln55_31_fu_2436_p3;
        sub_ln55_25_reg_4845 <= sub_ln55_25_fu_2794_p2;
        sub_ln55_28_reg_4878 <= sub_ln55_28_fu_2863_p2;
        trunc_ln55_25_reg_4852 <= trunc_ln55_25_fu_2804_p1;
        trunc_ln55_26_reg_4862 <= trunc_ln55_26_fu_2822_p1;
        trunc_ln55_28_reg_4885 <= trunc_ln55_28_fu_2873_p1;
        trunc_ln55_29_reg_4895 <= trunc_ln55_29_fu_2891_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_8_reg_4396 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln55_11_reg_4499 <= icmp_ln55_11_fu_1472_p2;
        lshr_ln55_4_reg_4504 <= lshr_ln55_4_fu_1487_p2;
        or_ln55_2_reg_4494[0] <= or_ln55_2_fu_1461_p3[0];
        shl_ln55_2_reg_4509 <= shl_ln55_2_fu_1502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_12_reg_4429 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln55_15_reg_4519 <= icmp_ln55_15_fu_1597_p2;
        lshr_ln55_6_reg_4524 <= lshr_ln55_6_fu_1612_p2;
        or_ln55_3_reg_4514[0] <= or_ln55_3_fu_1586_p3[0];
        shl_ln55_3_reg_4529 <= shl_ln55_3_fu_1627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_16_reg_4534 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        icmp_ln55_19_reg_4649 <= icmp_ln55_19_fu_2034_p2;
        lshr_ln55_8_reg_4654 <= lshr_ln55_8_fu_2049_p2;
        or_ln55_4_reg_4644[0] <= or_ln55_4_fu_2023_p3[0];
        shl_ln55_4_reg_4659 <= shl_ln55_4_fu_2064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_20_reg_4567 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        icmp_ln55_23_reg_4669 <= icmp_ln55_23_fu_2159_p2;
        lshr_ln55_10_reg_4674 <= lshr_ln55_10_fu_2174_p2;
        or_ln55_5_reg_4664[0] <= or_ln55_5_fu_2148_p3[0];
        shl_ln55_5_reg_4679 <= shl_ln55_5_fu_2189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_24_reg_4684 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        icmp_ln55_27_reg_4799 <= icmp_ln55_27_fu_2596_p2;
        lshr_ln55_11_reg_4804 <= lshr_ln55_11_fu_2611_p2;
        or_ln55_6_reg_4794[0] <= or_ln55_6_fu_2585_p3[0];
        shl_ln55_6_reg_4809 <= shl_ln55_6_fu_2626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_28_reg_4717 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        icmp_ln55_31_reg_4819 <= icmp_ln55_31_fu_2721_p2;
        lshr_ln55_13_reg_4824 <= lshr_ln55_13_fu_2736_p2;
        or_ln55_7_reg_4814[0] <= or_ln55_7_fu_2710_p3[0];
        shl_ln55_7_reg_4829 <= shl_ln55_7_fu_2751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_32_reg_4834 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        icmp_ln55_35_reg_4947 <= icmp_ln55_35_fu_3256_p2;
        lshr_ln55_15_reg_4952 <= lshr_ln55_15_fu_3271_p2;
        or_ln55_8_reg_4942[0] <= or_ln55_8_fu_3245_p3[0];
        shl_ln55_8_reg_4957 <= shl_ln55_8_fu_3286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_36_reg_4867 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        icmp_ln55_39_reg_4967 <= icmp_ln55_39_fu_3381_p2;
        lshr_ln55_17_reg_4972 <= lshr_ln55_17_fu_3396_p2;
        or_ln55_9_reg_4962[0] <= or_ln55_9_fu_3370_p3[0];
        shl_ln55_9_reg_4977 <= shl_ln55_9_fu_3411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_4278 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        icmp_ln55_3_reg_4361 <= icmp_ln55_3_fu_1020_p2;
        lshr_ln55_reg_4366 <= lshr_ln55_fu_1035_p2;
        or_ln_reg_4356[0] <= or_ln_fu_1009_p3[0];
        shl_ln55_reg_4371 <= shl_ln55_fu_1050_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_4_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        icmp_ln55_7_reg_4381 <= icmp_ln55_7_fu_1145_p2;
        lshr_ln55_2_reg_4386 <= lshr_ln55_2_fu_1160_p2;
        or_ln55_1_reg_4376[0] <= or_ln55_1_fu_1134_p3[0];
        shl_ln55_1_reg_4391 <= shl_ln55_1_fu_1175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_24_reg_4684 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        lshr_ln55_12_reg_4922 <= {{add_ln55_33_fu_3111_p2[63:1]}};
        tmp_89_reg_4927 <= add_ln55_33_fu_3111_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_28_reg_4717 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        lshr_ln55_14_reg_4932 <= {{add_ln55_38_fu_3143_p2[63:1]}};
        tmp_93_reg_4937 <= add_ln55_38_fu_3143_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_32_reg_4834 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        lshr_ln55_16_reg_5004 <= {{add_ln55_43_fu_3633_p2[63:1]}};
        tmp_97_reg_5009 <= add_ln55_43_fu_3633_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_36_reg_4867 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        lshr_ln55_18_reg_5014 <= {{add_ln55_48_fu_3665_p2[63:1]}};
        tmp_101_reg_5019 <= add_ln55_48_fu_3665_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_4278 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        lshr_ln55_1_reg_4474 <= {{add_ln55_3_fu_1327_p2[63:1]}};
        tmp_16_reg_4479 <= add_ln55_3_fu_1327_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_4_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        lshr_ln55_3_reg_4484 <= {{add_ln55_8_fu_1359_p2[63:1]}};
        tmp_31_reg_4489 <= add_ln55_8_fu_1359_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_8_reg_4396 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        lshr_ln55_5_reg_4624 <= {{add_ln55_13_fu_1889_p2[63:1]}};
        tmp_51_reg_4629 <= add_ln55_13_fu_1889_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_12_reg_4429 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        lshr_ln55_7_reg_4634 <= {{add_ln55_18_fu_1921_p2[63:1]}};
        tmp_77_reg_4639 <= add_ln55_18_fu_1921_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_16_reg_4534 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        lshr_ln55_9_reg_4774 <= {{add_ln55_23_fu_2451_p2[63:1]}};
        tmp_81_reg_4779 <= add_ln55_23_fu_2451_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_20_reg_4567 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        lshr_ln55_s_reg_4784 <= {{add_ln55_28_fu_2483_p2[63:1]}};
        tmp_85_reg_4789 <= add_ln55_28_fu_2483_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_552 <= grp_fu_526_p2;
        reg_556 <= sum_q0;
        reg_560 <= grp_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        select_ln27_1_reg_4203 <= select_ln27_1_fu_678_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln27_fu_608_p2 == 1'd1))) begin
        select_ln27_reg_4190 <= select_ln27_fu_632_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        select_ln55_11_reg_4987 <= select_ln55_11_fu_3507_p3;
        select_ln55_40_reg_4992 <= select_ln55_40_fu_3563_p3;
        select_ln55_43_reg_4998 <= select_ln55_43_fu_3618_p3;
        select_ln55_8_reg_4982 <= select_ln55_8_fu_3458_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        select_ln55_14_reg_5024 <= select_ln55_14_fu_3730_p3;
        select_ln55_17_reg_5029 <= select_ln55_17_fu_3779_p3;
        select_ln55_46_reg_5034 <= select_ln55_46_fu_3835_p3;
        select_ln55_49_reg_5040 <= select_ln55_49_fu_3890_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        select_ln55_20_reg_5046 <= select_ln55_20_fu_3938_p3;
        select_ln55_23_reg_5051 <= select_ln55_23_fu_3987_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        select_ln55_26_reg_5056 <= select_ln55_26_fu_4036_p3;
        select_ln55_29_reg_5061 <= select_ln55_29_fu_4085_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        select_ln55_2_reg_4900 <= select_ln55_2_fu_2936_p3;
        select_ln55_34_reg_4910 <= select_ln55_34_fu_3041_p3;
        select_ln55_37_reg_4916 <= select_ln55_37_fu_3096_p3;
        select_ln55_5_reg_4905 <= select_ln55_5_fu_2985_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln43_fu_686_p2 == 1'd0))) begin
        sum_addr_10_reg_4216 <= zext_ln43_fu_698_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_19_reg_4272 <= sum_q0[32'd15];
        tmp_6_reg_4266 <= sum_q1[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_76_reg_4222[9 : 6] <= tmp_76_fu_733_p3[9 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        trunc_ln27_reg_4182 <= trunc_ln27_fu_600_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state9_on_subcall_done)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_508_p0 = select_ln55_46_reg_5034;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_508_p0 = select_ln55_40_reg_4992;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_508_p0 = select_ln55_34_reg_4910;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_508_p0 = select_ln55_25_reg_4762;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_508_p0 = select_ln55_7_reg_4612;
    end else begin
        grp_fu_508_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_513_p0 = select_ln55_49_reg_5040;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_513_p0 = select_ln55_43_reg_4998;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_513_p0 = select_ln55_37_reg_4916;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_513_p0 = select_ln55_31_reg_4768;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_513_p0 = select_ln55_16_reg_4618;
    end else begin
        grp_fu_513_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        input_tile_address0 = zext_ln47_fu_741_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_tile_address0 = grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_address0;
    end else begin
        input_tile_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        input_tile_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_tile_ce0 = grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_ce0;
    end else begin
        input_tile_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_tile_we0 = grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_tile_we0;
    end else begin
        input_tile_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        output_r_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        output_r_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        output_r_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        output_r_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_r_address0 = 64'd1;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        output_r_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        output_r_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        output_r_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        output_r_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_r_address1 = 64'd0;
    end else begin
        output_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        output_r_ce1 = 1'b1;
    end else begin
        output_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        output_r_d0 = select_ln55_29_reg_5061;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        output_r_d0 = select_ln55_23_reg_5051;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        output_r_d0 = select_ln55_17_reg_5029;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        output_r_d0 = select_ln55_11_reg_4987;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_r_d0 = select_ln55_5_reg_4905;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        output_r_d1 = select_ln55_26_reg_5056;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        output_r_d1 = select_ln55_20_reg_5046;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        output_r_d1 = select_ln55_14_reg_5024;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        output_r_d1 = select_ln55_8_reg_4982;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        output_r_d1 = select_ln55_2_reg_4900;
    end else begin
        output_r_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        output_r_we1 = 1'b1;
    end else begin
        output_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        sum_address0 = sum_addr_9_reg_4168;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sum_address0 = sum_addr_7_reg_4158;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sum_address0 = sum_addr_5_reg_4148;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sum_address0 = sum_addr_3_reg_4138;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_address0 = zext_ln43_fu_698_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sum_address0 = sum_addr_1_reg_4128;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sum_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sum_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sum_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        sum_address0 = 64'd1;
    end else begin
        sum_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        sum_address1 = sum_addr_8_reg_4163;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sum_address1 = sum_addr_6_reg_4153;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sum_address1 = sum_addr_4_reg_4143;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sum_address1 = sum_addr_2_reg_4133;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sum_address1 = sum_addr_10_reg_4216;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sum_address1 = sum_addr_reg_4123;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sum_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sum_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sum_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        sum_address1 = 64'd0;
    end else begin
        sum_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sum_ce0 = 1'b1;
    end else begin
        sum_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sum_ce1 = 1'b1;
    end else begin
        sum_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sum_d0 = 16'd116;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sum_d0 = 16'd65391;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sum_d0 = 16'd53;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_d0 = 16'd373;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        sum_d0 = 16'd65273;
    end else begin
        sum_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sum_d1 = {{trunc_ln4_fu_783_p1[23:8]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sum_d1 = 16'd65094;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sum_d1 = 16'd210;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sum_d1 = 16'd88;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_d1 = 16'd65452;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        sum_d1 = 16'd65187;
    end else begin
        sum_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sum_we0 = 1'b1;
    end else begin
        sum_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln45_reg_4242 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        sum_we1 = 1'b1;
    end else begin
        sum_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_tile_address0 = zext_ln47_1_fu_751_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_tile_address0 = grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_address0;
    end else begin
        weight_tile_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_tile_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_tile_ce0 = grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_ce0;
    end else begin
        weight_tile_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_tile_we0 = grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_weight_tile_we0;
    end else begin
        weight_tile_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln27_fu_608_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln43_fu_686_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln45_reg_4242 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_1_fu_1866_p1 = pi_assign_1_fu_1854_p5[31:0];

assign LD_2_fu_2373_p1 = pi_assign_2_fu_2361_p5[31:0];

assign LD_3_fu_2428_p1 = pi_assign_3_fu_2416_p5[31:0];

assign LD_4_fu_3033_p1 = pi_assign_4_fu_3021_p5[31:0];

assign LD_5_fu_3088_p1 = pi_assign_5_fu_3076_p5[31:0];

assign LD_6_fu_3555_p1 = pi_assign_6_fu_3543_p5[31:0];

assign LD_7_fu_3610_p1 = pi_assign_7_fu_3598_p5[31:0];

assign LD_8_fu_3827_p1 = pi_assign_8_fu_3815_p5[31:0];

assign LD_9_fu_3882_p1 = pi_assign_9_fu_3870_p5[31:0];

assign LD_fu_1811_p1 = pi_assign_fu_1799_p5[31:0];

assign add_ln27_1_fu_708_p2 = (indvars_iv18_fu_202 + 11'd64);

assign add_ln27_2_fu_713_p2 = (indvars_iv26_fu_206 + 11'd64);

assign add_ln27_3_fu_614_p2 = ($signed(indvars_iv26_fu_206) + $signed(11'd1264));

assign add_ln27_fu_703_p2 = (tile_fu_210 + 10'd64);

assign add_ln35_1_fu_662_p2 = (zext_ln35_fu_647_p1 + zext_ln35_1_fu_658_p1);

assign add_ln43_fu_692_p2 = (i_reg_457 + 4'd1);

assign add_ln45_fu_756_p2 = (j_1_reg_469 + 10'd1);

assign add_ln47_1_fu_746_p2 = (tmp_76_reg_4222 + j_1_reg_469);

assign add_ln55_10_fu_1383_p2 = ($signed(sub_ln55_7_reg_4407) + $signed(32'd4294967272));

assign add_ln55_11_fu_1232_p2 = ($signed(trunc_ln55_6_fu_1224_p1) + $signed(16'd65512));

assign add_ln55_12_fu_1478_p2 = ($signed(sub_ln55_7_reg_4407) + $signed(32'd4294967271));

assign add_ln55_13_fu_1889_p2 = (select_ln55_19_fu_1881_p3 + zext_ln55_11_fu_1886_p1);

assign add_ln55_14_fu_2348_p2 = (sub_ln55_32_fu_2343_p2 + select_ln55_22_fu_2336_p3);

assign add_ln55_15_fu_1508_p2 = ($signed(sub_ln55_10_reg_4440) + $signed(32'd4294967272));

assign add_ln55_16_fu_1301_p2 = ($signed(trunc_ln55_9_fu_1293_p1) + $signed(16'd65512));

assign add_ln55_17_fu_1603_p2 = ($signed(sub_ln55_10_reg_4440) + $signed(32'd4294967271));

assign add_ln55_18_fu_1921_p2 = (select_ln55_28_fu_1913_p3 + zext_ln55_15_fu_1918_p1);

assign add_ln55_19_fu_2403_p2 = (sub_ln55_33_fu_2398_p2 + select_ln55_30_fu_2391_p3);

assign add_ln55_1_fu_844_p2 = ($signed(trunc_ln55_fu_836_p1) + $signed(16'd65512));

assign add_ln55_20_fu_1945_p2 = ($signed(sub_ln55_13_reg_4545) + $signed(32'd4294967272));

assign add_ln55_21_fu_1684_p2 = ($signed(trunc_ln55_12_fu_1676_p1) + $signed(16'd65512));

assign add_ln55_22_fu_2040_p2 = ($signed(sub_ln55_13_reg_4545) + $signed(32'd4294967271));

assign add_ln55_23_fu_2451_p2 = (select_ln55_32_fu_2443_p3 + zext_ln55_19_fu_2448_p1);

assign add_ln55_24_fu_3008_p2 = (sub_ln55_34_fu_3003_p2 + select_ln55_33_fu_2996_p3);

assign add_ln55_25_fu_2070_p2 = ($signed(sub_ln55_16_reg_4578) + $signed(32'd4294967272));

assign add_ln55_26_fu_1753_p2 = ($signed(trunc_ln55_15_fu_1745_p1) + $signed(16'd65512));

assign add_ln55_27_fu_2165_p2 = ($signed(sub_ln55_16_reg_4578) + $signed(32'd4294967271));

assign add_ln55_28_fu_2483_p2 = (select_ln55_35_fu_2475_p3 + zext_ln55_23_fu_2480_p1);

assign add_ln55_29_fu_3063_p2 = (sub_ln55_35_fu_3058_p2 + select_ln55_36_fu_3051_p3);

assign add_ln55_2_fu_1026_p2 = ($signed(sub_ln55_1_reg_4289) + $signed(32'd4294967271));

assign add_ln55_30_fu_2507_p2 = ($signed(sub_ln55_19_reg_4695) + $signed(32'd4294967272));

assign add_ln55_31_fu_2246_p2 = ($signed(trunc_ln55_18_fu_2238_p1) + $signed(16'd65512));

assign add_ln55_32_fu_2602_p2 = ($signed(sub_ln55_19_reg_4695) + $signed(32'd4294967271));

assign add_ln55_33_fu_3111_p2 = (select_ln55_38_fu_3103_p3 + zext_ln55_27_fu_3108_p1);

assign add_ln55_34_fu_3530_p2 = (sub_ln55_36_fu_3525_p2 + select_ln55_39_fu_3518_p3);

assign add_ln55_35_fu_2632_p2 = ($signed(sub_ln55_22_reg_4728) + $signed(32'd4294967272));

assign add_ln55_36_fu_2315_p2 = ($signed(trunc_ln55_21_fu_2307_p1) + $signed(16'd65512));

assign add_ln55_37_fu_2727_p2 = ($signed(sub_ln55_22_reg_4728) + $signed(32'd4294967271));

assign add_ln55_38_fu_3143_p2 = (select_ln55_41_fu_3135_p3 + zext_ln55_31_fu_3140_p1);

assign add_ln55_39_fu_3585_p2 = (sub_ln55_37_fu_3580_p2 + select_ln55_42_fu_3573_p3);

assign add_ln55_3_fu_1327_p2 = (select_ln55_1_fu_1319_p3 + zext_ln55_3_fu_1324_p1);

assign add_ln55_40_fu_3167_p2 = ($signed(sub_ln55_25_reg_4845) + $signed(32'd4294967272));

assign add_ln55_41_fu_2808_p2 = ($signed(trunc_ln55_24_fu_2800_p1) + $signed(16'd65512));

assign add_ln55_42_fu_3262_p2 = ($signed(sub_ln55_25_reg_4845) + $signed(32'd4294967271));

assign add_ln55_43_fu_3633_p2 = (select_ln55_44_fu_3625_p3 + zext_ln55_35_fu_3630_p1);

assign add_ln55_44_fu_3802_p2 = (sub_ln55_38_fu_3797_p2 + select_ln55_45_fu_3790_p3);

assign add_ln55_45_fu_3292_p2 = ($signed(sub_ln55_28_reg_4878) + $signed(32'd4294967272));

assign add_ln55_46_fu_2877_p2 = ($signed(trunc_ln55_27_fu_2869_p1) + $signed(16'd65512));

assign add_ln55_47_fu_3387_p2 = ($signed(sub_ln55_28_reg_4878) + $signed(32'd4294967271));

assign add_ln55_48_fu_3665_p2 = (select_ln55_47_fu_3657_p3 + zext_ln55_39_fu_3662_p1);

assign add_ln55_49_fu_3857_p2 = (sub_ln55_39_fu_3852_p2 + select_ln55_48_fu_3845_p3);

assign add_ln55_4_fu_1786_p2 = (sub_ln55_30_fu_1781_p2 + select_ln55_4_fu_1774_p3);

assign add_ln55_5_fu_1056_p2 = ($signed(sub_ln55_4_reg_4322) + $signed(32'd4294967272));

assign add_ln55_6_fu_913_p2 = ($signed(trunc_ln55_3_fu_905_p1) + $signed(16'd65512));

assign add_ln55_7_fu_1151_p2 = ($signed(sub_ln55_4_reg_4322) + $signed(32'd4294967271));

assign add_ln55_8_fu_1359_p2 = (select_ln55_10_fu_1351_p3 + zext_ln55_7_fu_1356_p1);

assign add_ln55_9_fu_1841_p2 = (sub_ln55_31_fu_1836_p2 + select_ln55_13_fu_1829_p3);

assign add_ln55_fu_931_p2 = ($signed(sub_ln55_1_reg_4289) + $signed(32'd4294967272));

assign and_ln255_1_fu_2979_p2 = (or_ln255_1_fu_2973_p2 & grp_fu_513_p2);

assign and_ln255_2_fu_3452_p2 = (or_ln255_2_fu_3446_p2 & grp_fu_508_p2);

assign and_ln255_3_fu_3501_p2 = (or_ln255_3_fu_3495_p2 & grp_fu_513_p2);

assign and_ln255_4_fu_3724_p2 = (or_ln255_4_fu_3718_p2 & grp_fu_508_p2);

assign and_ln255_5_fu_3773_p2 = (or_ln255_5_fu_3767_p2 & grp_fu_513_p2);

assign and_ln255_6_fu_3932_p2 = (or_ln255_6_fu_3926_p2 & grp_fu_508_p2);

assign and_ln255_7_fu_3981_p2 = (or_ln255_7_fu_3975_p2 & grp_fu_513_p2);

assign and_ln255_8_fu_4030_p2 = (or_ln255_8_fu_4024_p2 & grp_fu_508_p2);

assign and_ln255_9_fu_4079_p2 = (or_ln255_9_fu_4073_p2 & grp_fu_513_p2);

assign and_ln255_fu_2930_p2 = (or_ln255_fu_2924_p2 & grp_fu_508_p2);

assign and_ln55_10_fu_2117_p2 = (icmp_ln55_22_fu_2111_p2 & icmp_ln55_21_fu_2085_p2);

assign and_ln55_11_fu_2137_p2 = (xor_ln55_5_fu_2131_p2 & bit_select30_i_5_reg_4590);

assign and_ln55_12_fu_2554_p2 = (icmp_ln55_26_fu_2548_p2 & icmp_ln55_25_fu_2522_p2);

assign and_ln55_13_fu_2574_p2 = (xor_ln55_6_fu_2568_p2 & bit_select30_i_6_reg_4707);

assign and_ln55_14_fu_2679_p2 = (icmp_ln55_30_fu_2673_p2 & icmp_ln55_29_fu_2647_p2);

assign and_ln55_15_fu_2699_p2 = (xor_ln55_7_fu_2693_p2 & bit_select30_i_7_reg_4740);

assign and_ln55_16_fu_3214_p2 = (icmp_ln55_34_fu_3208_p2 & icmp_ln55_33_fu_3182_p2);

assign and_ln55_17_fu_3234_p2 = (xor_ln55_8_fu_3228_p2 & bit_select30_i_8_reg_4857);

assign and_ln55_18_fu_3339_p2 = (icmp_ln55_38_fu_3333_p2 & icmp_ln55_37_fu_3307_p2);

assign and_ln55_19_fu_3359_p2 = (xor_ln55_9_fu_3353_p2 & bit_select30_i_9_reg_4890);

assign and_ln55_1_fu_998_p2 = (xor_ln55_fu_992_p2 & bit_select30_i_reg_4301);

assign and_ln55_20_fu_967_p2 = (select_ln55_reg_4283 & lshr_ln55_19_fu_961_p2);

assign and_ln55_21_fu_1092_p2 = (select_ln55_3_reg_4316 & lshr_ln55_20_fu_1086_p2);

assign and_ln55_22_fu_1419_p2 = (select_ln55_6_reg_4401 & lshr_ln55_21_fu_1413_p2);

assign and_ln55_23_fu_1544_p2 = (select_ln55_9_reg_4434 & lshr_ln55_22_fu_1538_p2);

assign and_ln55_24_fu_1981_p2 = (select_ln55_12_reg_4539 & lshr_ln55_23_fu_1975_p2);

assign and_ln55_25_fu_2106_p2 = (select_ln55_15_reg_4572 & lshr_ln55_24_fu_2100_p2);

assign and_ln55_26_fu_2543_p2 = (select_ln55_18_reg_4689 & lshr_ln55_25_fu_2537_p2);

assign and_ln55_27_fu_2668_p2 = (select_ln55_21_reg_4722 & lshr_ln55_26_fu_2662_p2);

assign and_ln55_28_fu_3203_p2 = (select_ln55_24_reg_4839 & lshr_ln55_27_fu_3197_p2);

assign and_ln55_29_fu_3328_p2 = (select_ln55_27_reg_4872 & lshr_ln55_28_fu_3322_p2);

assign and_ln55_2_fu_1103_p2 = (icmp_ln55_6_fu_1097_p2 & icmp_ln55_5_fu_1071_p2);

assign and_ln55_3_fu_1123_p2 = (xor_ln55_1_fu_1117_p2 & bit_select30_i_1_reg_4334);

assign and_ln55_4_fu_1430_p2 = (icmp_ln55_9_fu_1398_p2 & icmp_ln55_10_fu_1424_p2);

assign and_ln55_5_fu_1450_p2 = (xor_ln55_2_fu_1444_p2 & bit_select30_i_2_reg_4419);

assign and_ln55_6_fu_1555_p2 = (icmp_ln55_14_fu_1549_p2 & icmp_ln55_13_fu_1523_p2);

assign and_ln55_7_fu_1575_p2 = (xor_ln55_3_fu_1569_p2 & bit_select30_i_3_reg_4452);

assign and_ln55_8_fu_1992_p2 = (icmp_ln55_18_fu_1986_p2 & icmp_ln55_17_fu_1960_p2);

assign and_ln55_9_fu_2012_p2 = (xor_ln55_4_fu_2006_p2 & bit_select30_i_4_reg_4557);

assign and_ln55_fu_978_p2 = (icmp_ln55_2_fu_972_p2 & icmp_ln55_1_fu_946_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state9_on_subcall_done = ((grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_done == 1'b0) | (grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_done == 1'b0));
end

assign bit_select30_i_1_fu_919_p3 = select_ln55_3_fu_862_p3[add_ln55_6_fu_913_p2];

assign bit_select30_i_2_fu_1238_p3 = select_ln55_6_fu_1181_p3[add_ln55_11_fu_1232_p2];

assign bit_select30_i_3_fu_1307_p3 = select_ln55_9_fu_1250_p3[add_ln55_16_fu_1301_p2];

assign bit_select30_i_4_fu_1690_p3 = select_ln55_12_fu_1633_p3[add_ln55_21_fu_1684_p2];

assign bit_select30_i_5_fu_1759_p3 = select_ln55_15_fu_1702_p3[add_ln55_26_fu_1753_p2];

assign bit_select30_i_6_fu_2252_p3 = select_ln55_18_fu_2195_p3[add_ln55_31_fu_2246_p2];

assign bit_select30_i_7_fu_2321_p3 = select_ln55_21_fu_2264_p3[add_ln55_36_fu_2315_p2];

assign bit_select30_i_8_fu_2814_p3 = select_ln55_24_fu_2757_p3[add_ln55_41_fu_2808_p2];

assign bit_select30_i_9_fu_2883_p3 = select_ln55_27_fu_2826_p3[add_ln55_46_fu_2877_p2];

assign bit_select30_i_fu_850_p3 = select_ln55_fu_793_p3[add_ln55_1_fu_844_p2];

assign bitcast_ln255_1_fu_2944_p1 = select_ln55_16_reg_4618;

assign bitcast_ln255_2_fu_3417_p1 = select_ln55_25_reg_4762;

assign bitcast_ln255_3_fu_3466_p1 = select_ln55_31_reg_4768;

assign bitcast_ln255_4_fu_3689_p1 = select_ln55_34_reg_4910;

assign bitcast_ln255_5_fu_3738_p1 = select_ln55_37_reg_4916;

assign bitcast_ln255_6_fu_3897_p1 = select_ln55_40_reg_4992;

assign bitcast_ln255_7_fu_3946_p1 = select_ln55_43_reg_4998;

assign bitcast_ln255_8_fu_3995_p1 = select_ln55_46_reg_5034;

assign bitcast_ln255_9_fu_4044_p1 = select_ln55_49_reg_5040;

assign bitcast_ln255_fu_2895_p1 = select_ln55_7_reg_4612;

assign bitcast_ln766_1_fu_1870_p1 = LD_1_fu_1866_p1;

assign bitcast_ln766_2_fu_2377_p1 = LD_2_fu_2373_p1;

assign bitcast_ln766_3_fu_2432_p1 = LD_3_fu_2428_p1;

assign bitcast_ln766_4_fu_3037_p1 = LD_4_fu_3033_p1;

assign bitcast_ln766_5_fu_3092_p1 = LD_5_fu_3088_p1;

assign bitcast_ln766_6_fu_3559_p1 = LD_6_fu_3555_p1;

assign bitcast_ln766_7_fu_3614_p1 = LD_7_fu_3610_p1;

assign bitcast_ln766_8_fu_3831_p1 = LD_8_fu_3827_p1;

assign bitcast_ln766_9_fu_3886_p1 = LD_9_fu_3882_p1;

assign bitcast_ln766_fu_1815_p1 = LD_fu_1811_p1;

assign grp_fu_4093_p2 = {{conv_i_i9171_reg_480}, {8'd0}};

assign grp_fu_526_p2 = (16'd0 - sum_q1);

assign grp_fu_540_p2 = (16'd0 - sum_q0);

assign grp_fu_564_p2 = ((reg_546 == 16'd0) ? 1'b1 : 1'b0);

assign grp_fu_570_p2 = ((reg_556 == 16'd0) ? 1'b1 : 1'b0);

assign grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_start = grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_ap_start_reg;

assign grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_start = grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498_ap_start_reg;

assign icmp_ln255_10_fu_3755_p2 = ((tmp_61_fu_3741_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln255_11_fu_3761_p2 = ((trunc_ln255_5_fu_3751_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_12_fu_3914_p2 = ((tmp_65_fu_3900_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln255_13_fu_3920_p2 = ((trunc_ln255_6_fu_3910_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_14_fu_3963_p2 = ((tmp_67_fu_3949_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln255_15_fu_3969_p2 = ((trunc_ln255_7_fu_3959_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_16_fu_4012_p2 = ((tmp_69_fu_3998_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln255_17_fu_4018_p2 = ((trunc_ln255_8_fu_4008_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_18_fu_4061_p2 = ((tmp_71_fu_4047_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln255_19_fu_4067_p2 = ((trunc_ln255_9_fu_4057_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_1_fu_2918_p2 = ((trunc_ln255_fu_2908_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_2_fu_2961_p2 = ((tmp_29_fu_2947_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln255_3_fu_2967_p2 = ((trunc_ln255_1_fu_2957_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_4_fu_3434_p2 = ((tmp_44_fu_3420_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln255_5_fu_3440_p2 = ((trunc_ln255_2_fu_3430_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_6_fu_3483_p2 = ((tmp_53_fu_3469_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln255_7_fu_3489_p2 = ((trunc_ln255_3_fu_3479_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_8_fu_3706_p2 = ((tmp_57_fu_3692_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln255_9_fu_3712_p2 = ((trunc_ln255_4_fu_3702_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_2912_p2 = ((tmp_4_fu_2898_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln27_1_fu_620_p2 = ((add_ln27_3_fu_614_p2 > 11'd1983) ? 1'b1 : 1'b0);

assign icmp_ln27_2_fu_668_p2 = ((indvars_iv18_fu_202 > 11'd1984) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_608_p2 = ((tile_fu_210 < 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_686_p2 = ((i_reg_457 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_762_p2 = ((add_ln45_fu_756_p2 == select_ln27_1_reg_4203) ? 1'b1 : 1'b0);

assign icmp_ln55_10_fu_1424_p2 = ((and_ln55_22_fu_1419_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_11_fu_1472_p2 = (($signed(add_ln55_10_fu_1383_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_13_fu_1523_p2 = (($signed(tmp_74_fu_1513_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_14_fu_1549_p2 = ((and_ln55_23_fu_1544_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_15_fu_1597_p2 = (($signed(add_ln55_15_fu_1508_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_17_fu_1960_p2 = (($signed(tmp_79_fu_1950_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_18_fu_1986_p2 = ((and_ln55_24_fu_1981_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_19_fu_2034_p2 = (($signed(add_ln55_20_fu_1945_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_946_p2 = (($signed(tmp_9_fu_936_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_21_fu_2085_p2 = (($signed(tmp_83_fu_2075_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_22_fu_2111_p2 = ((and_ln55_25_fu_2106_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_23_fu_2159_p2 = (($signed(add_ln55_25_fu_2070_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_25_fu_2522_p2 = (($signed(tmp_87_fu_2512_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_26_fu_2548_p2 = ((and_ln55_26_fu_2543_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_27_fu_2596_p2 = (($signed(add_ln55_30_fu_2507_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_29_fu_2647_p2 = (($signed(tmp_91_fu_2637_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_972_p2 = ((and_ln55_20_fu_967_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_30_fu_2673_p2 = ((and_ln55_27_fu_2668_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_31_fu_2721_p2 = (($signed(add_ln55_35_fu_2632_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_33_fu_3182_p2 = (($signed(tmp_95_fu_3172_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_34_fu_3208_p2 = ((and_ln55_28_fu_3203_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_35_fu_3256_p2 = (($signed(add_ln55_40_fu_3167_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_37_fu_3307_p2 = (($signed(tmp_99_fu_3297_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_38_fu_3333_p2 = ((and_ln55_29_fu_3328_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_39_fu_3381_p2 = (($signed(add_ln55_45_fu_3292_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_1020_p2 = (($signed(add_ln55_fu_931_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_1071_p2 = (($signed(tmp_21_fu_1061_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_1097_p2 = ((and_ln55_21_fu_1092_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_7_fu_1145_p2 = (($signed(add_ln55_5_fu_1056_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_9_fu_1398_p2 = (($signed(tmp_41_fu_1388_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign input_r_address0 = grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_r_address0;

assign input_r_ce0 = grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489_input_r_ce0;

assign lshr_ln55_10_fu_2174_p2 = zext_ln55_20_fu_2156_p1 >> zext_ln55_21_fu_2170_p1;

assign lshr_ln55_11_fu_2611_p2 = zext_ln55_24_fu_2593_p1 >> zext_ln55_25_fu_2607_p1;

assign lshr_ln55_13_fu_2736_p2 = zext_ln55_28_fu_2718_p1 >> zext_ln55_29_fu_2732_p1;

assign lshr_ln55_15_fu_3271_p2 = zext_ln55_32_fu_3253_p1 >> zext_ln55_33_fu_3267_p1;

assign lshr_ln55_17_fu_3396_p2 = zext_ln55_36_fu_3378_p1 >> zext_ln55_37_fu_3392_p1;

assign lshr_ln55_19_fu_961_p2 = 16'd65535 >> zext_ln55_50_fu_957_p1;

assign lshr_ln55_20_fu_1086_p2 = 16'd65535 >> zext_ln55_51_fu_1082_p1;

assign lshr_ln55_21_fu_1413_p2 = 16'd65535 >> zext_ln55_52_fu_1409_p1;

assign lshr_ln55_22_fu_1538_p2 = 16'd65535 >> zext_ln55_53_fu_1534_p1;

assign lshr_ln55_23_fu_1975_p2 = 16'd65535 >> zext_ln55_54_fu_1971_p1;

assign lshr_ln55_24_fu_2100_p2 = 16'd65535 >> zext_ln55_55_fu_2096_p1;

assign lshr_ln55_25_fu_2537_p2 = 16'd65535 >> zext_ln55_56_fu_2533_p1;

assign lshr_ln55_26_fu_2662_p2 = 16'd65535 >> zext_ln55_57_fu_2658_p1;

assign lshr_ln55_27_fu_3197_p2 = 16'd65535 >> zext_ln55_58_fu_3193_p1;

assign lshr_ln55_28_fu_3322_p2 = 16'd65535 >> zext_ln55_59_fu_3318_p1;

assign lshr_ln55_2_fu_1160_p2 = zext_ln55_4_fu_1142_p1 >> zext_ln55_5_fu_1156_p1;

assign lshr_ln55_4_fu_1487_p2 = zext_ln55_8_fu_1469_p1 >> zext_ln55_9_fu_1483_p1;

assign lshr_ln55_6_fu_1612_p2 = zext_ln55_12_fu_1594_p1 >> zext_ln55_13_fu_1608_p1;

assign lshr_ln55_8_fu_2049_p2 = zext_ln55_16_fu_2031_p1 >> zext_ln55_17_fu_2045_p1;

assign lshr_ln55_fu_1035_p2 = zext_ln55_fu_1017_p1 >> zext_ln55_1_fu_1031_p1;

assign or_ln255_1_fu_2973_p2 = (icmp_ln255_3_fu_2967_p2 | icmp_ln255_2_fu_2961_p2);

assign or_ln255_2_fu_3446_p2 = (icmp_ln255_5_fu_3440_p2 | icmp_ln255_4_fu_3434_p2);

assign or_ln255_3_fu_3495_p2 = (icmp_ln255_7_fu_3489_p2 | icmp_ln255_6_fu_3483_p2);

assign or_ln255_4_fu_3718_p2 = (icmp_ln255_9_fu_3712_p2 | icmp_ln255_8_fu_3706_p2);

assign or_ln255_5_fu_3767_p2 = (icmp_ln255_11_fu_3761_p2 | icmp_ln255_10_fu_3755_p2);

assign or_ln255_6_fu_3926_p2 = (icmp_ln255_13_fu_3920_p2 | icmp_ln255_12_fu_3914_p2);

assign or_ln255_7_fu_3975_p2 = (icmp_ln255_15_fu_3969_p2 | icmp_ln255_14_fu_3963_p2);

assign or_ln255_8_fu_4024_p2 = (icmp_ln255_17_fu_4018_p2 | icmp_ln255_16_fu_4012_p2);

assign or_ln255_9_fu_4073_p2 = (icmp_ln255_19_fu_4067_p2 | icmp_ln255_18_fu_4061_p2);

assign or_ln255_fu_2924_p2 = (icmp_ln255_fu_2912_p2 | icmp_ln255_1_fu_2918_p2);

assign or_ln55_10_fu_1003_p2 = (and_ln55_fu_978_p2 | and_ln55_1_fu_998_p2);

assign or_ln55_11_fu_1455_p2 = (and_ln55_5_fu_1450_p2 | and_ln55_4_fu_1430_p2);

assign or_ln55_12_fu_1580_p2 = (and_ln55_7_fu_1575_p2 | and_ln55_6_fu_1555_p2);

assign or_ln55_13_fu_2017_p2 = (and_ln55_9_fu_2012_p2 | and_ln55_8_fu_1992_p2);

assign or_ln55_14_fu_2142_p2 = (and_ln55_11_fu_2137_p2 | and_ln55_10_fu_2117_p2);

assign or_ln55_15_fu_2579_p2 = (and_ln55_13_fu_2574_p2 | and_ln55_12_fu_2554_p2);

assign or_ln55_16_fu_2704_p2 = (and_ln55_15_fu_2699_p2 | and_ln55_14_fu_2679_p2);

assign or_ln55_17_fu_3239_p2 = (and_ln55_17_fu_3234_p2 | and_ln55_16_fu_3214_p2);

assign or_ln55_18_fu_3364_p2 = (and_ln55_19_fu_3359_p2 | and_ln55_18_fu_3339_p2);

assign or_ln55_1_fu_1134_p3 = {{1'd0}, {or_ln55_fu_1128_p2}};

assign or_ln55_2_fu_1461_p3 = {{1'd0}, {or_ln55_11_fu_1455_p2}};

assign or_ln55_3_fu_1586_p3 = {{1'd0}, {or_ln55_12_fu_1580_p2}};

assign or_ln55_4_fu_2023_p3 = {{1'd0}, {or_ln55_13_fu_2017_p2}};

assign or_ln55_5_fu_2148_p3 = {{1'd0}, {or_ln55_14_fu_2142_p2}};

assign or_ln55_6_fu_2585_p3 = {{1'd0}, {or_ln55_15_fu_2579_p2}};

assign or_ln55_7_fu_2710_p3 = {{1'd0}, {or_ln55_16_fu_2704_p2}};

assign or_ln55_8_fu_3245_p3 = {{1'd0}, {or_ln55_17_fu_3239_p2}};

assign or_ln55_9_fu_3370_p3 = {{1'd0}, {or_ln55_18_fu_3364_p2}};

assign or_ln55_fu_1128_p2 = (and_ln55_3_fu_1123_p2 | and_ln55_2_fu_1103_p2);

assign or_ln_fu_1009_p3 = {{1'd0}, {or_ln55_10_fu_1003_p2}};

assign pi_assign_1_fu_1854_p5 = {{zext_ln55_41_fu_1826_p1[63:32]}, {tmp_24_fu_1847_p3}, {zext_ln55_41_fu_1826_p1[22:0]}};

assign pi_assign_2_fu_2361_p5 = {{zext_ln55_42_fu_2333_p1[63:32]}, {tmp_39_fu_2354_p3}, {zext_ln55_42_fu_2333_p1[22:0]}};

assign pi_assign_3_fu_2416_p5 = {{zext_ln55_43_fu_2388_p1[63:32]}, {tmp_52_fu_2409_p3}, {zext_ln55_43_fu_2388_p1[22:0]}};

assign pi_assign_4_fu_3021_p5 = {{zext_ln55_44_fu_2993_p1[63:32]}, {tmp_54_fu_3014_p3}, {zext_ln55_44_fu_2993_p1[22:0]}};

assign pi_assign_5_fu_3076_p5 = {{zext_ln55_45_fu_3048_p1[63:32]}, {tmp_56_fu_3069_p3}, {zext_ln55_45_fu_3048_p1[22:0]}};

assign pi_assign_6_fu_3543_p5 = {{zext_ln55_46_fu_3515_p1[63:32]}, {tmp_58_fu_3536_p3}, {zext_ln55_46_fu_3515_p1[22:0]}};

assign pi_assign_7_fu_3598_p5 = {{zext_ln55_47_fu_3570_p1[63:32]}, {tmp_60_fu_3591_p3}, {zext_ln55_47_fu_3570_p1[22:0]}};

assign pi_assign_8_fu_3815_p5 = {{zext_ln55_48_fu_3787_p1[63:32]}, {tmp_62_fu_3808_p3}, {zext_ln55_48_fu_3787_p1[22:0]}};

assign pi_assign_9_fu_3870_p5 = {{zext_ln55_49_fu_3842_p1[63:32]}, {tmp_64_fu_3863_p3}, {zext_ln55_49_fu_3842_p1[22:0]}};

assign pi_assign_fu_1799_p5 = {{zext_ln55_40_fu_1771_p1[63:32]}, {tmp_7_fu_1792_p3}, {zext_ln55_40_fu_1771_p1[22:0]}};

assign select_ln27_1_fu_678_p3 = ((icmp_ln27_2_fu_668_p2[0:0] == 1'b1) ? sub_ln27_1_fu_673_p2 : 10'd64);

assign select_ln27_fu_632_p3 = ((icmp_ln27_1_fu_620_p2[0:0] == 1'b1) ? sub_ln27_fu_626_p2 : 10'd64);

assign select_ln55_10_fu_1351_p3 = ((icmp_ln55_7_reg_4381[0:0] == 1'b1) ? lshr_ln55_2_reg_4386 : shl_ln55_1_reg_4391);

assign select_ln55_11_fu_3507_p3 = ((and_ln255_3_fu_3501_p2[0:0] == 1'b1) ? bitcast_ln255_3_fu_3466_p1 : 32'd0);

assign select_ln55_12_fu_1633_p3 = ((tmp_78_reg_4462[0:0] == 1'b1) ? reg_552 : reg_546);

assign select_ln55_13_fu_1829_p3 = ((tmp_31_reg_4489[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_14_fu_3730_p3 = ((and_ln255_4_fu_3724_p2[0:0] == 1'b1) ? bitcast_ln255_4_fu_3689_p1 : 32'd0);

assign select_ln55_15_fu_1702_p3 = ((tmp_82_reg_4468[0:0] == 1'b1) ? reg_560 : reg_556);

assign select_ln55_16_fu_1874_p3 = ((icmp_ln55_4_reg_4311[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_1_fu_1870_p1);

assign select_ln55_17_fu_3779_p3 = ((and_ln255_5_fu_3773_p2[0:0] == 1'b1) ? bitcast_ln255_5_fu_3738_p1 : 32'd0);

assign select_ln55_18_fu_2195_p3 = ((tmp_86_reg_4600[0:0] == 1'b1) ? reg_552 : reg_546);

assign select_ln55_19_fu_1881_p3 = ((icmp_ln55_11_reg_4499[0:0] == 1'b1) ? lshr_ln55_4_reg_4504 : shl_ln55_2_reg_4509);

assign select_ln55_1_fu_1319_p3 = ((icmp_ln55_3_reg_4361[0:0] == 1'b1) ? lshr_ln55_reg_4366 : shl_ln55_reg_4371);

assign select_ln55_20_fu_3938_p3 = ((and_ln255_6_fu_3932_p2[0:0] == 1'b1) ? bitcast_ln255_6_fu_3897_p1 : 32'd0);

assign select_ln55_21_fu_2264_p3 = ((tmp_90_reg_4606[0:0] == 1'b1) ? reg_560 : reg_556);

assign select_ln55_22_fu_2336_p3 = ((tmp_51_reg_4629[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_23_fu_3987_p3 = ((and_ln255_7_fu_3981_p2[0:0] == 1'b1) ? bitcast_ln255_7_fu_3946_p1 : 32'd0);

assign select_ln55_24_fu_2757_p3 = ((tmp_94_reg_4750[0:0] == 1'b1) ? reg_552 : reg_546);

assign select_ln55_25_fu_2381_p3 = ((icmp_ln55_8_reg_4396[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_2_fu_2377_p1);

assign select_ln55_26_fu_4036_p3 = ((and_ln255_8_fu_4030_p2[0:0] == 1'b1) ? bitcast_ln255_8_fu_3995_p1 : 32'd0);

assign select_ln55_27_fu_2826_p3 = ((tmp_98_reg_4756[0:0] == 1'b1) ? reg_560 : reg_556);

assign select_ln55_28_fu_1913_p3 = ((icmp_ln55_15_reg_4519[0:0] == 1'b1) ? lshr_ln55_6_reg_4524 : shl_ln55_3_reg_4529);

assign select_ln55_29_fu_4085_p3 = ((and_ln255_9_fu_4079_p2[0:0] == 1'b1) ? bitcast_ln255_9_fu_4044_p1 : 32'd0);

assign select_ln55_2_fu_2936_p3 = ((and_ln255_fu_2930_p2[0:0] == 1'b1) ? bitcast_ln255_fu_2895_p1 : 32'd0);

assign select_ln55_30_fu_2391_p3 = ((tmp_77_reg_4639[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_31_fu_2436_p3 = ((icmp_ln55_12_reg_4429[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_3_fu_2432_p1);

assign select_ln55_32_fu_2443_p3 = ((icmp_ln55_19_reg_4649[0:0] == 1'b1) ? lshr_ln55_8_reg_4654 : shl_ln55_4_reg_4659);

assign select_ln55_33_fu_2996_p3 = ((tmp_81_reg_4779[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_34_fu_3041_p3 = ((icmp_ln55_16_reg_4534[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_4_fu_3037_p1);

assign select_ln55_35_fu_2475_p3 = ((icmp_ln55_23_reg_4669[0:0] == 1'b1) ? lshr_ln55_10_reg_4674 : shl_ln55_5_reg_4679);

assign select_ln55_36_fu_3051_p3 = ((tmp_85_reg_4789[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_37_fu_3096_p3 = ((icmp_ln55_20_reg_4567[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_5_fu_3092_p1);

assign select_ln55_38_fu_3103_p3 = ((icmp_ln55_27_reg_4799[0:0] == 1'b1) ? lshr_ln55_11_reg_4804 : shl_ln55_6_reg_4809);

assign select_ln55_39_fu_3518_p3 = ((tmp_89_reg_4927[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_3_fu_862_p3 = ((tmp_19_reg_4272[0:0] == 1'b1) ? reg_560 : reg_556);

assign select_ln55_40_fu_3563_p3 = ((icmp_ln55_24_reg_4684[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_6_fu_3559_p1);

assign select_ln55_41_fu_3135_p3 = ((icmp_ln55_31_reg_4819[0:0] == 1'b1) ? lshr_ln55_13_reg_4824 : shl_ln55_7_reg_4829);

assign select_ln55_42_fu_3573_p3 = ((tmp_93_reg_4937[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_43_fu_3618_p3 = ((icmp_ln55_28_reg_4717[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_7_fu_3614_p1);

assign select_ln55_44_fu_3625_p3 = ((icmp_ln55_35_reg_4947[0:0] == 1'b1) ? lshr_ln55_15_reg_4952 : shl_ln55_8_reg_4957);

assign select_ln55_45_fu_3790_p3 = ((tmp_97_reg_5009[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_46_fu_3835_p3 = ((icmp_ln55_32_reg_4834[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_8_fu_3831_p1);

assign select_ln55_47_fu_3657_p3 = ((icmp_ln55_39_reg_4967[0:0] == 1'b1) ? lshr_ln55_17_reg_4972 : shl_ln55_9_reg_4977);

assign select_ln55_48_fu_3845_p3 = ((tmp_101_reg_5019[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_49_fu_3890_p3 = ((icmp_ln55_36_reg_4867[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_9_fu_3886_p1);

assign select_ln55_4_fu_1774_p3 = ((tmp_16_reg_4479[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln55_5_fu_2985_p3 = ((and_ln255_1_fu_2979_p2[0:0] == 1'b1) ? bitcast_ln255_1_fu_2944_p1 : 32'd0);

assign select_ln55_6_fu_1181_p3 = ((tmp_36_reg_4344[0:0] == 1'b1) ? reg_552 : reg_546);

assign select_ln55_7_fu_1819_p3 = ((icmp_ln55_reg_4278[0:0] == 1'b1) ? 32'd0 : bitcast_ln766_fu_1815_p1);

assign select_ln55_8_fu_3458_p3 = ((and_ln255_2_fu_3452_p2[0:0] == 1'b1) ? bitcast_ln255_2_fu_3417_p1 : 32'd0);

assign select_ln55_9_fu_1250_p3 = ((tmp_73_reg_4350[0:0] == 1'b1) ? reg_560 : reg_556);

assign select_ln55_fu_793_p3 = ((tmp_6_reg_4266[0:0] == 1'b1) ? reg_552 : reg_546);

assign sext_ln55_1_fu_887_p1 = $signed(tmp_8_fu_879_p3);

assign sext_ln55_2_fu_1206_p1 = $signed(tmp_13_fu_1198_p3);

assign sext_ln55_3_fu_1275_p1 = $signed(tmp_18_fu_1267_p3);

assign sext_ln55_4_fu_1658_p1 = $signed(tmp_23_fu_1650_p3);

assign sext_ln55_5_fu_1727_p1 = $signed(tmp_28_fu_1719_p3);

assign sext_ln55_6_fu_2220_p1 = $signed(tmp_33_fu_2212_p3);

assign sext_ln55_7_fu_2289_p1 = $signed(tmp_38_fu_2281_p3);

assign sext_ln55_8_fu_2782_p1 = $signed(tmp_43_fu_2774_p3);

assign sext_ln55_9_fu_2851_p1 = $signed(tmp_48_fu_2843_p3);

assign sext_ln55_fu_818_p1 = $signed(tmp_1_fu_810_p3);

assign shl_ln55_1_fu_1175_p2 = zext_ln55_4_fu_1142_p1 << zext_ln55_6_fu_1171_p1;

assign shl_ln55_2_fu_1502_p2 = zext_ln55_8_fu_1469_p1 << zext_ln55_10_fu_1498_p1;

assign shl_ln55_3_fu_1627_p2 = zext_ln55_12_fu_1594_p1 << zext_ln55_14_fu_1623_p1;

assign shl_ln55_4_fu_2064_p2 = zext_ln55_16_fu_2031_p1 << zext_ln55_18_fu_2060_p1;

assign shl_ln55_5_fu_2189_p2 = zext_ln55_20_fu_2156_p1 << zext_ln55_22_fu_2185_p1;

assign shl_ln55_6_fu_2626_p2 = zext_ln55_24_fu_2593_p1 << zext_ln55_26_fu_2622_p1;

assign shl_ln55_7_fu_2751_p2 = zext_ln55_28_fu_2718_p1 << zext_ln55_30_fu_2747_p1;

assign shl_ln55_8_fu_3286_p2 = zext_ln55_32_fu_3253_p1 << zext_ln55_34_fu_3282_p1;

assign shl_ln55_9_fu_3411_p2 = zext_ln55_36_fu_3378_p1 << zext_ln55_38_fu_3407_p1;

assign shl_ln55_fu_1050_p2 = zext_ln55_fu_1017_p1 << zext_ln55_2_fu_1046_p1;

assign sub_ln27_1_fu_673_p2 = (10'd0 - trunc_ln27_reg_4182);

assign sub_ln27_fu_626_p2 = ($signed(10'd783) - $signed(trunc_ln27_1_fu_604_p1));

assign sub_ln55_10_fu_1287_p2 = (32'd16 - tmp_20_fu_1279_p3);

assign sub_ln55_11_fu_1618_p2 = (32'd25 - sub_ln55_10_reg_4440);

assign sub_ln55_13_fu_1670_p2 = (32'd16 - tmp_25_fu_1662_p3);

assign sub_ln55_14_fu_2055_p2 = (32'd25 - sub_ln55_13_reg_4545);

assign sub_ln55_16_fu_1739_p2 = (32'd16 - tmp_30_fu_1731_p3);

assign sub_ln55_17_fu_2180_p2 = (32'd25 - sub_ln55_16_reg_4578);

assign sub_ln55_19_fu_2232_p2 = (32'd16 - tmp_35_fu_2224_p3);

assign sub_ln55_1_fu_830_p2 = (32'd16 - tmp_2_fu_822_p3);

assign sub_ln55_20_fu_2617_p2 = (32'd25 - sub_ln55_19_reg_4695);

assign sub_ln55_22_fu_2301_p2 = (32'd16 - tmp_40_fu_2293_p3);

assign sub_ln55_23_fu_2742_p2 = (32'd25 - sub_ln55_22_reg_4728);

assign sub_ln55_25_fu_2794_p2 = (32'd16 - tmp_45_fu_2786_p3);

assign sub_ln55_26_fu_3277_p2 = (32'd25 - sub_ln55_25_reg_4845);

assign sub_ln55_28_fu_2863_p2 = (32'd16 - tmp_50_fu_2855_p3);

assign sub_ln55_29_fu_3402_p2 = (32'd25 - sub_ln55_28_reg_4878);

assign sub_ln55_2_fu_1041_p2 = (32'd25 - sub_ln55_1_reg_4289);

assign sub_ln55_30_fu_1781_p2 = (8'd8 - trunc_ln55_2_reg_4306);

assign sub_ln55_31_fu_1836_p2 = (8'd8 - trunc_ln55_5_reg_4339);

assign sub_ln55_32_fu_2343_p2 = (8'd8 - trunc_ln55_8_reg_4424);

assign sub_ln55_33_fu_2398_p2 = (8'd8 - trunc_ln55_11_reg_4457);

assign sub_ln55_34_fu_3003_p2 = (8'd8 - trunc_ln55_14_reg_4562);

assign sub_ln55_35_fu_3058_p2 = (8'd8 - trunc_ln55_17_reg_4595);

assign sub_ln55_36_fu_3525_p2 = (8'd8 - trunc_ln55_20_reg_4712);

assign sub_ln55_37_fu_3580_p2 = (8'd8 - trunc_ln55_23_reg_4745);

assign sub_ln55_38_fu_3797_p2 = (8'd8 - trunc_ln55_26_reg_4862);

assign sub_ln55_39_fu_3852_p2 = (8'd8 - trunc_ln55_29_reg_4895);

assign sub_ln55_40_fu_952_p2 = ($signed(4'd9) - $signed(trunc_ln55_1_reg_4296));

assign sub_ln55_41_fu_1077_p2 = ($signed(4'd9) - $signed(trunc_ln55_4_reg_4329));

assign sub_ln55_42_fu_1404_p2 = ($signed(4'd9) - $signed(trunc_ln55_7_reg_4414));

assign sub_ln55_43_fu_1529_p2 = ($signed(4'd9) - $signed(trunc_ln55_10_reg_4447));

assign sub_ln55_44_fu_1966_p2 = ($signed(4'd9) - $signed(trunc_ln55_13_reg_4552));

assign sub_ln55_45_fu_2091_p2 = ($signed(4'd9) - $signed(trunc_ln55_16_reg_4585));

assign sub_ln55_46_fu_2528_p2 = ($signed(4'd9) - $signed(trunc_ln55_19_reg_4702));

assign sub_ln55_47_fu_2653_p2 = ($signed(4'd9) - $signed(trunc_ln55_22_reg_4735));

assign sub_ln55_48_fu_3188_p2 = ($signed(4'd9) - $signed(trunc_ln55_25_reg_4852));

assign sub_ln55_49_fu_3313_p2 = ($signed(4'd9) - $signed(trunc_ln55_28_reg_4885));

assign sub_ln55_4_fu_899_p2 = (32'd16 - tmp_10_fu_891_p3);

assign sub_ln55_5_fu_1166_p2 = (32'd25 - sub_ln55_4_reg_4322);

assign sub_ln55_7_fu_1218_p2 = (32'd16 - tmp_15_fu_1210_p3);

assign sub_ln55_8_fu_1493_p2 = (32'd25 - sub_ln55_7_reg_4407);

assign sum_addr_1_reg_4128 = 64'd1;

assign sum_addr_2_reg_4133 = 64'd2;

assign sum_addr_3_reg_4138 = 64'd3;

assign sum_addr_4_reg_4143 = 64'd4;

assign sum_addr_5_reg_4148 = 64'd5;

assign sum_addr_6_reg_4153 = 64'd6;

assign sum_addr_7_reg_4158 = 64'd7;

assign sum_addr_8_reg_4163 = 64'd8;

assign sum_addr_9_reg_4168 = 64'd9;

assign sum_addr_reg_4123 = 64'd0;

assign tmp_100_fu_3345_p3 = add_ln55_45_fu_3292_p2[32'd31];


always @ (sext_ln55_1_fu_887_p1) begin
    if (sext_ln55_1_fu_887_p1[0] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd0;
    end else if (sext_ln55_1_fu_887_p1[1] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd1;
    end else if (sext_ln55_1_fu_887_p1[2] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd2;
    end else if (sext_ln55_1_fu_887_p1[3] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd3;
    end else if (sext_ln55_1_fu_887_p1[4] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd4;
    end else if (sext_ln55_1_fu_887_p1[5] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd5;
    end else if (sext_ln55_1_fu_887_p1[6] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd6;
    end else if (sext_ln55_1_fu_887_p1[7] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd7;
    end else if (sext_ln55_1_fu_887_p1[8] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd8;
    end else if (sext_ln55_1_fu_887_p1[9] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd9;
    end else if (sext_ln55_1_fu_887_p1[10] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd10;
    end else if (sext_ln55_1_fu_887_p1[11] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd11;
    end else if (sext_ln55_1_fu_887_p1[12] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd12;
    end else if (sext_ln55_1_fu_887_p1[13] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd13;
    end else if (sext_ln55_1_fu_887_p1[14] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd14;
    end else if (sext_ln55_1_fu_887_p1[15] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd15;
    end else if (sext_ln55_1_fu_887_p1[16] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd16;
    end else if (sext_ln55_1_fu_887_p1[17] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd17;
    end else if (sext_ln55_1_fu_887_p1[18] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd18;
    end else if (sext_ln55_1_fu_887_p1[19] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd19;
    end else if (sext_ln55_1_fu_887_p1[20] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd20;
    end else if (sext_ln55_1_fu_887_p1[21] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd21;
    end else if (sext_ln55_1_fu_887_p1[22] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd22;
    end else if (sext_ln55_1_fu_887_p1[23] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd23;
    end else if (sext_ln55_1_fu_887_p1[24] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd24;
    end else if (sext_ln55_1_fu_887_p1[25] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd25;
    end else if (sext_ln55_1_fu_887_p1[26] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd26;
    end else if (sext_ln55_1_fu_887_p1[27] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd27;
    end else if (sext_ln55_1_fu_887_p1[28] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd28;
    end else if (sext_ln55_1_fu_887_p1[29] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd29;
    end else if (sext_ln55_1_fu_887_p1[30] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd30;
    end else if (sext_ln55_1_fu_887_p1[31] == 1'b1) begin
        tmp_10_fu_891_p3 = 32'd31;
    end else begin
        tmp_10_fu_891_p3 = 32'd32;
    end
end

assign tmp_11_fu_984_p3 = add_ln55_fu_931_p2[32'd31];

integer ap_tvar_int_0;

always @ (select_ln55_6_fu_1181_p3) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            tmp_12_fu_1188_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_12_fu_1188_p4[ap_tvar_int_0] = select_ln55_6_fu_1181_p3[15 - ap_tvar_int_0];
        end
    end
end

assign tmp_13_fu_1198_p3 = {{1'd1}, {tmp_12_fu_1188_p4}};


always @ (sext_ln55_2_fu_1206_p1) begin
    if (sext_ln55_2_fu_1206_p1[0] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd0;
    end else if (sext_ln55_2_fu_1206_p1[1] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd1;
    end else if (sext_ln55_2_fu_1206_p1[2] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd2;
    end else if (sext_ln55_2_fu_1206_p1[3] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd3;
    end else if (sext_ln55_2_fu_1206_p1[4] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd4;
    end else if (sext_ln55_2_fu_1206_p1[5] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd5;
    end else if (sext_ln55_2_fu_1206_p1[6] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd6;
    end else if (sext_ln55_2_fu_1206_p1[7] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd7;
    end else if (sext_ln55_2_fu_1206_p1[8] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd8;
    end else if (sext_ln55_2_fu_1206_p1[9] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd9;
    end else if (sext_ln55_2_fu_1206_p1[10] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd10;
    end else if (sext_ln55_2_fu_1206_p1[11] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd11;
    end else if (sext_ln55_2_fu_1206_p1[12] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd12;
    end else if (sext_ln55_2_fu_1206_p1[13] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd13;
    end else if (sext_ln55_2_fu_1206_p1[14] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd14;
    end else if (sext_ln55_2_fu_1206_p1[15] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd15;
    end else if (sext_ln55_2_fu_1206_p1[16] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd16;
    end else if (sext_ln55_2_fu_1206_p1[17] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd17;
    end else if (sext_ln55_2_fu_1206_p1[18] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd18;
    end else if (sext_ln55_2_fu_1206_p1[19] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd19;
    end else if (sext_ln55_2_fu_1206_p1[20] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd20;
    end else if (sext_ln55_2_fu_1206_p1[21] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd21;
    end else if (sext_ln55_2_fu_1206_p1[22] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd22;
    end else if (sext_ln55_2_fu_1206_p1[23] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd23;
    end else if (sext_ln55_2_fu_1206_p1[24] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd24;
    end else if (sext_ln55_2_fu_1206_p1[25] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd25;
    end else if (sext_ln55_2_fu_1206_p1[26] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd26;
    end else if (sext_ln55_2_fu_1206_p1[27] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd27;
    end else if (sext_ln55_2_fu_1206_p1[28] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd28;
    end else if (sext_ln55_2_fu_1206_p1[29] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd29;
    end else if (sext_ln55_2_fu_1206_p1[30] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd30;
    end else if (sext_ln55_2_fu_1206_p1[31] == 1'b1) begin
        tmp_15_fu_1210_p3 = 32'd31;
    end else begin
        tmp_15_fu_1210_p3 = 32'd32;
    end
end

integer ap_tvar_int_1;

always @ (select_ln55_9_fu_1250_p3) begin
    for (ap_tvar_int_1 = 16 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 15 - 0) begin
            tmp_17_fu_1257_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_17_fu_1257_p4[ap_tvar_int_1] = select_ln55_9_fu_1250_p3[15 - ap_tvar_int_1];
        end
    end
end

assign tmp_18_fu_1267_p3 = {{1'd1}, {tmp_17_fu_1257_p4}};

assign tmp_1_fu_810_p3 = {{1'd1}, {tmp_fu_800_p4}};


always @ (sext_ln55_3_fu_1275_p1) begin
    if (sext_ln55_3_fu_1275_p1[0] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd0;
    end else if (sext_ln55_3_fu_1275_p1[1] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd1;
    end else if (sext_ln55_3_fu_1275_p1[2] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd2;
    end else if (sext_ln55_3_fu_1275_p1[3] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd3;
    end else if (sext_ln55_3_fu_1275_p1[4] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd4;
    end else if (sext_ln55_3_fu_1275_p1[5] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd5;
    end else if (sext_ln55_3_fu_1275_p1[6] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd6;
    end else if (sext_ln55_3_fu_1275_p1[7] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd7;
    end else if (sext_ln55_3_fu_1275_p1[8] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd8;
    end else if (sext_ln55_3_fu_1275_p1[9] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd9;
    end else if (sext_ln55_3_fu_1275_p1[10] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd10;
    end else if (sext_ln55_3_fu_1275_p1[11] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd11;
    end else if (sext_ln55_3_fu_1275_p1[12] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd12;
    end else if (sext_ln55_3_fu_1275_p1[13] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd13;
    end else if (sext_ln55_3_fu_1275_p1[14] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd14;
    end else if (sext_ln55_3_fu_1275_p1[15] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd15;
    end else if (sext_ln55_3_fu_1275_p1[16] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd16;
    end else if (sext_ln55_3_fu_1275_p1[17] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd17;
    end else if (sext_ln55_3_fu_1275_p1[18] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd18;
    end else if (sext_ln55_3_fu_1275_p1[19] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd19;
    end else if (sext_ln55_3_fu_1275_p1[20] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd20;
    end else if (sext_ln55_3_fu_1275_p1[21] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd21;
    end else if (sext_ln55_3_fu_1275_p1[22] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd22;
    end else if (sext_ln55_3_fu_1275_p1[23] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd23;
    end else if (sext_ln55_3_fu_1275_p1[24] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd24;
    end else if (sext_ln55_3_fu_1275_p1[25] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd25;
    end else if (sext_ln55_3_fu_1275_p1[26] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd26;
    end else if (sext_ln55_3_fu_1275_p1[27] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd27;
    end else if (sext_ln55_3_fu_1275_p1[28] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd28;
    end else if (sext_ln55_3_fu_1275_p1[29] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd29;
    end else if (sext_ln55_3_fu_1275_p1[30] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd30;
    end else if (sext_ln55_3_fu_1275_p1[31] == 1'b1) begin
        tmp_20_fu_1279_p3 = 32'd31;
    end else begin
        tmp_20_fu_1279_p3 = 32'd32;
    end
end

assign tmp_21_fu_1061_p4 = {{add_ln55_5_fu_1056_p2[31:1]}};

integer ap_tvar_int_2;

always @ (select_ln55_12_fu_1633_p3) begin
    for (ap_tvar_int_2 = 16 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 15 - 0) begin
            tmp_22_fu_1640_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_22_fu_1640_p4[ap_tvar_int_2] = select_ln55_12_fu_1633_p3[15 - ap_tvar_int_2];
        end
    end
end

assign tmp_23_fu_1650_p3 = {{1'd1}, {tmp_22_fu_1640_p4}};

assign tmp_24_fu_1847_p3 = {{tmp_19_reg_4272}, {add_ln55_9_fu_1841_p2}};


always @ (sext_ln55_4_fu_1658_p1) begin
    if (sext_ln55_4_fu_1658_p1[0] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd0;
    end else if (sext_ln55_4_fu_1658_p1[1] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd1;
    end else if (sext_ln55_4_fu_1658_p1[2] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd2;
    end else if (sext_ln55_4_fu_1658_p1[3] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd3;
    end else if (sext_ln55_4_fu_1658_p1[4] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd4;
    end else if (sext_ln55_4_fu_1658_p1[5] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd5;
    end else if (sext_ln55_4_fu_1658_p1[6] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd6;
    end else if (sext_ln55_4_fu_1658_p1[7] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd7;
    end else if (sext_ln55_4_fu_1658_p1[8] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd8;
    end else if (sext_ln55_4_fu_1658_p1[9] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd9;
    end else if (sext_ln55_4_fu_1658_p1[10] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd10;
    end else if (sext_ln55_4_fu_1658_p1[11] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd11;
    end else if (sext_ln55_4_fu_1658_p1[12] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd12;
    end else if (sext_ln55_4_fu_1658_p1[13] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd13;
    end else if (sext_ln55_4_fu_1658_p1[14] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd14;
    end else if (sext_ln55_4_fu_1658_p1[15] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd15;
    end else if (sext_ln55_4_fu_1658_p1[16] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd16;
    end else if (sext_ln55_4_fu_1658_p1[17] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd17;
    end else if (sext_ln55_4_fu_1658_p1[18] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd18;
    end else if (sext_ln55_4_fu_1658_p1[19] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd19;
    end else if (sext_ln55_4_fu_1658_p1[20] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd20;
    end else if (sext_ln55_4_fu_1658_p1[21] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd21;
    end else if (sext_ln55_4_fu_1658_p1[22] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd22;
    end else if (sext_ln55_4_fu_1658_p1[23] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd23;
    end else if (sext_ln55_4_fu_1658_p1[24] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd24;
    end else if (sext_ln55_4_fu_1658_p1[25] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd25;
    end else if (sext_ln55_4_fu_1658_p1[26] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd26;
    end else if (sext_ln55_4_fu_1658_p1[27] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd27;
    end else if (sext_ln55_4_fu_1658_p1[28] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd28;
    end else if (sext_ln55_4_fu_1658_p1[29] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd29;
    end else if (sext_ln55_4_fu_1658_p1[30] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd30;
    end else if (sext_ln55_4_fu_1658_p1[31] == 1'b1) begin
        tmp_25_fu_1662_p3 = 32'd31;
    end else begin
        tmp_25_fu_1662_p3 = 32'd32;
    end
end

assign tmp_26_fu_1109_p3 = add_ln55_5_fu_1056_p2[32'd31];

integer ap_tvar_int_3;

always @ (select_ln55_15_fu_1702_p3) begin
    for (ap_tvar_int_3 = 16 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 15 - 0) begin
            tmp_27_fu_1709_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_27_fu_1709_p4[ap_tvar_int_3] = select_ln55_15_fu_1702_p3[15 - ap_tvar_int_3];
        end
    end
end

assign tmp_28_fu_1719_p3 = {{1'd1}, {tmp_27_fu_1709_p4}};

assign tmp_29_fu_2947_p4 = {{bitcast_ln255_1_fu_2944_p1[30:23]}};


always @ (sext_ln55_fu_818_p1) begin
    if (sext_ln55_fu_818_p1[0] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd0;
    end else if (sext_ln55_fu_818_p1[1] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd1;
    end else if (sext_ln55_fu_818_p1[2] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd2;
    end else if (sext_ln55_fu_818_p1[3] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd3;
    end else if (sext_ln55_fu_818_p1[4] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd4;
    end else if (sext_ln55_fu_818_p1[5] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd5;
    end else if (sext_ln55_fu_818_p1[6] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd6;
    end else if (sext_ln55_fu_818_p1[7] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd7;
    end else if (sext_ln55_fu_818_p1[8] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd8;
    end else if (sext_ln55_fu_818_p1[9] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd9;
    end else if (sext_ln55_fu_818_p1[10] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd10;
    end else if (sext_ln55_fu_818_p1[11] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd11;
    end else if (sext_ln55_fu_818_p1[12] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd12;
    end else if (sext_ln55_fu_818_p1[13] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd13;
    end else if (sext_ln55_fu_818_p1[14] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd14;
    end else if (sext_ln55_fu_818_p1[15] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd15;
    end else if (sext_ln55_fu_818_p1[16] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd16;
    end else if (sext_ln55_fu_818_p1[17] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd17;
    end else if (sext_ln55_fu_818_p1[18] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd18;
    end else if (sext_ln55_fu_818_p1[19] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd19;
    end else if (sext_ln55_fu_818_p1[20] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd20;
    end else if (sext_ln55_fu_818_p1[21] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd21;
    end else if (sext_ln55_fu_818_p1[22] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd22;
    end else if (sext_ln55_fu_818_p1[23] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd23;
    end else if (sext_ln55_fu_818_p1[24] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd24;
    end else if (sext_ln55_fu_818_p1[25] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd25;
    end else if (sext_ln55_fu_818_p1[26] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd26;
    end else if (sext_ln55_fu_818_p1[27] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd27;
    end else if (sext_ln55_fu_818_p1[28] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd28;
    end else if (sext_ln55_fu_818_p1[29] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd29;
    end else if (sext_ln55_fu_818_p1[30] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd30;
    end else if (sext_ln55_fu_818_p1[31] == 1'b1) begin
        tmp_2_fu_822_p3 = 32'd31;
    end else begin
        tmp_2_fu_822_p3 = 32'd32;
    end
end


always @ (sext_ln55_5_fu_1727_p1) begin
    if (sext_ln55_5_fu_1727_p1[0] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd0;
    end else if (sext_ln55_5_fu_1727_p1[1] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd1;
    end else if (sext_ln55_5_fu_1727_p1[2] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd2;
    end else if (sext_ln55_5_fu_1727_p1[3] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd3;
    end else if (sext_ln55_5_fu_1727_p1[4] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd4;
    end else if (sext_ln55_5_fu_1727_p1[5] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd5;
    end else if (sext_ln55_5_fu_1727_p1[6] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd6;
    end else if (sext_ln55_5_fu_1727_p1[7] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd7;
    end else if (sext_ln55_5_fu_1727_p1[8] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd8;
    end else if (sext_ln55_5_fu_1727_p1[9] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd9;
    end else if (sext_ln55_5_fu_1727_p1[10] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd10;
    end else if (sext_ln55_5_fu_1727_p1[11] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd11;
    end else if (sext_ln55_5_fu_1727_p1[12] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd12;
    end else if (sext_ln55_5_fu_1727_p1[13] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd13;
    end else if (sext_ln55_5_fu_1727_p1[14] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd14;
    end else if (sext_ln55_5_fu_1727_p1[15] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd15;
    end else if (sext_ln55_5_fu_1727_p1[16] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd16;
    end else if (sext_ln55_5_fu_1727_p1[17] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd17;
    end else if (sext_ln55_5_fu_1727_p1[18] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd18;
    end else if (sext_ln55_5_fu_1727_p1[19] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd19;
    end else if (sext_ln55_5_fu_1727_p1[20] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd20;
    end else if (sext_ln55_5_fu_1727_p1[21] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd21;
    end else if (sext_ln55_5_fu_1727_p1[22] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd22;
    end else if (sext_ln55_5_fu_1727_p1[23] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd23;
    end else if (sext_ln55_5_fu_1727_p1[24] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd24;
    end else if (sext_ln55_5_fu_1727_p1[25] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd25;
    end else if (sext_ln55_5_fu_1727_p1[26] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd26;
    end else if (sext_ln55_5_fu_1727_p1[27] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd27;
    end else if (sext_ln55_5_fu_1727_p1[28] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd28;
    end else if (sext_ln55_5_fu_1727_p1[29] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd29;
    end else if (sext_ln55_5_fu_1727_p1[30] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd30;
    end else if (sext_ln55_5_fu_1727_p1[31] == 1'b1) begin
        tmp_30_fu_1731_p3 = 32'd31;
    end else begin
        tmp_30_fu_1731_p3 = 32'd32;
    end
end

integer ap_tvar_int_4;

always @ (select_ln55_18_fu_2195_p3) begin
    for (ap_tvar_int_4 = 16 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 15 - 0) begin
            tmp_32_fu_2202_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_32_fu_2202_p4[ap_tvar_int_4] = select_ln55_18_fu_2195_p3[15 - ap_tvar_int_4];
        end
    end
end

assign tmp_33_fu_2212_p3 = {{1'd1}, {tmp_32_fu_2202_p4}};


always @ (sext_ln55_6_fu_2220_p1) begin
    if (sext_ln55_6_fu_2220_p1[0] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd0;
    end else if (sext_ln55_6_fu_2220_p1[1] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd1;
    end else if (sext_ln55_6_fu_2220_p1[2] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd2;
    end else if (sext_ln55_6_fu_2220_p1[3] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd3;
    end else if (sext_ln55_6_fu_2220_p1[4] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd4;
    end else if (sext_ln55_6_fu_2220_p1[5] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd5;
    end else if (sext_ln55_6_fu_2220_p1[6] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd6;
    end else if (sext_ln55_6_fu_2220_p1[7] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd7;
    end else if (sext_ln55_6_fu_2220_p1[8] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd8;
    end else if (sext_ln55_6_fu_2220_p1[9] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd9;
    end else if (sext_ln55_6_fu_2220_p1[10] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd10;
    end else if (sext_ln55_6_fu_2220_p1[11] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd11;
    end else if (sext_ln55_6_fu_2220_p1[12] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd12;
    end else if (sext_ln55_6_fu_2220_p1[13] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd13;
    end else if (sext_ln55_6_fu_2220_p1[14] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd14;
    end else if (sext_ln55_6_fu_2220_p1[15] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd15;
    end else if (sext_ln55_6_fu_2220_p1[16] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd16;
    end else if (sext_ln55_6_fu_2220_p1[17] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd17;
    end else if (sext_ln55_6_fu_2220_p1[18] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd18;
    end else if (sext_ln55_6_fu_2220_p1[19] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd19;
    end else if (sext_ln55_6_fu_2220_p1[20] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd20;
    end else if (sext_ln55_6_fu_2220_p1[21] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd21;
    end else if (sext_ln55_6_fu_2220_p1[22] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd22;
    end else if (sext_ln55_6_fu_2220_p1[23] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd23;
    end else if (sext_ln55_6_fu_2220_p1[24] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd24;
    end else if (sext_ln55_6_fu_2220_p1[25] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd25;
    end else if (sext_ln55_6_fu_2220_p1[26] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd26;
    end else if (sext_ln55_6_fu_2220_p1[27] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd27;
    end else if (sext_ln55_6_fu_2220_p1[28] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd28;
    end else if (sext_ln55_6_fu_2220_p1[29] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd29;
    end else if (sext_ln55_6_fu_2220_p1[30] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd30;
    end else if (sext_ln55_6_fu_2220_p1[31] == 1'b1) begin
        tmp_35_fu_2224_p3 = 32'd31;
    end else begin
        tmp_35_fu_2224_p3 = 32'd32;
    end
end

integer ap_tvar_int_5;

always @ (select_ln55_21_fu_2264_p3) begin
    for (ap_tvar_int_5 = 16 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 15 - 0) begin
            tmp_37_fu_2271_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            tmp_37_fu_2271_p4[ap_tvar_int_5] = select_ln55_21_fu_2264_p3[15 - ap_tvar_int_5];
        end
    end
end

assign tmp_38_fu_2281_p3 = {{1'd1}, {tmp_37_fu_2271_p4}};

assign tmp_39_fu_2354_p3 = {{tmp_36_reg_4344}, {add_ln55_14_fu_2348_p2}};

assign tmp_3_fu_651_p3 = {{select_ln27_reg_4190}, {1'd0}};


always @ (sext_ln55_7_fu_2289_p1) begin
    if (sext_ln55_7_fu_2289_p1[0] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd0;
    end else if (sext_ln55_7_fu_2289_p1[1] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd1;
    end else if (sext_ln55_7_fu_2289_p1[2] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd2;
    end else if (sext_ln55_7_fu_2289_p1[3] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd3;
    end else if (sext_ln55_7_fu_2289_p1[4] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd4;
    end else if (sext_ln55_7_fu_2289_p1[5] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd5;
    end else if (sext_ln55_7_fu_2289_p1[6] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd6;
    end else if (sext_ln55_7_fu_2289_p1[7] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd7;
    end else if (sext_ln55_7_fu_2289_p1[8] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd8;
    end else if (sext_ln55_7_fu_2289_p1[9] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd9;
    end else if (sext_ln55_7_fu_2289_p1[10] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd10;
    end else if (sext_ln55_7_fu_2289_p1[11] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd11;
    end else if (sext_ln55_7_fu_2289_p1[12] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd12;
    end else if (sext_ln55_7_fu_2289_p1[13] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd13;
    end else if (sext_ln55_7_fu_2289_p1[14] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd14;
    end else if (sext_ln55_7_fu_2289_p1[15] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd15;
    end else if (sext_ln55_7_fu_2289_p1[16] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd16;
    end else if (sext_ln55_7_fu_2289_p1[17] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd17;
    end else if (sext_ln55_7_fu_2289_p1[18] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd18;
    end else if (sext_ln55_7_fu_2289_p1[19] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd19;
    end else if (sext_ln55_7_fu_2289_p1[20] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd20;
    end else if (sext_ln55_7_fu_2289_p1[21] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd21;
    end else if (sext_ln55_7_fu_2289_p1[22] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd22;
    end else if (sext_ln55_7_fu_2289_p1[23] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd23;
    end else if (sext_ln55_7_fu_2289_p1[24] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd24;
    end else if (sext_ln55_7_fu_2289_p1[25] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd25;
    end else if (sext_ln55_7_fu_2289_p1[26] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd26;
    end else if (sext_ln55_7_fu_2289_p1[27] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd27;
    end else if (sext_ln55_7_fu_2289_p1[28] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd28;
    end else if (sext_ln55_7_fu_2289_p1[29] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd29;
    end else if (sext_ln55_7_fu_2289_p1[30] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd30;
    end else if (sext_ln55_7_fu_2289_p1[31] == 1'b1) begin
        tmp_40_fu_2293_p3 = 32'd31;
    end else begin
        tmp_40_fu_2293_p3 = 32'd32;
    end
end

assign tmp_41_fu_1388_p4 = {{add_ln55_10_fu_1383_p2[31:1]}};

integer ap_tvar_int_6;

always @ (select_ln55_24_fu_2757_p3) begin
    for (ap_tvar_int_6 = 16 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 15 - 0) begin
            tmp_42_fu_2764_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            tmp_42_fu_2764_p4[ap_tvar_int_6] = select_ln55_24_fu_2757_p3[15 - ap_tvar_int_6];
        end
    end
end

assign tmp_43_fu_2774_p3 = {{1'd1}, {tmp_42_fu_2764_p4}};

assign tmp_44_fu_3420_p4 = {{bitcast_ln255_2_fu_3417_p1[30:23]}};


always @ (sext_ln55_8_fu_2782_p1) begin
    if (sext_ln55_8_fu_2782_p1[0] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd0;
    end else if (sext_ln55_8_fu_2782_p1[1] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd1;
    end else if (sext_ln55_8_fu_2782_p1[2] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd2;
    end else if (sext_ln55_8_fu_2782_p1[3] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd3;
    end else if (sext_ln55_8_fu_2782_p1[4] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd4;
    end else if (sext_ln55_8_fu_2782_p1[5] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd5;
    end else if (sext_ln55_8_fu_2782_p1[6] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd6;
    end else if (sext_ln55_8_fu_2782_p1[7] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd7;
    end else if (sext_ln55_8_fu_2782_p1[8] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd8;
    end else if (sext_ln55_8_fu_2782_p1[9] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd9;
    end else if (sext_ln55_8_fu_2782_p1[10] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd10;
    end else if (sext_ln55_8_fu_2782_p1[11] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd11;
    end else if (sext_ln55_8_fu_2782_p1[12] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd12;
    end else if (sext_ln55_8_fu_2782_p1[13] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd13;
    end else if (sext_ln55_8_fu_2782_p1[14] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd14;
    end else if (sext_ln55_8_fu_2782_p1[15] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd15;
    end else if (sext_ln55_8_fu_2782_p1[16] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd16;
    end else if (sext_ln55_8_fu_2782_p1[17] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd17;
    end else if (sext_ln55_8_fu_2782_p1[18] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd18;
    end else if (sext_ln55_8_fu_2782_p1[19] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd19;
    end else if (sext_ln55_8_fu_2782_p1[20] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd20;
    end else if (sext_ln55_8_fu_2782_p1[21] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd21;
    end else if (sext_ln55_8_fu_2782_p1[22] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd22;
    end else if (sext_ln55_8_fu_2782_p1[23] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd23;
    end else if (sext_ln55_8_fu_2782_p1[24] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd24;
    end else if (sext_ln55_8_fu_2782_p1[25] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd25;
    end else if (sext_ln55_8_fu_2782_p1[26] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd26;
    end else if (sext_ln55_8_fu_2782_p1[27] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd27;
    end else if (sext_ln55_8_fu_2782_p1[28] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd28;
    end else if (sext_ln55_8_fu_2782_p1[29] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd29;
    end else if (sext_ln55_8_fu_2782_p1[30] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd30;
    end else if (sext_ln55_8_fu_2782_p1[31] == 1'b1) begin
        tmp_45_fu_2786_p3 = 32'd31;
    end else begin
        tmp_45_fu_2786_p3 = 32'd32;
    end
end

assign tmp_46_fu_1436_p3 = add_ln55_10_fu_1383_p2[32'd31];

integer ap_tvar_int_7;

always @ (select_ln55_27_fu_2826_p3) begin
    for (ap_tvar_int_7 = 16 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 15 - 0) begin
            tmp_47_fu_2833_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            tmp_47_fu_2833_p4[ap_tvar_int_7] = select_ln55_27_fu_2826_p3[15 - ap_tvar_int_7];
        end
    end
end

assign tmp_48_fu_2843_p3 = {{1'd1}, {tmp_47_fu_2833_p4}};

assign tmp_4_fu_2898_p4 = {{bitcast_ln255_fu_2895_p1[30:23]}};


always @ (sext_ln55_9_fu_2851_p1) begin
    if (sext_ln55_9_fu_2851_p1[0] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd0;
    end else if (sext_ln55_9_fu_2851_p1[1] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd1;
    end else if (sext_ln55_9_fu_2851_p1[2] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd2;
    end else if (sext_ln55_9_fu_2851_p1[3] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd3;
    end else if (sext_ln55_9_fu_2851_p1[4] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd4;
    end else if (sext_ln55_9_fu_2851_p1[5] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd5;
    end else if (sext_ln55_9_fu_2851_p1[6] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd6;
    end else if (sext_ln55_9_fu_2851_p1[7] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd7;
    end else if (sext_ln55_9_fu_2851_p1[8] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd8;
    end else if (sext_ln55_9_fu_2851_p1[9] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd9;
    end else if (sext_ln55_9_fu_2851_p1[10] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd10;
    end else if (sext_ln55_9_fu_2851_p1[11] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd11;
    end else if (sext_ln55_9_fu_2851_p1[12] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd12;
    end else if (sext_ln55_9_fu_2851_p1[13] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd13;
    end else if (sext_ln55_9_fu_2851_p1[14] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd14;
    end else if (sext_ln55_9_fu_2851_p1[15] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd15;
    end else if (sext_ln55_9_fu_2851_p1[16] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd16;
    end else if (sext_ln55_9_fu_2851_p1[17] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd17;
    end else if (sext_ln55_9_fu_2851_p1[18] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd18;
    end else if (sext_ln55_9_fu_2851_p1[19] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd19;
    end else if (sext_ln55_9_fu_2851_p1[20] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd20;
    end else if (sext_ln55_9_fu_2851_p1[21] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd21;
    end else if (sext_ln55_9_fu_2851_p1[22] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd22;
    end else if (sext_ln55_9_fu_2851_p1[23] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd23;
    end else if (sext_ln55_9_fu_2851_p1[24] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd24;
    end else if (sext_ln55_9_fu_2851_p1[25] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd25;
    end else if (sext_ln55_9_fu_2851_p1[26] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd26;
    end else if (sext_ln55_9_fu_2851_p1[27] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd27;
    end else if (sext_ln55_9_fu_2851_p1[28] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd28;
    end else if (sext_ln55_9_fu_2851_p1[29] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd29;
    end else if (sext_ln55_9_fu_2851_p1[30] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd30;
    end else if (sext_ln55_9_fu_2851_p1[31] == 1'b1) begin
        tmp_50_fu_2855_p3 = 32'd31;
    end else begin
        tmp_50_fu_2855_p3 = 32'd32;
    end
end

assign tmp_52_fu_2409_p3 = {{tmp_73_reg_4350}, {add_ln55_19_fu_2403_p2}};

assign tmp_53_fu_3469_p4 = {{bitcast_ln255_3_fu_3466_p1[30:23]}};

assign tmp_54_fu_3014_p3 = {{tmp_78_reg_4462}, {add_ln55_24_fu_3008_p2}};

assign tmp_56_fu_3069_p3 = {{tmp_82_reg_4468}, {add_ln55_29_fu_3063_p2}};

assign tmp_57_fu_3692_p4 = {{bitcast_ln255_4_fu_3689_p1[30:23]}};

assign tmp_58_fu_3536_p3 = {{tmp_86_reg_4600}, {add_ln55_34_fu_3530_p2}};

integer ap_tvar_int_8;

always @ (select_ln55_3_fu_862_p3) begin
    for (ap_tvar_int_8 = 16 - 1; ap_tvar_int_8 >= 0; ap_tvar_int_8 = ap_tvar_int_8 - 1) begin
        if (ap_tvar_int_8 > 15 - 0) begin
            tmp_5_fu_869_p4[ap_tvar_int_8] = 1'b0;
        end else begin
            tmp_5_fu_869_p4[ap_tvar_int_8] = select_ln55_3_fu_862_p3[15 - ap_tvar_int_8];
        end
    end
end

assign tmp_60_fu_3591_p3 = {{tmp_90_reg_4606}, {add_ln55_39_fu_3585_p2}};

assign tmp_61_fu_3741_p4 = {{bitcast_ln255_5_fu_3738_p1[30:23]}};

assign tmp_62_fu_3808_p3 = {{tmp_94_reg_4750}, {add_ln55_44_fu_3802_p2}};

assign tmp_64_fu_3863_p3 = {{tmp_98_reg_4756}, {add_ln55_49_fu_3857_p2}};

assign tmp_65_fu_3900_p4 = {{bitcast_ln255_6_fu_3897_p1[30:23]}};

assign tmp_67_fu_3949_p4 = {{bitcast_ln255_7_fu_3946_p1[30:23]}};

assign tmp_69_fu_3998_p4 = {{bitcast_ln255_8_fu_3995_p1[30:23]}};

assign tmp_71_fu_4047_p4 = {{bitcast_ln255_9_fu_4044_p1[30:23]}};

assign tmp_74_fu_1513_p4 = {{add_ln55_15_fu_1508_p2[31:1]}};

assign tmp_75_fu_1561_p3 = add_ln55_15_fu_1508_p2[32'd31];

assign tmp_76_fu_733_p3 = {{i_reg_457}, {6'd0}};

assign tmp_79_fu_1950_p4 = {{add_ln55_20_fu_1945_p2[31:1]}};

assign tmp_7_fu_1792_p3 = {{tmp_6_reg_4266}, {add_ln55_4_fu_1786_p2}};

assign tmp_80_fu_1998_p3 = add_ln55_20_fu_1945_p2[32'd31];

assign tmp_83_fu_2075_p4 = {{add_ln55_25_fu_2070_p2[31:1]}};

assign tmp_84_fu_2123_p3 = add_ln55_25_fu_2070_p2[32'd31];

assign tmp_87_fu_2512_p4 = {{add_ln55_30_fu_2507_p2[31:1]}};

assign tmp_88_fu_2560_p3 = add_ln55_30_fu_2507_p2[32'd31];

assign tmp_8_fu_879_p3 = {{1'd1}, {tmp_5_fu_869_p4}};

assign tmp_91_fu_2637_p4 = {{add_ln55_35_fu_2632_p2[31:1]}};

assign tmp_92_fu_2685_p3 = add_ln55_35_fu_2632_p2[32'd31];

assign tmp_95_fu_3172_p4 = {{add_ln55_40_fu_3167_p2[31:1]}};

assign tmp_96_fu_3220_p3 = add_ln55_40_fu_3167_p2[32'd31];

assign tmp_99_fu_3297_p4 = {{add_ln55_45_fu_3292_p2[31:1]}};

assign tmp_9_fu_936_p4 = {{add_ln55_fu_931_p2[31:1]}};

integer ap_tvar_int_9;

always @ (select_ln55_fu_793_p3) begin
    for (ap_tvar_int_9 = 16 - 1; ap_tvar_int_9 >= 0; ap_tvar_int_9 = ap_tvar_int_9 - 1) begin
        if (ap_tvar_int_9 > 15 - 0) begin
            tmp_fu_800_p4[ap_tvar_int_9] = 1'b0;
        end else begin
            tmp_fu_800_p4[ap_tvar_int_9] = select_ln55_fu_793_p3[15 - ap_tvar_int_9];
        end
    end
end

assign tmp_s_fu_640_p3 = {{select_ln27_reg_4190}, {3'd0}};

assign trunc_ln255_1_fu_2957_p1 = bitcast_ln255_1_fu_2944_p1[22:0];

assign trunc_ln255_2_fu_3430_p1 = bitcast_ln255_2_fu_3417_p1[22:0];

assign trunc_ln255_3_fu_3479_p1 = bitcast_ln255_3_fu_3466_p1[22:0];

assign trunc_ln255_4_fu_3702_p1 = bitcast_ln255_4_fu_3689_p1[22:0];

assign trunc_ln255_5_fu_3751_p1 = bitcast_ln255_5_fu_3738_p1[22:0];

assign trunc_ln255_6_fu_3910_p1 = bitcast_ln255_6_fu_3897_p1[22:0];

assign trunc_ln255_7_fu_3959_p1 = bitcast_ln255_7_fu_3946_p1[22:0];

assign trunc_ln255_8_fu_4008_p1 = bitcast_ln255_8_fu_3995_p1[22:0];

assign trunc_ln255_9_fu_4057_p1 = bitcast_ln255_9_fu_4044_p1[22:0];

assign trunc_ln255_fu_2908_p1 = bitcast_ln255_fu_2895_p1[22:0];

assign trunc_ln27_1_fu_604_p1 = indvars_iv26_fu_206[9:0];

assign trunc_ln27_fu_600_p1 = indvars_iv18_fu_202[9:0];

assign trunc_ln4_fu_783_p1 = grp_fu_4093_p3;

assign trunc_ln55_10_fu_1297_p1 = sub_ln55_10_fu_1287_p2[3:0];

assign trunc_ln55_11_fu_1315_p1 = tmp_20_fu_1279_p3[7:0];

assign trunc_ln55_12_fu_1676_p1 = sub_ln55_13_fu_1670_p2[15:0];

assign trunc_ln55_13_fu_1680_p1 = sub_ln55_13_fu_1670_p2[3:0];

assign trunc_ln55_14_fu_1698_p1 = tmp_25_fu_1662_p3[7:0];

assign trunc_ln55_15_fu_1745_p1 = sub_ln55_16_fu_1739_p2[15:0];

assign trunc_ln55_16_fu_1749_p1 = sub_ln55_16_fu_1739_p2[3:0];

assign trunc_ln55_17_fu_1767_p1 = tmp_30_fu_1731_p3[7:0];

assign trunc_ln55_18_fu_2238_p1 = sub_ln55_19_fu_2232_p2[15:0];

assign trunc_ln55_19_fu_2242_p1 = sub_ln55_19_fu_2232_p2[3:0];

assign trunc_ln55_1_fu_840_p1 = sub_ln55_1_fu_830_p2[3:0];

assign trunc_ln55_20_fu_2260_p1 = tmp_35_fu_2224_p3[7:0];

assign trunc_ln55_21_fu_2307_p1 = sub_ln55_22_fu_2301_p2[15:0];

assign trunc_ln55_22_fu_2311_p1 = sub_ln55_22_fu_2301_p2[3:0];

assign trunc_ln55_23_fu_2329_p1 = tmp_40_fu_2293_p3[7:0];

assign trunc_ln55_24_fu_2800_p1 = sub_ln55_25_fu_2794_p2[15:0];

assign trunc_ln55_25_fu_2804_p1 = sub_ln55_25_fu_2794_p2[3:0];

assign trunc_ln55_26_fu_2822_p1 = tmp_45_fu_2786_p3[7:0];

assign trunc_ln55_27_fu_2869_p1 = sub_ln55_28_fu_2863_p2[15:0];

assign trunc_ln55_28_fu_2873_p1 = sub_ln55_28_fu_2863_p2[3:0];

assign trunc_ln55_29_fu_2891_p1 = tmp_50_fu_2855_p3[7:0];

assign trunc_ln55_2_fu_858_p1 = tmp_2_fu_822_p3[7:0];

assign trunc_ln55_3_fu_905_p1 = sub_ln55_4_fu_899_p2[15:0];

assign trunc_ln55_4_fu_909_p1 = sub_ln55_4_fu_899_p2[3:0];

assign trunc_ln55_5_fu_927_p1 = tmp_10_fu_891_p3[7:0];

assign trunc_ln55_6_fu_1224_p1 = sub_ln55_7_fu_1218_p2[15:0];

assign trunc_ln55_7_fu_1228_p1 = sub_ln55_7_fu_1218_p2[3:0];

assign trunc_ln55_8_fu_1246_p1 = tmp_15_fu_1210_p3[7:0];

assign trunc_ln55_9_fu_1293_p1 = sub_ln55_10_fu_1287_p2[15:0];

assign trunc_ln55_fu_836_p1 = sub_ln55_1_fu_830_p2[15:0];

assign xor_ln55_1_fu_1117_p2 = (tmp_26_fu_1109_p3 ^ 1'd1);

assign xor_ln55_2_fu_1444_p2 = (tmp_46_fu_1436_p3 ^ 1'd1);

assign xor_ln55_3_fu_1569_p2 = (tmp_75_fu_1561_p3 ^ 1'd1);

assign xor_ln55_4_fu_2006_p2 = (tmp_80_fu_1998_p3 ^ 1'd1);

assign xor_ln55_5_fu_2131_p2 = (tmp_84_fu_2123_p3 ^ 1'd1);

assign xor_ln55_6_fu_2568_p2 = (tmp_88_fu_2560_p3 ^ 1'd1);

assign xor_ln55_7_fu_2693_p2 = (tmp_92_fu_2685_p3 ^ 1'd1);

assign xor_ln55_8_fu_3228_p2 = (tmp_96_fu_3220_p3 ^ 1'd1);

assign xor_ln55_9_fu_3353_p2 = (tmp_100_fu_3345_p3 ^ 1'd1);

assign xor_ln55_fu_992_p2 = (tmp_11_fu_984_p3 ^ 1'd1);

assign zext_ln35_1_fu_658_p1 = tmp_3_fu_651_p3;

assign zext_ln35_fu_647_p1 = tmp_s_fu_640_p3;

assign zext_ln43_fu_698_p1 = i_reg_457;

assign zext_ln47_1_fu_751_p1 = add_ln47_1_fu_746_p2;

assign zext_ln47_fu_741_p1 = j_1_reg_469;

assign zext_ln55_10_fu_1498_p1 = sub_ln55_8_fu_1493_p2;

assign zext_ln55_11_fu_1886_p1 = or_ln55_2_reg_4494;

assign zext_ln55_12_fu_1594_p1 = select_ln55_9_reg_4434;

assign zext_ln55_13_fu_1608_p1 = add_ln55_17_fu_1603_p2;

assign zext_ln55_14_fu_1623_p1 = sub_ln55_11_fu_1618_p2;

assign zext_ln55_15_fu_1918_p1 = or_ln55_3_reg_4514;

assign zext_ln55_16_fu_2031_p1 = select_ln55_12_reg_4539;

assign zext_ln55_17_fu_2045_p1 = add_ln55_22_fu_2040_p2;

assign zext_ln55_18_fu_2060_p1 = sub_ln55_14_fu_2055_p2;

assign zext_ln55_19_fu_2448_p1 = or_ln55_4_reg_4644;

assign zext_ln55_1_fu_1031_p1 = add_ln55_2_fu_1026_p2;

assign zext_ln55_20_fu_2156_p1 = select_ln55_15_reg_4572;

assign zext_ln55_21_fu_2170_p1 = add_ln55_27_fu_2165_p2;

assign zext_ln55_22_fu_2185_p1 = sub_ln55_17_fu_2180_p2;

assign zext_ln55_23_fu_2480_p1 = or_ln55_5_reg_4664;

assign zext_ln55_24_fu_2593_p1 = select_ln55_18_reg_4689;

assign zext_ln55_25_fu_2607_p1 = add_ln55_32_fu_2602_p2;

assign zext_ln55_26_fu_2622_p1 = sub_ln55_20_fu_2617_p2;

assign zext_ln55_27_fu_3108_p1 = or_ln55_6_reg_4794;

assign zext_ln55_28_fu_2718_p1 = select_ln55_21_reg_4722;

assign zext_ln55_29_fu_2732_p1 = add_ln55_37_fu_2727_p2;

assign zext_ln55_2_fu_1046_p1 = sub_ln55_2_fu_1041_p2;

assign zext_ln55_30_fu_2747_p1 = sub_ln55_23_fu_2742_p2;

assign zext_ln55_31_fu_3140_p1 = or_ln55_7_reg_4814;

assign zext_ln55_32_fu_3253_p1 = select_ln55_24_reg_4839;

assign zext_ln55_33_fu_3267_p1 = add_ln55_42_fu_3262_p2;

assign zext_ln55_34_fu_3282_p1 = sub_ln55_26_fu_3277_p2;

assign zext_ln55_35_fu_3630_p1 = or_ln55_8_reg_4942;

assign zext_ln55_36_fu_3378_p1 = select_ln55_27_reg_4872;

assign zext_ln55_37_fu_3392_p1 = add_ln55_47_fu_3387_p2;

assign zext_ln55_38_fu_3407_p1 = sub_ln55_29_fu_3402_p2;

assign zext_ln55_39_fu_3662_p1 = or_ln55_9_reg_4962;

assign zext_ln55_3_fu_1324_p1 = or_ln_reg_4356;

assign zext_ln55_40_fu_1771_p1 = lshr_ln55_1_reg_4474;

assign zext_ln55_41_fu_1826_p1 = lshr_ln55_3_reg_4484;

assign zext_ln55_42_fu_2333_p1 = lshr_ln55_5_reg_4624;

assign zext_ln55_43_fu_2388_p1 = lshr_ln55_7_reg_4634;

assign zext_ln55_44_fu_2993_p1 = lshr_ln55_9_reg_4774;

assign zext_ln55_45_fu_3048_p1 = lshr_ln55_s_reg_4784;

assign zext_ln55_46_fu_3515_p1 = lshr_ln55_12_reg_4922;

assign zext_ln55_47_fu_3570_p1 = lshr_ln55_14_reg_4932;

assign zext_ln55_48_fu_3787_p1 = lshr_ln55_16_reg_5004;

assign zext_ln55_49_fu_3842_p1 = lshr_ln55_18_reg_5014;

assign zext_ln55_4_fu_1142_p1 = select_ln55_3_reg_4316;

assign zext_ln55_50_fu_957_p1 = sub_ln55_40_fu_952_p2;

assign zext_ln55_51_fu_1082_p1 = sub_ln55_41_fu_1077_p2;

assign zext_ln55_52_fu_1409_p1 = sub_ln55_42_fu_1404_p2;

assign zext_ln55_53_fu_1534_p1 = sub_ln55_43_fu_1529_p2;

assign zext_ln55_54_fu_1971_p1 = sub_ln55_44_fu_1966_p2;

assign zext_ln55_55_fu_2096_p1 = sub_ln55_45_fu_2091_p2;

assign zext_ln55_56_fu_2533_p1 = sub_ln55_46_fu_2528_p2;

assign zext_ln55_57_fu_2658_p1 = sub_ln55_47_fu_2653_p2;

assign zext_ln55_58_fu_3193_p1 = sub_ln55_48_fu_3188_p2;

assign zext_ln55_59_fu_3318_p1 = sub_ln55_49_fu_3313_p2;

assign zext_ln55_5_fu_1156_p1 = add_ln55_7_fu_1151_p2;

assign zext_ln55_6_fu_1171_p1 = sub_ln55_5_fu_1166_p2;

assign zext_ln55_7_fu_1356_p1 = or_ln55_1_reg_4376;

assign zext_ln55_8_fu_1469_p1 = select_ln55_6_reg_4401;

assign zext_ln55_9_fu_1483_p1 = add_ln55_12_fu_1478_p2;

assign zext_ln55_fu_1017_p1 = select_ln55_reg_4283;

always @ (posedge ap_clk) begin
    add_ln35_1_reg_4198[0] <= 1'b0;
    tmp_76_reg_4222[5:0] <= 6'b000000;
    or_ln_reg_4356[1] <= 1'b0;
    or_ln55_1_reg_4376[1] <= 1'b0;
    or_ln55_2_reg_4494[1] <= 1'b0;
    or_ln55_3_reg_4514[1] <= 1'b0;
    or_ln55_4_reg_4644[1] <= 1'b0;
    or_ln55_5_reg_4664[1] <= 1'b0;
    or_ln55_6_reg_4794[1] <= 1'b0;
    or_ln55_7_reg_4814[1] <= 1'b0;
    or_ln55_8_reg_4942[1] <= 1'b0;
    or_ln55_9_reg_4962[1] <= 1'b0;
end

endmodule //mnist_inference
