Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monociclo_tb_behav xil_defaultlib.monociclo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_gen
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.pc_branch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.monociclo
Compiling module xil_defaultlib.monociclo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monociclo_tb_behav
