
DAC_SINEWAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006244  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08006418  08006418  00016418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006660  08006660  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006660  08006660  00016660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006668  08006668  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006668  08006668  00016668  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800666c  0800666c  0001666c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006670  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000120c  20000070  080066e0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000127c  080066e0  0002127c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f275  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002268  00000000  00000000  0002f315  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e00  00000000  00000000  00031580  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ce8  00000000  00000000  00032380  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022c01  00000000  00000000  00033068  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b2a7  00000000  00000000  00055c69  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d1bd5  00000000  00000000  00060f10  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00132ae5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000413c  00000000  00000000  00132b60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080063fc 	.word	0x080063fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080063fc 	.word	0x080063fc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c10:	f000 b972 	b.w	8000ef8 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9e08      	ldr	r6, [sp, #32]
 8000c32:	4604      	mov	r4, r0
 8000c34:	4688      	mov	r8, r1
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d14b      	bne.n	8000cd2 <__udivmoddi4+0xa6>
 8000c3a:	428a      	cmp	r2, r1
 8000c3c:	4615      	mov	r5, r2
 8000c3e:	d967      	bls.n	8000d10 <__udivmoddi4+0xe4>
 8000c40:	fab2 f282 	clz	r2, r2
 8000c44:	b14a      	cbz	r2, 8000c5a <__udivmoddi4+0x2e>
 8000c46:	f1c2 0720 	rsb	r7, r2, #32
 8000c4a:	fa01 f302 	lsl.w	r3, r1, r2
 8000c4e:	fa20 f707 	lsr.w	r7, r0, r7
 8000c52:	4095      	lsls	r5, r2
 8000c54:	ea47 0803 	orr.w	r8, r7, r3
 8000c58:	4094      	lsls	r4, r2
 8000c5a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5e:	0c23      	lsrs	r3, r4, #16
 8000c60:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c64:	fa1f fc85 	uxth.w	ip, r5
 8000c68:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c6c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c70:	fb07 f10c 	mul.w	r1, r7, ip
 8000c74:	4299      	cmp	r1, r3
 8000c76:	d909      	bls.n	8000c8c <__udivmoddi4+0x60>
 8000c78:	18eb      	adds	r3, r5, r3
 8000c7a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c7e:	f080 811b 	bcs.w	8000eb8 <__udivmoddi4+0x28c>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 8118 	bls.w	8000eb8 <__udivmoddi4+0x28c>
 8000c88:	3f02      	subs	r7, #2
 8000c8a:	442b      	add	r3, r5
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c94:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ca0:	45a4      	cmp	ip, r4
 8000ca2:	d909      	bls.n	8000cb8 <__udivmoddi4+0x8c>
 8000ca4:	192c      	adds	r4, r5, r4
 8000ca6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x290>
 8000cae:	45a4      	cmp	ip, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x290>
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	442c      	add	r4, r5
 8000cb8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cbc:	eba4 040c 	sub.w	r4, r4, ip
 8000cc0:	2700      	movs	r7, #0
 8000cc2:	b11e      	cbz	r6, 8000ccc <__udivmoddi4+0xa0>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c6 4300 	strd	r4, r3, [r6]
 8000ccc:	4639      	mov	r1, r7
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xbe>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	f000 80eb 	beq.w	8000eb2 <__udivmoddi4+0x286>
 8000cdc:	2700      	movs	r7, #0
 8000cde:	e9c6 0100 	strd	r0, r1, [r6]
 8000ce2:	4638      	mov	r0, r7
 8000ce4:	4639      	mov	r1, r7
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f783 	clz	r7, r3
 8000cee:	2f00      	cmp	r7, #0
 8000cf0:	d147      	bne.n	8000d82 <__udivmoddi4+0x156>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd0>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80fa 	bhi.w	8000ef0 <__udivmoddi4+0x2c4>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	4698      	mov	r8, r3
 8000d06:	2e00      	cmp	r6, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa0>
 8000d0a:	e9c6 4800 	strd	r4, r8, [r6]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xe8>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 808f 	bne.w	8000e3c <__udivmoddi4+0x210>
 8000d1e:	1b49      	subs	r1, r1, r5
 8000d20:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d24:	fa1f f885 	uxth.w	r8, r5
 8000d28:	2701      	movs	r7, #1
 8000d2a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d2e:	0c23      	lsrs	r3, r4, #16
 8000d30:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d38:	fb08 f10c 	mul.w	r1, r8, ip
 8000d3c:	4299      	cmp	r1, r3
 8000d3e:	d907      	bls.n	8000d50 <__udivmoddi4+0x124>
 8000d40:	18eb      	adds	r3, r5, r3
 8000d42:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x122>
 8000d48:	4299      	cmp	r1, r3
 8000d4a:	f200 80cd 	bhi.w	8000ee8 <__udivmoddi4+0x2bc>
 8000d4e:	4684      	mov	ip, r0
 8000d50:	1a59      	subs	r1, r3, r1
 8000d52:	b2a3      	uxth	r3, r4
 8000d54:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d58:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d5c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d60:	fb08 f800 	mul.w	r8, r8, r0
 8000d64:	45a0      	cmp	r8, r4
 8000d66:	d907      	bls.n	8000d78 <__udivmoddi4+0x14c>
 8000d68:	192c      	adds	r4, r5, r4
 8000d6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0x14a>
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	f200 80b6 	bhi.w	8000ee2 <__udivmoddi4+0x2b6>
 8000d76:	4618      	mov	r0, r3
 8000d78:	eba4 0408 	sub.w	r4, r4, r8
 8000d7c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d80:	e79f      	b.n	8000cc2 <__udivmoddi4+0x96>
 8000d82:	f1c7 0c20 	rsb	ip, r7, #32
 8000d86:	40bb      	lsls	r3, r7
 8000d88:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d8c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d90:	fa01 f407 	lsl.w	r4, r1, r7
 8000d94:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d98:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d9c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000da0:	4325      	orrs	r5, r4
 8000da2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000da6:	0c2c      	lsrs	r4, r5, #16
 8000da8:	fb08 3319 	mls	r3, r8, r9, r3
 8000dac:	fa1f fa8e 	uxth.w	sl, lr
 8000db0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000db4:	fb09 f40a 	mul.w	r4, r9, sl
 8000db8:	429c      	cmp	r4, r3
 8000dba:	fa02 f207 	lsl.w	r2, r2, r7
 8000dbe:	fa00 f107 	lsl.w	r1, r0, r7
 8000dc2:	d90b      	bls.n	8000ddc <__udivmoddi4+0x1b0>
 8000dc4:	eb1e 0303 	adds.w	r3, lr, r3
 8000dc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dcc:	f080 8087 	bcs.w	8000ede <__udivmoddi4+0x2b2>
 8000dd0:	429c      	cmp	r4, r3
 8000dd2:	f240 8084 	bls.w	8000ede <__udivmoddi4+0x2b2>
 8000dd6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dda:	4473      	add	r3, lr
 8000ddc:	1b1b      	subs	r3, r3, r4
 8000dde:	b2ad      	uxth	r5, r5
 8000de0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de4:	fb08 3310 	mls	r3, r8, r0, r3
 8000de8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dec:	fb00 fa0a 	mul.w	sl, r0, sl
 8000df0:	45a2      	cmp	sl, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1da>
 8000df4:	eb1e 0404 	adds.w	r4, lr, r4
 8000df8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfc:	d26b      	bcs.n	8000ed6 <__udivmoddi4+0x2aa>
 8000dfe:	45a2      	cmp	sl, r4
 8000e00:	d969      	bls.n	8000ed6 <__udivmoddi4+0x2aa>
 8000e02:	3802      	subs	r0, #2
 8000e04:	4474      	add	r4, lr
 8000e06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0e:	eba4 040a 	sub.w	r4, r4, sl
 8000e12:	454c      	cmp	r4, r9
 8000e14:	46c2      	mov	sl, r8
 8000e16:	464b      	mov	r3, r9
 8000e18:	d354      	bcc.n	8000ec4 <__udivmoddi4+0x298>
 8000e1a:	d051      	beq.n	8000ec0 <__udivmoddi4+0x294>
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d069      	beq.n	8000ef4 <__udivmoddi4+0x2c8>
 8000e20:	ebb1 050a 	subs.w	r5, r1, sl
 8000e24:	eb64 0403 	sbc.w	r4, r4, r3
 8000e28:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e2c:	40fd      	lsrs	r5, r7
 8000e2e:	40fc      	lsrs	r4, r7
 8000e30:	ea4c 0505 	orr.w	r5, ip, r5
 8000e34:	e9c6 5400 	strd	r5, r4, [r6]
 8000e38:	2700      	movs	r7, #0
 8000e3a:	e747      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000e3c:	f1c2 0320 	rsb	r3, r2, #32
 8000e40:	fa20 f703 	lsr.w	r7, r0, r3
 8000e44:	4095      	lsls	r5, r2
 8000e46:	fa01 f002 	lsl.w	r0, r1, r2
 8000e4a:	fa21 f303 	lsr.w	r3, r1, r3
 8000e4e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e52:	4338      	orrs	r0, r7
 8000e54:	0c01      	lsrs	r1, r0, #16
 8000e56:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e5a:	fa1f f885 	uxth.w	r8, r5
 8000e5e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e66:	fb07 f308 	mul.w	r3, r7, r8
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x256>
 8000e72:	1869      	adds	r1, r5, r1
 8000e74:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e78:	d22f      	bcs.n	8000eda <__udivmoddi4+0x2ae>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d92d      	bls.n	8000eda <__udivmoddi4+0x2ae>
 8000e7e:	3f02      	subs	r7, #2
 8000e80:	4429      	add	r1, r5
 8000e82:	1acb      	subs	r3, r1, r3
 8000e84:	b281      	uxth	r1, r0
 8000e86:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e8a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb00 f308 	mul.w	r3, r0, r8
 8000e96:	428b      	cmp	r3, r1
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x27e>
 8000e9a:	1869      	adds	r1, r5, r1
 8000e9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ea0:	d217      	bcs.n	8000ed2 <__udivmoddi4+0x2a6>
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	d915      	bls.n	8000ed2 <__udivmoddi4+0x2a6>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4429      	add	r1, r5
 8000eaa:	1ac9      	subs	r1, r1, r3
 8000eac:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eb0:	e73b      	b.n	8000d2a <__udivmoddi4+0xfe>
 8000eb2:	4637      	mov	r7, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e709      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000eb8:	4607      	mov	r7, r0
 8000eba:	e6e7      	b.n	8000c8c <__udivmoddi4+0x60>
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x8c>
 8000ec0:	4541      	cmp	r1, r8
 8000ec2:	d2ab      	bcs.n	8000e1c <__udivmoddi4+0x1f0>
 8000ec4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ec8:	eb69 020e 	sbc.w	r2, r9, lr
 8000ecc:	3801      	subs	r0, #1
 8000ece:	4613      	mov	r3, r2
 8000ed0:	e7a4      	b.n	8000e1c <__udivmoddi4+0x1f0>
 8000ed2:	4660      	mov	r0, ip
 8000ed4:	e7e9      	b.n	8000eaa <__udivmoddi4+0x27e>
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	e795      	b.n	8000e06 <__udivmoddi4+0x1da>
 8000eda:	4667      	mov	r7, ip
 8000edc:	e7d1      	b.n	8000e82 <__udivmoddi4+0x256>
 8000ede:	4681      	mov	r9, r0
 8000ee0:	e77c      	b.n	8000ddc <__udivmoddi4+0x1b0>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	442c      	add	r4, r5
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0x14c>
 8000ee8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eec:	442b      	add	r3, r5
 8000eee:	e72f      	b.n	8000d50 <__udivmoddi4+0x124>
 8000ef0:	4638      	mov	r0, r7
 8000ef2:	e708      	b.n	8000d06 <__udivmoddi4+0xda>
 8000ef4:	4637      	mov	r7, r6
 8000ef6:	e6e9      	b.n	8000ccc <__udivmoddi4+0xa0>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <initProgram>:
//General Program
//****************************************************************************************************************
bool mode = false;
bool midbit = false;

void initProgram() {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	initOUTData();
 8000f00:	f000 fa40 	bl	8001384 <initOUTData>
	if (mode) {
 8000f04:	4b0c      	ldr	r3, [pc, #48]	; (8000f38 <initProgram+0x3c>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d009      	beq.n	8000f20 <initProgram+0x24>
		htim2.Instance->ARR = TIM2_AUTORELOAD_TX;
 8000f0c:	4b0b      	ldr	r3, [pc, #44]	; (8000f3c <initProgram+0x40>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2264      	movs	r2, #100	; 0x64
 8000f12:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
 8000f14:	4b0a      	ldr	r3, [pc, #40]	; (8000f40 <initProgram+0x44>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f240 3241 	movw	r2, #833	; 0x341
 8000f1c:	62da      	str	r2, [r3, #44]	; 0x2c
	} else {
		htim2.Instance->ARR = TIM2_AUTORELOAD_RX;
		htim3.Instance->ARR = TIM3_AUTORELOAD_RX;
	}
}
 8000f1e:	e008      	b.n	8000f32 <initProgram+0x36>
		htim2.Instance->ARR = TIM2_AUTORELOAD_RX;
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <initProgram+0x40>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f242 7210 	movw	r2, #10000	; 0x2710
 8000f28:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_RX;
 8000f2a:	4b05      	ldr	r3, [pc, #20]	; (8000f40 <initProgram+0x44>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	22d1      	movs	r2, #209	; 0xd1
 8000f30:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	2000008c 	.word	0x2000008c
 8000f3c:	200011f4 	.word	0x200011f4
 8000f40:	20001074 	.word	0x20001074

08000f44 <toggleMode>:
void toggleMode() {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	mode = !mode;
 8000f48:	4b27      	ldr	r3, [pc, #156]	; (8000fe8 <toggleMode+0xa4>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	bf14      	ite	ne
 8000f50:	2301      	movne	r3, #1
 8000f52:	2300      	moveq	r3, #0
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	f083 0301 	eor.w	r3, r3, #1
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	f003 0301 	and.w	r3, r3, #1
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	4b21      	ldr	r3, [pc, #132]	; (8000fe8 <toggleMode+0xa4>)
 8000f64:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, mode);
 8000f66:	4b20      	ldr	r3, [pc, #128]	; (8000fe8 <toggleMode+0xa4>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	2120      	movs	r1, #32
 8000f6e:	481f      	ldr	r0, [pc, #124]	; (8000fec <toggleMode+0xa8>)
 8000f70:	f001 ffb6 	bl	8002ee0 <HAL_GPIO_WritePin>
	htim3.Instance->CNT = 0;
 8000f74:	4b1e      	ldr	r3, [pc, #120]	; (8000ff0 <toggleMode+0xac>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f82:	481a      	ldr	r0, [pc, #104]	; (8000fec <toggleMode+0xa8>)
 8000f84:	f001 ffac 	bl	8002ee0 <HAL_GPIO_WritePin>

	if (mode) {
 8000f88:	4b17      	ldr	r3, [pc, #92]	; (8000fe8 <toggleMode+0xa4>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d00f      	beq.n	8000fb0 <toggleMode+0x6c>
		//Shutdown RX
		HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8000f90:	2006      	movs	r0, #6
 8000f92:	f001 f814 	bl	8001fbe <HAL_NVIC_DisableIRQ>
		HAL_TIM_Base_Stop(&htim3);
 8000f96:	4816      	ldr	r0, [pc, #88]	; (8000ff0 <toggleMode+0xac>)
 8000f98:	f002 fd37 	bl	8003a0a <HAL_TIM_Base_Stop>

		//Init TX
		htim2.Instance->ARR = TIM2_AUTORELOAD_TX;
 8000f9c:	4b15      	ldr	r3, [pc, #84]	; (8000ff4 <toggleMode+0xb0>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2264      	movs	r2, #100	; 0x64
 8000fa2:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
 8000fa4:	4b12      	ldr	r3, [pc, #72]	; (8000ff0 <toggleMode+0xac>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f240 3241 	movw	r2, #833	; 0x341
 8000fac:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_NVIC_EnableIRQ(EXTI0_IRQn);
		htim2.Instance->ARR = TIM2_AUTORELOAD_RX;
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
		HAL_TIM_Base_Start_IT(&htim3);
	}
}
 8000fae:	e019      	b.n	8000fe4 <toggleMode+0xa0>
		midbit = false;
 8000fb0:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <toggleMode+0xb4>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	701a      	strb	r2, [r3, #0]
		HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4810      	ldr	r0, [pc, #64]	; (8000ffc <toggleMode+0xb8>)
 8000fba:	f001 f8eb 	bl	8002194 <HAL_DAC_Stop_DMA>
		HAL_TIM_Base_Stop(&htim3);
 8000fbe:	480c      	ldr	r0, [pc, #48]	; (8000ff0 <toggleMode+0xac>)
 8000fc0:	f002 fd23 	bl	8003a0a <HAL_TIM_Base_Stop>
		HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000fc4:	2006      	movs	r0, #6
 8000fc6:	f000 ffec 	bl	8001fa2 <HAL_NVIC_EnableIRQ>
		htim2.Instance->ARR = TIM2_AUTORELOAD_RX;
 8000fca:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <toggleMode+0xb0>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f242 7210 	movw	r2, #10000	; 0x2710
 8000fd2:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
 8000fd4:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <toggleMode+0xac>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f240 3241 	movw	r2, #833	; 0x341
 8000fdc:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_Base_Start_IT(&htim3);
 8000fde:	4804      	ldr	r0, [pc, #16]	; (8000ff0 <toggleMode+0xac>)
 8000fe0:	f002 fd3e 	bl	8003a60 <HAL_TIM_Base_Start_IT>
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	2000008c 	.word	0x2000008c
 8000fec:	40020000 	.word	0x40020000
 8000ff0:	20001074 	.word	0x20001074
 8000ff4:	200011f4 	.word	0x200011f4
 8000ff8:	2000008d 	.word	0x2000008d
 8000ffc:	200011dc 	.word	0x200011dc

08001000 <tx_rx>:
void tx_rx() {
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
	if (mode) {
 8001006:	4b16      	ldr	r3, [pc, #88]	; (8001060 <tx_rx+0x60>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d004      	beq.n	8001018 <tx_rx+0x18>
		bitToAudio(&bitStream[0], 10);
 800100e:	210a      	movs	r1, #10
 8001010:	4814      	ldr	r0, [pc, #80]	; (8001064 <tx_rx+0x64>)
 8001012:	f000 f92f 	bl	8001274 <bitToAudio>
			sprintf(uartData, "periodBuffer[%d] = %d\r\n", i,pertobit(periodBuffer[i]));
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
		}
	}

}
 8001016:	e01f      	b.n	8001058 <tx_rx+0x58>
		for(int i = 0;i<BUFFERSIZE;i++){
 8001018:	2300      	movs	r3, #0
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	e019      	b.n	8001052 <tx_rx+0x52>
			sprintf(uartData, "periodBuffer[%d] = %d\r\n", i,pertobit(periodBuffer[i]));
 800101e:	4a12      	ldr	r2, [pc, #72]	; (8001068 <tx_rx+0x68>)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001026:	4618      	mov	r0, r3
 8001028:	f000 f9c0 	bl	80013ac <pertobit>
 800102c:	4603      	mov	r3, r0
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	490e      	ldr	r1, [pc, #56]	; (800106c <tx_rx+0x6c>)
 8001032:	480f      	ldr	r0, [pc, #60]	; (8001070 <tx_rx+0x70>)
 8001034:	f003 fdc8 	bl	8004bc8 <siprintf>
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001038:	480d      	ldr	r0, [pc, #52]	; (8001070 <tx_rx+0x70>)
 800103a:	f7ff f8e9 	bl	8000210 <strlen>
 800103e:	4603      	mov	r3, r0
 8001040:	b29a      	uxth	r2, r3
 8001042:	230a      	movs	r3, #10
 8001044:	490a      	ldr	r1, [pc, #40]	; (8001070 <tx_rx+0x70>)
 8001046:	480b      	ldr	r0, [pc, #44]	; (8001074 <tx_rx+0x74>)
 8001048:	f003 f92d 	bl	80042a6 <HAL_UART_Transmit>
		for(int i = 0;i<BUFFERSIZE;i++){
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3301      	adds	r3, #1
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b31      	cmp	r3, #49	; 0x31
 8001056:	dde2      	ble.n	800101e <tx_rx+0x1e>
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	2000008c 	.word	0x2000008c
 8001064:	20000ef8 	.word	0x20000ef8
 8001068:	20001114 	.word	0x20001114
 800106c:	08006418 	.word	0x08006418
 8001070:	20000340 	.word	0x20000340
 8001074:	20001234 	.word	0x20001234

08001078 <Tim3IT>:
void Tim3IT() {
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
	if (mode) {
 800107c:	4b18      	ldr	r3, [pc, #96]	; (80010e0 <Tim3IT+0x68>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d007      	beq.n	8001094 <Tim3IT+0x1c>
		HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8001084:	2100      	movs	r1, #0
 8001086:	4817      	ldr	r0, [pc, #92]	; (80010e4 <Tim3IT+0x6c>)
 8001088:	f001 f884 	bl	8002194 <HAL_DAC_Stop_DMA>
		midbit = false;
 800108c:	4b16      	ldr	r3, [pc, #88]	; (80010e8 <Tim3IT+0x70>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
		periodFound = false;
		buffLoadCount++;
		if (buffLoadCount >= BUFFERSIZE)
			buffLoadCount = 0;
	}
}
 8001092:	e023      	b.n	80010dc <Tim3IT+0x64>
		if(periodFound)
 8001094:	4b15      	ldr	r3, [pc, #84]	; (80010ec <Tim3IT+0x74>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d008      	beq.n	80010ae <Tim3IT+0x36>
			periodBuffer[buffLoadCount] = period;
 800109c:	4b14      	ldr	r3, [pc, #80]	; (80010f0 <Tim3IT+0x78>)
 800109e:	881b      	ldrh	r3, [r3, #0]
 80010a0:	4619      	mov	r1, r3
 80010a2:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <Tim3IT+0x7c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a14      	ldr	r2, [pc, #80]	; (80010f8 <Tim3IT+0x80>)
 80010a8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80010ac:	e006      	b.n	80010bc <Tim3IT+0x44>
			periodBuffer[buffLoadCount] = 0;
 80010ae:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <Tim3IT+0x78>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	4619      	mov	r1, r3
 80010b4:	4b10      	ldr	r3, [pc, #64]	; (80010f8 <Tim3IT+0x80>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		periodFound = false;
 80010bc:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <Tim3IT+0x74>)
 80010be:	2200      	movs	r2, #0
 80010c0:	701a      	strb	r2, [r3, #0]
		buffLoadCount++;
 80010c2:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <Tim3IT+0x78>)
 80010c4:	881b      	ldrh	r3, [r3, #0]
 80010c6:	3301      	adds	r3, #1
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <Tim3IT+0x78>)
 80010cc:	801a      	strh	r2, [r3, #0]
		if (buffLoadCount >= BUFFERSIZE)
 80010ce:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <Tim3IT+0x78>)
 80010d0:	881b      	ldrh	r3, [r3, #0]
 80010d2:	2b31      	cmp	r3, #49	; 0x31
 80010d4:	d902      	bls.n	80010dc <Tim3IT+0x64>
			buffLoadCount = 0;
 80010d6:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <Tim3IT+0x78>)
 80010d8:	2200      	movs	r2, #0
 80010da:	801a      	strh	r2, [r3, #0]
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	2000008c 	.word	0x2000008c
 80010e4:	200011dc 	.word	0x200011dc
 80010e8:	2000008d 	.word	0x2000008d
 80010ec:	20000091 	.word	0x20000091
 80010f0:	2000008e 	.word	0x2000008e
 80010f4:	200011f0 	.word	0x200011f0
 80010f8:	20001114 	.word	0x20001114

080010fc <FreqCounterPinEXTI>:
void FreqCounterPinEXTI() {
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
	if (!first) {
 8001100:	4b0f      	ldr	r3, [pc, #60]	; (8001140 <FreqCounterPinEXTI+0x44>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	f083 0301 	eor.w	r3, r3, #1
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	d007      	beq.n	800111e <FreqCounterPinEXTI+0x22>
		htim2.Instance->CNT = 0;
 800110e:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <FreqCounterPinEXTI+0x48>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2200      	movs	r2, #0
 8001114:	625a      	str	r2, [r3, #36]	; 0x24
		first = true;
 8001116:	4b0a      	ldr	r3, [pc, #40]	; (8001140 <FreqCounterPinEXTI+0x44>)
 8001118:	2201      	movs	r2, #1
 800111a:	701a      	strb	r2, [r3, #0]
	} else {
		period = htim2.Instance->CNT;
		first = false;
		periodFound = true;
	}
}
 800111c:	e00a      	b.n	8001134 <FreqCounterPinEXTI+0x38>
		period = htim2.Instance->CNT;
 800111e:	4b09      	ldr	r3, [pc, #36]	; (8001144 <FreqCounterPinEXTI+0x48>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001124:	4a08      	ldr	r2, [pc, #32]	; (8001148 <FreqCounterPinEXTI+0x4c>)
 8001126:	6013      	str	r3, [r2, #0]
		first = false;
 8001128:	4b05      	ldr	r3, [pc, #20]	; (8001140 <FreqCounterPinEXTI+0x44>)
 800112a:	2200      	movs	r2, #0
 800112c:	701a      	strb	r2, [r3, #0]
		periodFound = true;
 800112e:	4b07      	ldr	r3, [pc, #28]	; (800114c <FreqCounterPinEXTI+0x50>)
 8001130:	2201      	movs	r2, #1
 8001132:	701a      	strb	r2, [r3, #0]
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	20000090 	.word	0x20000090
 8001144:	200011f4 	.word	0x200011f4
 8001148:	200011f0 	.word	0x200011f0
 800114c:	20000091 	.word	0x20000091

08001150 <edit_sineval>:


uint32_t lowFrequency[2*LOWF_SAMP];
uint32_t highFrequency[2*HIGHF_SAMP];

void edit_sineval(uint32_t *sinArray, int arraySize, int waves) {
 8001150:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001154:	b086      	sub	sp, #24
 8001156:	af00      	add	r7, sp, #0
 8001158:	60f8      	str	r0, [r7, #12]
 800115a:	60b9      	str	r1, [r7, #8]
 800115c:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < arraySize; i++) {
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	e073      	b.n	800124c <edit_sineval+0xfc>
		//formula in DAC Document
		sinArray[i] = (sin((i+(.75*arraySize*waves)) * 2 * PI / arraySize * waves)+1) * (OUT_AMPL / 4);
 8001164:	6978      	ldr	r0, [r7, #20]
 8001166:	f7ff f9fd 	bl	8000564 <__aeabi_i2d>
 800116a:	4604      	mov	r4, r0
 800116c:	460d      	mov	r5, r1
 800116e:	68b8      	ldr	r0, [r7, #8]
 8001170:	f7ff f9f8 	bl	8000564 <__aeabi_i2d>
 8001174:	f04f 0200 	mov.w	r2, #0
 8001178:	4b3b      	ldr	r3, [pc, #236]	; (8001268 <edit_sineval+0x118>)
 800117a:	f7ff fa5d 	bl	8000638 <__aeabi_dmul>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	4690      	mov	r8, r2
 8001184:	4699      	mov	r9, r3
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff f9ec 	bl	8000564 <__aeabi_i2d>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4640      	mov	r0, r8
 8001192:	4649      	mov	r1, r9
 8001194:	f7ff fa50 	bl	8000638 <__aeabi_dmul>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4620      	mov	r0, r4
 800119e:	4629      	mov	r1, r5
 80011a0:	f7ff f894 	bl	80002cc <__adddf3>
 80011a4:	4603      	mov	r3, r0
 80011a6:	460c      	mov	r4, r1
 80011a8:	4618      	mov	r0, r3
 80011aa:	4621      	mov	r1, r4
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	f7ff f88c 	bl	80002cc <__adddf3>
 80011b4:	4603      	mov	r3, r0
 80011b6:	460c      	mov	r4, r1
 80011b8:	4618      	mov	r0, r3
 80011ba:	4621      	mov	r1, r4
 80011bc:	a328      	add	r3, pc, #160	; (adr r3, 8001260 <edit_sineval+0x110>)
 80011be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c2:	f7ff fa39 	bl	8000638 <__aeabi_dmul>
 80011c6:	4603      	mov	r3, r0
 80011c8:	460c      	mov	r4, r1
 80011ca:	4625      	mov	r5, r4
 80011cc:	461c      	mov	r4, r3
 80011ce:	68b8      	ldr	r0, [r7, #8]
 80011d0:	f7ff f9c8 	bl	8000564 <__aeabi_i2d>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4620      	mov	r0, r4
 80011da:	4629      	mov	r1, r5
 80011dc:	f7ff fb56 	bl	800088c <__aeabi_ddiv>
 80011e0:	4603      	mov	r3, r0
 80011e2:	460c      	mov	r4, r1
 80011e4:	4625      	mov	r5, r4
 80011e6:	461c      	mov	r4, r3
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff f9bb 	bl	8000564 <__aeabi_i2d>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	4620      	mov	r0, r4
 80011f4:	4629      	mov	r1, r5
 80011f6:	f7ff fa1f 	bl	8000638 <__aeabi_dmul>
 80011fa:	4603      	mov	r3, r0
 80011fc:	460c      	mov	r4, r1
 80011fe:	ec44 3b17 	vmov	d7, r3, r4
 8001202:	eeb0 0a47 	vmov.f32	s0, s14
 8001206:	eef0 0a67 	vmov.f32	s1, s15
 800120a:	f004 f8e5 	bl	80053d8 <sin>
 800120e:	ec51 0b10 	vmov	r0, r1, d0
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	4b15      	ldr	r3, [pc, #84]	; (800126c <edit_sineval+0x11c>)
 8001218:	f7ff f858 	bl	80002cc <__adddf3>
 800121c:	4603      	mov	r3, r0
 800121e:	460c      	mov	r4, r1
 8001220:	4618      	mov	r0, r3
 8001222:	4621      	mov	r1, r4
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	4b11      	ldr	r3, [pc, #68]	; (8001270 <edit_sineval+0x120>)
 800122a:	f7ff fa05 	bl	8000638 <__aeabi_dmul>
 800122e:	4603      	mov	r3, r0
 8001230:	460c      	mov	r4, r1
 8001232:	4618      	mov	r0, r3
 8001234:	4621      	mov	r1, r4
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	68fa      	ldr	r2, [r7, #12]
 800123c:	18d4      	adds	r4, r2, r3
 800123e:	f7ff fcbd 	bl	8000bbc <__aeabi_d2uiz>
 8001242:	4603      	mov	r3, r0
 8001244:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < arraySize; i++) {
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	3301      	adds	r3, #1
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	697a      	ldr	r2, [r7, #20]
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	429a      	cmp	r2, r3
 8001252:	db87      	blt.n	8001164 <edit_sineval+0x14>
	}
}
 8001254:	bf00      	nop
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800125e:	bf00      	nop
 8001260:	4d12d84a 	.word	0x4d12d84a
 8001264:	400921fb 	.word	0x400921fb
 8001268:	3fe80000 	.word	0x3fe80000
 800126c:	3ff00000 	.word	0x3ff00000
 8001270:	40900000 	.word	0x40900000

08001274 <bitToAudio>:
void bitToAudio(bool *bitStream, int arraySize) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af02      	add	r7, sp, #8
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < arraySize; i++) {
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	e03f      	b.n	8001304 <bitToAudio+0x90>
		if (bitStream[i]){
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d018      	beq.n	80012c2 <bitToAudio+0x4e>
			htim3.Instance->CNT = 0;
 8001290:	4b22      	ldr	r3, [pc, #136]	; (800131c <bitToAudio+0xa8>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2200      	movs	r2, #0
 8001296:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, highFrequency, HIGHF_SAMP,DAC_ALIGN_12B_R);
 8001298:	2300      	movs	r3, #0
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	232e      	movs	r3, #46	; 0x2e
 800129e:	4a20      	ldr	r2, [pc, #128]	; (8001320 <bitToAudio+0xac>)
 80012a0:	2100      	movs	r1, #0
 80012a2:	4820      	ldr	r0, [pc, #128]	; (8001324 <bitToAudio+0xb0>)
 80012a4:	f000 fec8 	bl	8002038 <HAL_DAC_Start_DMA>
			HAL_TIM_Base_Start_IT(&htim3);
 80012a8:	481c      	ldr	r0, [pc, #112]	; (800131c <bitToAudio+0xa8>)
 80012aa:	f002 fbd9 	bl	8003a60 <HAL_TIM_Base_Start_IT>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
 80012ae:	2201      	movs	r2, #1
 80012b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012b4:	481c      	ldr	r0, [pc, #112]	; (8001328 <bitToAudio+0xb4>)
 80012b6:	f001 fe13 	bl	8002ee0 <HAL_GPIO_WritePin>
			midbit = true;
 80012ba:	4b1c      	ldr	r3, [pc, #112]	; (800132c <bitToAudio+0xb8>)
 80012bc:	2201      	movs	r2, #1
 80012be:	701a      	strb	r2, [r3, #0]
 80012c0:	e019      	b.n	80012f6 <bitToAudio+0x82>
		}
		else{
			htim3.Instance->CNT = 0;
 80012c2:	4b16      	ldr	r3, [pc, #88]	; (800131c <bitToAudio+0xa8>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2200      	movs	r2, #0
 80012c8:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, lowFrequency, LOWF_SAMP,DAC_ALIGN_12B_R);
 80012ca:	2300      	movs	r3, #0
 80012cc:	9300      	str	r3, [sp, #0]
 80012ce:	2354      	movs	r3, #84	; 0x54
 80012d0:	4a17      	ldr	r2, [pc, #92]	; (8001330 <bitToAudio+0xbc>)
 80012d2:	2100      	movs	r1, #0
 80012d4:	4813      	ldr	r0, [pc, #76]	; (8001324 <bitToAudio+0xb0>)
 80012d6:	f000 feaf 	bl	8002038 <HAL_DAC_Start_DMA>
			HAL_TIM_Base_Start_IT(&htim3);
 80012da:	4810      	ldr	r0, [pc, #64]	; (800131c <bitToAudio+0xa8>)
 80012dc:	f002 fbc0 	bl	8003a60 <HAL_TIM_Base_Start_IT>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 80012e0:	2200      	movs	r2, #0
 80012e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012e6:	4810      	ldr	r0, [pc, #64]	; (8001328 <bitToAudio+0xb4>)
 80012e8:	f001 fdfa 	bl	8002ee0 <HAL_GPIO_WritePin>
			midbit = true;
 80012ec:	4b0f      	ldr	r3, [pc, #60]	; (800132c <bitToAudio+0xb8>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
		}

		while(midbit) __NOP();		//Just wait for timer3 IT to go off.
 80012f2:	e000      	b.n	80012f6 <bitToAudio+0x82>
 80012f4:	bf00      	nop
 80012f6:	4b0d      	ldr	r3, [pc, #52]	; (800132c <bitToAudio+0xb8>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1fa      	bne.n	80012f4 <bitToAudio+0x80>
	for (int i = 0; i < arraySize; i++) {
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	3301      	adds	r3, #1
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	429a      	cmp	r2, r3
 800130a:	dbbb      	blt.n	8001284 <bitToAudio+0x10>
	}
	HAL_TIM_Base_Stop(&htim3);
 800130c:	4803      	ldr	r0, [pc, #12]	; (800131c <bitToAudio+0xa8>)
 800130e:	f002 fb7c 	bl	8003a0a <HAL_TIM_Base_Stop>
}
 8001312:	bf00      	nop
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20001074 	.word	0x20001074
 8001320:	20000f04 	.word	0x20000f04
 8001324:	200011dc 	.word	0x200011dc
 8001328:	40020000 	.word	0x40020000
 800132c:	2000008d 	.word	0x2000008d
 8001330:	200000a0 	.word	0x200000a0

08001334 <generateBitstream>:
void generateBitstream() {
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
	bitStream[0] = 1;
 8001338:	4b11      	ldr	r3, [pc, #68]	; (8001380 <generateBitstream+0x4c>)
 800133a:	2201      	movs	r2, #1
 800133c:	701a      	strb	r2, [r3, #0]
	bitStream[1] = 0;
 800133e:	4b10      	ldr	r3, [pc, #64]	; (8001380 <generateBitstream+0x4c>)
 8001340:	2200      	movs	r2, #0
 8001342:	705a      	strb	r2, [r3, #1]
	bitStream[2] = 1;
 8001344:	4b0e      	ldr	r3, [pc, #56]	; (8001380 <generateBitstream+0x4c>)
 8001346:	2201      	movs	r2, #1
 8001348:	709a      	strb	r2, [r3, #2]
	bitStream[3] = 0;
 800134a:	4b0d      	ldr	r3, [pc, #52]	; (8001380 <generateBitstream+0x4c>)
 800134c:	2200      	movs	r2, #0
 800134e:	70da      	strb	r2, [r3, #3]
	bitStream[4] = 0;
 8001350:	4b0b      	ldr	r3, [pc, #44]	; (8001380 <generateBitstream+0x4c>)
 8001352:	2200      	movs	r2, #0
 8001354:	711a      	strb	r2, [r3, #4]
	bitStream[5] = 0;
 8001356:	4b0a      	ldr	r3, [pc, #40]	; (8001380 <generateBitstream+0x4c>)
 8001358:	2200      	movs	r2, #0
 800135a:	715a      	strb	r2, [r3, #5]
	bitStream[6] = 1;
 800135c:	4b08      	ldr	r3, [pc, #32]	; (8001380 <generateBitstream+0x4c>)
 800135e:	2201      	movs	r2, #1
 8001360:	719a      	strb	r2, [r3, #6]
	bitStream[7] = 0;
 8001362:	4b07      	ldr	r3, [pc, #28]	; (8001380 <generateBitstream+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	71da      	strb	r2, [r3, #7]
	bitStream[8] = 1;
 8001368:	4b05      	ldr	r3, [pc, #20]	; (8001380 <generateBitstream+0x4c>)
 800136a:	2201      	movs	r2, #1
 800136c:	721a      	strb	r2, [r3, #8]
	bitStream[9] = 1;
 800136e:	4b04      	ldr	r3, [pc, #16]	; (8001380 <generateBitstream+0x4c>)
 8001370:	2201      	movs	r2, #1
 8001372:	725a      	strb	r2, [r3, #9]

}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	20000ef8 	.word	0x20000ef8

08001384 <initOUTData>:
void initOUTData() {
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
	edit_sineval(lowFrequency, 2*LOWF_SAMP,2);
 8001388:	2202      	movs	r2, #2
 800138a:	21a8      	movs	r1, #168	; 0xa8
 800138c:	4805      	ldr	r0, [pc, #20]	; (80013a4 <initOUTData+0x20>)
 800138e:	f7ff fedf 	bl	8001150 <edit_sineval>
	edit_sineval(highFrequency, 2*HIGHF_SAMP,2);
 8001392:	2202      	movs	r2, #2
 8001394:	215c      	movs	r1, #92	; 0x5c
 8001396:	4804      	ldr	r0, [pc, #16]	; (80013a8 <initOUTData+0x24>)
 8001398:	f7ff feda 	bl	8001150 <edit_sineval>
	generateBitstream();
 800139c:	f7ff ffca 	bl	8001334 <generateBitstream>
}
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200000a0 	.word	0x200000a0
 80013a8:	20000f04 	.word	0x20000f04

080013ac <pertobit>:
uint16_t buffLoadCount = 0;
uint32_t period;
bool first = false;
bool periodFound = false;

int pertobit(uint32_t inputPeriod) {
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	int freq = PCONVERT / period;
 80013b4:	4b12      	ldr	r3, [pc, #72]	; (8001400 <pertobit+0x54>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a12      	ldr	r2, [pc, #72]	; (8001404 <pertobit+0x58>)
 80013ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80013be:	60fb      	str	r3, [r7, #12]
	//return freq;
	if ((HIGHFREQ - FREQDEV < freq) && (freq < HIGHFREQ + FREQDEV))
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f640 0266 	movw	r2, #2150	; 0x866
 80013c6:	4293      	cmp	r3, r2
 80013c8:	dd06      	ble.n	80013d8 <pertobit+0x2c>
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f640 02c9 	movw	r2, #2249	; 0x8c9
 80013d0:	4293      	cmp	r3, r2
 80013d2:	dc01      	bgt.n	80013d8 <pertobit+0x2c>
		return 1;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e00d      	b.n	80013f4 <pertobit+0x48>
	if ((LOWFREQ - FREQDEV < freq) && (freq < LOWFREQ + FREQDEV))
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f240 427e 	movw	r2, #1150	; 0x47e
 80013de:	4293      	cmp	r3, r2
 80013e0:	dd06      	ble.n	80013f0 <pertobit+0x44>
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80013e8:	4293      	cmp	r3, r2
 80013ea:	dc01      	bgt.n	80013f0 <pertobit+0x44>
		return 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	e001      	b.n	80013f4 <pertobit+0x48>
	else
		return -1;
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	200011f0 	.word	0x200011f0
 8001404:	00989680 	.word	0x00989680

08001408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140c:	f000 fc3e 	bl	8001c8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001410:	f000 f81e 	bl	8001450 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001414:	f000 f998 	bl	8001748 <MX_GPIO_Init>
  MX_DMA_Init();
 8001418:	f000 f976 	bl	8001708 <MX_DMA_Init>
  MX_DAC_Init();
 800141c:	f000 f886 	bl	800152c <MX_DAC_Init>
  MX_TIM2_Init();
 8001420:	f000 f8ae 	bl	8001580 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001424:	f000 f946 	bl	80016b4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001428:	f000 f8f6 	bl	8001618 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim2);
 800142c:	4806      	ldr	r0, [pc, #24]	; (8001448 <main+0x40>)
 800142e:	f002 fac8 	bl	80039c2 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 8001432:	4806      	ldr	r0, [pc, #24]	; (800144c <main+0x44>)
 8001434:	f002 fb14 	bl	8003a60 <HAL_TIM_Base_Start_IT>
	initProgram();
 8001438:	f7ff fd60 	bl	8000efc <initProgram>
	toggleMode();
 800143c:	f7ff fd82 	bl	8000f44 <toggleMode>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		tx_rx();
 8001440:	f7ff fdde 	bl	8001000 <tx_rx>
 8001444:	e7fc      	b.n	8001440 <main+0x38>
 8001446:	bf00      	nop
 8001448:	200011f4 	.word	0x200011f4
 800144c:	20001074 	.word	0x20001074

08001450 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b094      	sub	sp, #80	; 0x50
 8001454:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001456:	f107 031c 	add.w	r3, r7, #28
 800145a:	2234      	movs	r2, #52	; 0x34
 800145c:	2100      	movs	r1, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f003 fbaa 	bl	8004bb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001464:	f107 0308 	add.w	r3, r7, #8
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001474:	2300      	movs	r3, #0
 8001476:	607b      	str	r3, [r7, #4]
 8001478:	4b2a      	ldr	r3, [pc, #168]	; (8001524 <SystemClock_Config+0xd4>)
 800147a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147c:	4a29      	ldr	r2, [pc, #164]	; (8001524 <SystemClock_Config+0xd4>)
 800147e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001482:	6413      	str	r3, [r2, #64]	; 0x40
 8001484:	4b27      	ldr	r3, [pc, #156]	; (8001524 <SystemClock_Config+0xd4>)
 8001486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001488:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001490:	2300      	movs	r3, #0
 8001492:	603b      	str	r3, [r7, #0]
 8001494:	4b24      	ldr	r3, [pc, #144]	; (8001528 <SystemClock_Config+0xd8>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800149c:	4a22      	ldr	r2, [pc, #136]	; (8001528 <SystemClock_Config+0xd8>)
 800149e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014a2:	6013      	str	r3, [r2, #0]
 80014a4:	4b20      	ldr	r3, [pc, #128]	; (8001528 <SystemClock_Config+0xd8>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014ac:	603b      	str	r3, [r7, #0]
 80014ae:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014b0:	2301      	movs	r3, #1
 80014b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014b8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ba:	2302      	movs	r3, #2
 80014bc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014c2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014c4:	2304      	movs	r3, #4
 80014c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 90;
 80014c8:	235a      	movs	r3, #90	; 0x5a
 80014ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014cc:	2302      	movs	r3, #2
 80014ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014d0:	2302      	movs	r3, #2
 80014d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014d4:	2302      	movs	r3, #2
 80014d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014d8:	f107 031c 	add.w	r3, r7, #28
 80014dc:	4618      	mov	r0, r3
 80014de:	f001 ffeb 	bl	80034b8 <HAL_RCC_OscConfig>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80014e8:	f000 f9e6 	bl	80018b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ec:	230f      	movs	r3, #15
 80014ee:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014f0:	2302      	movs	r3, #2
 80014f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001502:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001504:	f107 0308 	add.w	r3, r7, #8
 8001508:	2102      	movs	r1, #2
 800150a:	4618      	mov	r0, r3
 800150c:	f001 fd1a 	bl	8002f44 <HAL_RCC_ClockConfig>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001516:	f000 f9cf 	bl	80018b8 <Error_Handler>
  }
}
 800151a:	bf00      	nop
 800151c:	3750      	adds	r7, #80	; 0x50
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40023800 	.word	0x40023800
 8001528:	40007000 	.word	0x40007000

0800152c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001532:	463b      	mov	r3, r7
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800153a:	4b0f      	ldr	r3, [pc, #60]	; (8001578 <MX_DAC_Init+0x4c>)
 800153c:	4a0f      	ldr	r2, [pc, #60]	; (800157c <MX_DAC_Init+0x50>)
 800153e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001540:	480d      	ldr	r0, [pc, #52]	; (8001578 <MX_DAC_Init+0x4c>)
 8001542:	f000 fd56 	bl	8001ff2 <HAL_DAC_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800154c:	f000 f9b4 	bl	80018b8 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001550:	2324      	movs	r3, #36	; 0x24
 8001552:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001554:	2300      	movs	r3, #0
 8001556:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001558:	463b      	mov	r3, r7
 800155a:	2200      	movs	r2, #0
 800155c:	4619      	mov	r1, r3
 800155e:	4806      	ldr	r0, [pc, #24]	; (8001578 <MX_DAC_Init+0x4c>)
 8001560:	f000 fe77 	bl	8002252 <HAL_DAC_ConfigChannel>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800156a:	f000 f9a5 	bl	80018b8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200011dc 	.word	0x200011dc
 800157c:	40007400 	.word	0x40007400

08001580 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001586:	f107 0308 	add.w	r3, r7, #8
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	609a      	str	r2, [r3, #8]
 8001592:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001594:	463b      	mov	r3, r7
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800159c:	4b1d      	ldr	r3, [pc, #116]	; (8001614 <MX_TIM2_Init+0x94>)
 800159e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9-1;
 80015a4:	4b1b      	ldr	r3, [pc, #108]	; (8001614 <MX_TIM2_Init+0x94>)
 80015a6:	2208      	movs	r2, #8
 80015a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015aa:	4b1a      	ldr	r3, [pc, #104]	; (8001614 <MX_TIM2_Init+0x94>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80015b0:	4b18      	ldr	r3, [pc, #96]	; (8001614 <MX_TIM2_Init+0x94>)
 80015b2:	2263      	movs	r2, #99	; 0x63
 80015b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b6:	4b17      	ldr	r3, [pc, #92]	; (8001614 <MX_TIM2_Init+0x94>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015bc:	4b15      	ldr	r3, [pc, #84]	; (8001614 <MX_TIM2_Init+0x94>)
 80015be:	2280      	movs	r2, #128	; 0x80
 80015c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015c2:	4814      	ldr	r0, [pc, #80]	; (8001614 <MX_TIM2_Init+0x94>)
 80015c4:	f002 f9d2 	bl	800396c <HAL_TIM_Base_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80015ce:	f000 f973 	bl	80018b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	4619      	mov	r1, r3
 80015de:	480d      	ldr	r0, [pc, #52]	; (8001614 <MX_TIM2_Init+0x94>)
 80015e0:	f002 fb6a 	bl	8003cb8 <HAL_TIM_ConfigClockSource>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80015ea:	f000 f965 	bl	80018b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015ee:	2320      	movs	r3, #32
 80015f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015f6:	463b      	mov	r3, r7
 80015f8:	4619      	mov	r1, r3
 80015fa:	4806      	ldr	r0, [pc, #24]	; (8001614 <MX_TIM2_Init+0x94>)
 80015fc:	f002 fd76 	bl	80040ec <HAL_TIMEx_MasterConfigSynchronization>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001606:	f000 f957 	bl	80018b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800160a:	bf00      	nop
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	200011f4 	.word	0x200011f4

08001618 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800161e:	f107 0308 	add.w	r3, r7, #8
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800162c:	463b      	mov	r3, r7
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001634:	4b1d      	ldr	r3, [pc, #116]	; (80016ac <MX_TIM3_Init+0x94>)
 8001636:	4a1e      	ldr	r2, [pc, #120]	; (80016b0 <MX_TIM3_Init+0x98>)
 8001638:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 800163a:	4b1c      	ldr	r3, [pc, #112]	; (80016ac <MX_TIM3_Init+0x94>)
 800163c:	2259      	movs	r2, #89	; 0x59
 800163e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001640:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <MX_TIM3_Init+0x94>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff;
 8001646:	4b19      	ldr	r3, [pc, #100]	; (80016ac <MX_TIM3_Init+0x94>)
 8001648:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800164c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164e:	4b17      	ldr	r3, [pc, #92]	; (80016ac <MX_TIM3_Init+0x94>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001654:	4b15      	ldr	r3, [pc, #84]	; (80016ac <MX_TIM3_Init+0x94>)
 8001656:	2280      	movs	r2, #128	; 0x80
 8001658:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800165a:	4814      	ldr	r0, [pc, #80]	; (80016ac <MX_TIM3_Init+0x94>)
 800165c:	f002 f986 	bl	800396c <HAL_TIM_Base_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001666:	f000 f927 	bl	80018b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800166a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800166e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001670:	f107 0308 	add.w	r3, r7, #8
 8001674:	4619      	mov	r1, r3
 8001676:	480d      	ldr	r0, [pc, #52]	; (80016ac <MX_TIM3_Init+0x94>)
 8001678:	f002 fb1e 	bl	8003cb8 <HAL_TIM_ConfigClockSource>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001682:	f000 f919 	bl	80018b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001686:	2300      	movs	r3, #0
 8001688:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800168a:	2300      	movs	r3, #0
 800168c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800168e:	463b      	mov	r3, r7
 8001690:	4619      	mov	r1, r3
 8001692:	4806      	ldr	r0, [pc, #24]	; (80016ac <MX_TIM3_Init+0x94>)
 8001694:	f002 fd2a 	bl	80040ec <HAL_TIMEx_MasterConfigSynchronization>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800169e:	f000 f90b 	bl	80018b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016a2:	bf00      	nop
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20001074 	.word	0x20001074
 80016b0:	40000400 	.word	0x40000400

080016b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016b8:	4b11      	ldr	r3, [pc, #68]	; (8001700 <MX_USART2_UART_Init+0x4c>)
 80016ba:	4a12      	ldr	r2, [pc, #72]	; (8001704 <MX_USART2_UART_Init+0x50>)
 80016bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016be:	4b10      	ldr	r3, [pc, #64]	; (8001700 <MX_USART2_UART_Init+0x4c>)
 80016c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <MX_USART2_UART_Init+0x4c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016cc:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <MX_USART2_UART_Init+0x4c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016d2:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <MX_USART2_UART_Init+0x4c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016d8:	4b09      	ldr	r3, [pc, #36]	; (8001700 <MX_USART2_UART_Init+0x4c>)
 80016da:	220c      	movs	r2, #12
 80016dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016de:	4b08      	ldr	r3, [pc, #32]	; (8001700 <MX_USART2_UART_Init+0x4c>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e4:	4b06      	ldr	r3, [pc, #24]	; (8001700 <MX_USART2_UART_Init+0x4c>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016ea:	4805      	ldr	r0, [pc, #20]	; (8001700 <MX_USART2_UART_Init+0x4c>)
 80016ec:	f002 fd8e 	bl	800420c <HAL_UART_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016f6:	f000 f8df 	bl	80018b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20001234 	.word	0x20001234
 8001704:	40004400 	.word	0x40004400

08001708 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	607b      	str	r3, [r7, #4]
 8001712:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <MX_DMA_Init+0x3c>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	4a0b      	ldr	r2, [pc, #44]	; (8001744 <MX_DMA_Init+0x3c>)
 8001718:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800171c:	6313      	str	r3, [r2, #48]	; 0x30
 800171e:	4b09      	ldr	r3, [pc, #36]	; (8001744 <MX_DMA_Init+0x3c>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001726:	607b      	str	r3, [r7, #4]
 8001728:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800172a:	2200      	movs	r2, #0
 800172c:	2100      	movs	r1, #0
 800172e:	2010      	movs	r0, #16
 8001730:	f000 fc1b 	bl	8001f6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001734:	2010      	movs	r0, #16
 8001736:	f000 fc34 	bl	8001fa2 <HAL_NVIC_EnableIRQ>

}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800

08001748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08a      	sub	sp, #40	; 0x28
 800174c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	60da      	str	r2, [r3, #12]
 800175c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	613b      	str	r3, [r7, #16]
 8001762:	4b3c      	ldr	r3, [pc, #240]	; (8001854 <MX_GPIO_Init+0x10c>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	4a3b      	ldr	r2, [pc, #236]	; (8001854 <MX_GPIO_Init+0x10c>)
 8001768:	f043 0304 	orr.w	r3, r3, #4
 800176c:	6313      	str	r3, [r2, #48]	; 0x30
 800176e:	4b39      	ldr	r3, [pc, #228]	; (8001854 <MX_GPIO_Init+0x10c>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	f003 0304 	and.w	r3, r3, #4
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	4b35      	ldr	r3, [pc, #212]	; (8001854 <MX_GPIO_Init+0x10c>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	4a34      	ldr	r2, [pc, #208]	; (8001854 <MX_GPIO_Init+0x10c>)
 8001784:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001788:	6313      	str	r3, [r2, #48]	; 0x30
 800178a:	4b32      	ldr	r3, [pc, #200]	; (8001854 <MX_GPIO_Init+0x10c>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
 800179a:	4b2e      	ldr	r3, [pc, #184]	; (8001854 <MX_GPIO_Init+0x10c>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	4a2d      	ldr	r2, [pc, #180]	; (8001854 <MX_GPIO_Init+0x10c>)
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	6313      	str	r3, [r2, #48]	; 0x30
 80017a6:	4b2b      	ldr	r3, [pc, #172]	; (8001854 <MX_GPIO_Init+0x10c>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	607b      	str	r3, [r7, #4]
 80017b6:	4b27      	ldr	r3, [pc, #156]	; (8001854 <MX_GPIO_Init+0x10c>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	4a26      	ldr	r2, [pc, #152]	; (8001854 <MX_GPIO_Init+0x10c>)
 80017bc:	f043 0302 	orr.w	r3, r3, #2
 80017c0:	6313      	str	r3, [r2, #48]	; 0x30
 80017c2:	4b24      	ldr	r3, [pc, #144]	; (8001854 <MX_GPIO_Init+0x10c>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	f44f 7148 	mov.w	r1, #800	; 0x320
 80017d4:	4820      	ldr	r0, [pc, #128]	; (8001858 <MX_GPIO_Init+0x110>)
 80017d6:	f001 fb83 	bl	8002ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017e0:	4b1e      	ldr	r3, [pc, #120]	; (800185c <MX_GPIO_Init+0x114>)
 80017e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017e8:	f107 0314 	add.w	r3, r7, #20
 80017ec:	4619      	mov	r1, r3
 80017ee:	481c      	ldr	r0, [pc, #112]	; (8001860 <MX_GPIO_Init+0x118>)
 80017f0:	f001 f9e4 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017f4:	2301      	movs	r3, #1
 80017f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017f8:	4b1a      	ldr	r3, [pc, #104]	; (8001864 <MX_GPIO_Init+0x11c>)
 80017fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	4619      	mov	r1, r3
 8001806:	4814      	ldr	r0, [pc, #80]	; (8001858 <MX_GPIO_Init+0x110>)
 8001808:	f001 f9d8 	bl	8002bbc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8|GPIO_PIN_9;
 800180c:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001812:	2301      	movs	r3, #1
 8001814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181a:	2300      	movs	r3, #0
 800181c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181e:	f107 0314 	add.w	r3, r7, #20
 8001822:	4619      	mov	r1, r3
 8001824:	480c      	ldr	r0, [pc, #48]	; (8001858 <MX_GPIO_Init+0x110>)
 8001826:	f001 f9c9 	bl	8002bbc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800182a:	2200      	movs	r2, #0
 800182c:	2100      	movs	r1, #0
 800182e:	2006      	movs	r0, #6
 8001830:	f000 fb9b 	bl	8001f6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001834:	2006      	movs	r0, #6
 8001836:	f000 fbb4 	bl	8001fa2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800183a:	2200      	movs	r2, #0
 800183c:	2100      	movs	r1, #0
 800183e:	2028      	movs	r0, #40	; 0x28
 8001840:	f000 fb93 	bl	8001f6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001844:	2028      	movs	r0, #40	; 0x28
 8001846:	f000 fbac 	bl	8001fa2 <HAL_NVIC_EnableIRQ>

}
 800184a:	bf00      	nop
 800184c:	3728      	adds	r7, #40	; 0x28
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40023800 	.word	0x40023800
 8001858:	40020000 	.word	0x40020000
 800185c:	10210000 	.word	0x10210000
 8001860:	40020800 	.word	0x40020800
 8001864:	10110000 	.word	0x10110000

08001868 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a05      	ldr	r2, [pc, #20]	; (8001888 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d102      	bne.n	800187e <HAL_TIM_PeriodElapsedCallback+0x16>
		Tim3IT();
 8001878:	f7ff fbfe 	bl	8001078 <Tim3IT>
	else
		__NOP();
}
 800187c:	e000      	b.n	8001880 <HAL_TIM_PeriodElapsedCallback+0x18>
		__NOP();
 800187e:	bf00      	nop
}
 8001880:	bf00      	nop
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20001074 	.word	0x20001074

0800188c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0) {
 8001896:	88fb      	ldrh	r3, [r7, #6]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d101      	bne.n	80018a0 <HAL_GPIO_EXTI_Callback+0x14>
		FreqCounterPinEXTI();
 800189c:	f7ff fc2e 	bl	80010fc <FreqCounterPinEXTI>
	}
	if (GPIO_Pin == B1_Pin) {
 80018a0:	88fb      	ldrh	r3, [r7, #6]
 80018a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018a6:	d102      	bne.n	80018ae <HAL_GPIO_EXTI_Callback+0x22>
		toggleMode();
 80018a8:	f7ff fb4c 	bl	8000f44 <toggleMode>
	} else
		__NOP();
}
 80018ac:	e000      	b.n	80018b0 <HAL_GPIO_EXTI_Callback+0x24>
		__NOP();
 80018ae:	bf00      	nop
}
 80018b0:	bf00      	nop
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
	...

080018c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	4b10      	ldr	r3, [pc, #64]	; (8001914 <HAL_MspInit+0x4c>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d6:	4a0f      	ldr	r2, [pc, #60]	; (8001914 <HAL_MspInit+0x4c>)
 80018d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018dc:	6453      	str	r3, [r2, #68]	; 0x44
 80018de:	4b0d      	ldr	r3, [pc, #52]	; (8001914 <HAL_MspInit+0x4c>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	603b      	str	r3, [r7, #0]
 80018ee:	4b09      	ldr	r3, [pc, #36]	; (8001914 <HAL_MspInit+0x4c>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	4a08      	ldr	r2, [pc, #32]	; (8001914 <HAL_MspInit+0x4c>)
 80018f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f8:	6413      	str	r3, [r2, #64]	; 0x40
 80018fa:	4b06      	ldr	r3, [pc, #24]	; (8001914 <HAL_MspInit+0x4c>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001902:	603b      	str	r3, [r7, #0]
 8001904:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001906:	2007      	movs	r0, #7
 8001908:	f000 fb24 	bl	8001f54 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800190c:	bf00      	nop
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40023800 	.word	0x40023800

08001918 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b08a      	sub	sp, #40	; 0x28
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
 800192e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a2f      	ldr	r2, [pc, #188]	; (80019f4 <HAL_DAC_MspInit+0xdc>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d158      	bne.n	80019ec <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	613b      	str	r3, [r7, #16]
 800193e:	4b2e      	ldr	r3, [pc, #184]	; (80019f8 <HAL_DAC_MspInit+0xe0>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	4a2d      	ldr	r2, [pc, #180]	; (80019f8 <HAL_DAC_MspInit+0xe0>)
 8001944:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001948:	6413      	str	r3, [r2, #64]	; 0x40
 800194a:	4b2b      	ldr	r3, [pc, #172]	; (80019f8 <HAL_DAC_MspInit+0xe0>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	4b27      	ldr	r3, [pc, #156]	; (80019f8 <HAL_DAC_MspInit+0xe0>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a26      	ldr	r2, [pc, #152]	; (80019f8 <HAL_DAC_MspInit+0xe0>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b24      	ldr	r3, [pc, #144]	; (80019f8 <HAL_DAC_MspInit+0xe0>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001972:	2310      	movs	r3, #16
 8001974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001976:	2303      	movs	r3, #3
 8001978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197a:	2300      	movs	r3, #0
 800197c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197e:	f107 0314 	add.w	r3, r7, #20
 8001982:	4619      	mov	r1, r3
 8001984:	481d      	ldr	r0, [pc, #116]	; (80019fc <HAL_DAC_MspInit+0xe4>)
 8001986:	f001 f919 	bl	8002bbc <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 800198a:	4b1d      	ldr	r3, [pc, #116]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 800198c:	4a1d      	ldr	r2, [pc, #116]	; (8001a04 <HAL_DAC_MspInit+0xec>)
 800198e:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001990:	4b1b      	ldr	r3, [pc, #108]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 8001992:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001996:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001998:	4b19      	ldr	r3, [pc, #100]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 800199a:	2240      	movs	r2, #64	; 0x40
 800199c:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 800199e:	4b18      	ldr	r3, [pc, #96]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80019a4:	4b16      	ldr	r3, [pc, #88]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 80019a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019aa:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019ac:	4b14      	ldr	r3, [pc, #80]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 80019ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019b2:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80019b4:	4b12      	ldr	r3, [pc, #72]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 80019b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ba:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80019bc:	4b10      	ldr	r3, [pc, #64]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 80019be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019c2:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80019c4:	4b0e      	ldr	r3, [pc, #56]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019ca:	4b0d      	ldr	r3, [pc, #52]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80019d0:	480b      	ldr	r0, [pc, #44]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 80019d2:	f000 fd15 	bl	8002400 <HAL_DMA_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 80019dc:	f7ff ff6c 	bl	80018b8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 80019e4:	609a      	str	r2, [r3, #8]
 80019e6:	4a06      	ldr	r2, [pc, #24]	; (8001a00 <HAL_DAC_MspInit+0xe8>)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80019ec:	bf00      	nop
 80019ee:	3728      	adds	r7, #40	; 0x28
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40007400 	.word	0x40007400
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40020000 	.word	0x40020000
 8001a00:	200010b4 	.word	0x200010b4
 8001a04:	40026088 	.word	0x40026088

08001a08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a18:	d10e      	bne.n	8001a38 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	4b16      	ldr	r3, [pc, #88]	; (8001a78 <HAL_TIM_Base_MspInit+0x70>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	4a15      	ldr	r2, [pc, #84]	; (8001a78 <HAL_TIM_Base_MspInit+0x70>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6413      	str	r3, [r2, #64]	; 0x40
 8001a2a:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <HAL_TIM_Base_MspInit+0x70>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a36:	e01a      	b.n	8001a6e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a0f      	ldr	r2, [pc, #60]	; (8001a7c <HAL_TIM_Base_MspInit+0x74>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d115      	bne.n	8001a6e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <HAL_TIM_Base_MspInit+0x70>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4a:	4a0b      	ldr	r2, [pc, #44]	; (8001a78 <HAL_TIM_Base_MspInit+0x70>)
 8001a4c:	f043 0302 	orr.w	r3, r3, #2
 8001a50:	6413      	str	r3, [r2, #64]	; 0x40
 8001a52:	4b09      	ldr	r3, [pc, #36]	; (8001a78 <HAL_TIM_Base_MspInit+0x70>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2100      	movs	r1, #0
 8001a62:	201d      	movs	r0, #29
 8001a64:	f000 fa81 	bl	8001f6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a68:	201d      	movs	r0, #29
 8001a6a:	f000 fa9a 	bl	8001fa2 <HAL_NVIC_EnableIRQ>
}
 8001a6e:	bf00      	nop
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40000400 	.word	0x40000400

08001a80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08a      	sub	sp, #40	; 0x28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	f107 0314 	add.w	r3, r7, #20
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a19      	ldr	r2, [pc, #100]	; (8001b04 <HAL_UART_MspInit+0x84>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d12b      	bne.n	8001afa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	4b18      	ldr	r3, [pc, #96]	; (8001b08 <HAL_UART_MspInit+0x88>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	4a17      	ldr	r2, [pc, #92]	; (8001b08 <HAL_UART_MspInit+0x88>)
 8001aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab2:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <HAL_UART_MspInit+0x88>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	4b11      	ldr	r3, [pc, #68]	; (8001b08 <HAL_UART_MspInit+0x88>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	4a10      	ldr	r2, [pc, #64]	; (8001b08 <HAL_UART_MspInit+0x88>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ace:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <HAL_UART_MspInit+0x88>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ada:	230c      	movs	r3, #12
 8001adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aea:	2307      	movs	r3, #7
 8001aec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aee:	f107 0314 	add.w	r3, r7, #20
 8001af2:	4619      	mov	r1, r3
 8001af4:	4805      	ldr	r0, [pc, #20]	; (8001b0c <HAL_UART_MspInit+0x8c>)
 8001af6:	f001 f861 	bl	8002bbc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001afa:	bf00      	nop
 8001afc:	3728      	adds	r7, #40	; 0x28
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40004400 	.word	0x40004400
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	40020000 	.word	0x40020000

08001b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <HardFault_Handler+0x4>

08001b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <MemManage_Handler+0x4>

08001b2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b2e:	e7fe      	b.n	8001b2e <BusFault_Handler+0x4>

08001b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b34:	e7fe      	b.n	8001b34 <UsageFault_Handler+0x4>

08001b36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b36:	b480      	push	{r7}
 8001b38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b64:	f000 f8e4 	bl	8001d30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001b70:	2001      	movs	r0, #1
 8001b72:	f001 f9cf 	bl	8002f14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001b80:	4802      	ldr	r0, [pc, #8]	; (8001b8c <DMA1_Stream5_IRQHandler+0x10>)
 8001b82:	f000 fdb3 	bl	80026ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200010b4 	.word	0x200010b4

08001b90 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b94:	4802      	ldr	r0, [pc, #8]	; (8001ba0 <TIM3_IRQHandler+0x10>)
 8001b96:	f001 ff87 	bl	8003aa8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20001074 	.word	0x20001074

08001ba4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001ba8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001bac:	f001 f9b2 	bl	8002f14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bb0:	bf00      	nop
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001bbc:	4b11      	ldr	r3, [pc, #68]	; (8001c04 <_sbrk+0x50>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d102      	bne.n	8001bca <_sbrk+0x16>
		heap_end = &end;
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	; (8001c04 <_sbrk+0x50>)
 8001bc6:	4a10      	ldr	r2, [pc, #64]	; (8001c08 <_sbrk+0x54>)
 8001bc8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	; (8001c04 <_sbrk+0x50>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	; (8001c04 <_sbrk+0x50>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	466a      	mov	r2, sp
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d907      	bls.n	8001bee <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001bde:	f002 ffc1 	bl	8004b64 <__errno>
 8001be2:	4602      	mov	r2, r0
 8001be4:	230c      	movs	r3, #12
 8001be6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001be8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bec:	e006      	b.n	8001bfc <_sbrk+0x48>
	}

	heap_end += incr;
 8001bee:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <_sbrk+0x50>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	4a03      	ldr	r2, [pc, #12]	; (8001c04 <_sbrk+0x50>)
 8001bf8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20000094 	.word	0x20000094
 8001c08:	20001280 	.word	0x20001280

08001c0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c10:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <SystemInit+0x28>)
 8001c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c16:	4a07      	ldr	r2, [pc, #28]	; (8001c34 <SystemInit+0x28>)
 8001c18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c20:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <SystemInit+0x28>)
 8001c22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c26:	609a      	str	r2, [r3, #8]
#endif
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c70 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c3c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c3e:	e003      	b.n	8001c48 <LoopCopyDataInit>

08001c40 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c40:	4b0c      	ldr	r3, [pc, #48]	; (8001c74 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c42:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c44:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c46:	3104      	adds	r1, #4

08001c48 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c48:	480b      	ldr	r0, [pc, #44]	; (8001c78 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c4a:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c4c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c4e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c50:	d3f6      	bcc.n	8001c40 <CopyDataInit>
  ldr  r2, =_sbss
 8001c52:	4a0b      	ldr	r2, [pc, #44]	; (8001c80 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c54:	e002      	b.n	8001c5c <LoopFillZerobss>

08001c56 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c56:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c58:	f842 3b04 	str.w	r3, [r2], #4

08001c5c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c5c:	4b09      	ldr	r3, [pc, #36]	; (8001c84 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c5e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c60:	d3f9      	bcc.n	8001c56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c62:	f7ff ffd3 	bl	8001c0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c66:	f002 ff83 	bl	8004b70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c6a:	f7ff fbcd 	bl	8001408 <main>
  bx  lr    
 8001c6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c70:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001c74:	08006670 	.word	0x08006670
  ldr  r0, =_sdata
 8001c78:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c7c:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001c80:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001c84:	2000127c 	.word	0x2000127c

08001c88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c88:	e7fe      	b.n	8001c88 <ADC_IRQHandler>
	...

08001c8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c90:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <HAL_Init+0x40>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a0d      	ldr	r2, [pc, #52]	; (8001ccc <HAL_Init+0x40>)
 8001c96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <HAL_Init+0x40>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a0a      	ldr	r2, [pc, #40]	; (8001ccc <HAL_Init+0x40>)
 8001ca2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ca6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ca8:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <HAL_Init+0x40>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a07      	ldr	r2, [pc, #28]	; (8001ccc <HAL_Init+0x40>)
 8001cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb4:	2003      	movs	r0, #3
 8001cb6:	f000 f94d 	bl	8001f54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cba:	2000      	movs	r0, #0
 8001cbc:	f000 f808 	bl	8001cd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc0:	f7ff fe02 	bl	80018c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40023c00 	.word	0x40023c00

08001cd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cd8:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <HAL_InitTick+0x54>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <HAL_InitTick+0x58>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ce6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 f973 	bl	8001fda <HAL_SYSTICK_Config>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e00e      	b.n	8001d1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b0f      	cmp	r3, #15
 8001d02:	d80a      	bhi.n	8001d1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d04:	2200      	movs	r2, #0
 8001d06:	6879      	ldr	r1, [r7, #4]
 8001d08:	f04f 30ff 	mov.w	r0, #4294967295
 8001d0c:	f000 f92d 	bl	8001f6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d10:	4a06      	ldr	r2, [pc, #24]	; (8001d2c <HAL_InitTick+0x5c>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d16:	2300      	movs	r3, #0
 8001d18:	e000      	b.n	8001d1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20000000 	.word	0x20000000
 8001d28:	20000008 	.word	0x20000008
 8001d2c:	20000004 	.word	0x20000004

08001d30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <HAL_IncTick+0x20>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <HAL_IncTick+0x24>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4413      	add	r3, r2
 8001d40:	4a04      	ldr	r2, [pc, #16]	; (8001d54 <HAL_IncTick+0x24>)
 8001d42:	6013      	str	r3, [r2, #0]
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	20000008 	.word	0x20000008
 8001d54:	20001274 	.word	0x20001274

08001d58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d5c:	4b03      	ldr	r3, [pc, #12]	; (8001d6c <HAL_GetTick+0x14>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	20001274 	.word	0x20001274

08001d70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <__NVIC_SetPriorityGrouping+0x44>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001da2:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <__NVIC_SetPriorityGrouping+0x44>)
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	60d3      	str	r3, [r2, #12]
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dbc:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <__NVIC_GetPriorityGrouping+0x18>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	0a1b      	lsrs	r3, r3, #8
 8001dc2:	f003 0307 	and.w	r3, r3, #7
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	db0b      	blt.n	8001dfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	f003 021f 	and.w	r2, r3, #31
 8001dec:	4907      	ldr	r1, [pc, #28]	; (8001e0c <__NVIC_EnableIRQ+0x38>)
 8001dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df2:	095b      	lsrs	r3, r3, #5
 8001df4:	2001      	movs	r0, #1
 8001df6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	e000e100 	.word	0xe000e100

08001e10 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	db10      	blt.n	8001e44 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	f003 021f 	and.w	r2, r3, #31
 8001e28:	4909      	ldr	r1, [pc, #36]	; (8001e50 <__NVIC_DisableIRQ+0x40>)
 8001e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2e:	095b      	lsrs	r3, r3, #5
 8001e30:	2001      	movs	r0, #1
 8001e32:	fa00 f202 	lsl.w	r2, r0, r2
 8001e36:	3320      	adds	r3, #32
 8001e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001e3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001e40:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8001e44:	bf00      	nop
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	e000e100 	.word	0xe000e100

08001e54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	6039      	str	r1, [r7, #0]
 8001e5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	db0a      	blt.n	8001e7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	b2da      	uxtb	r2, r3
 8001e6c:	490c      	ldr	r1, [pc, #48]	; (8001ea0 <__NVIC_SetPriority+0x4c>)
 8001e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e72:	0112      	lsls	r2, r2, #4
 8001e74:	b2d2      	uxtb	r2, r2
 8001e76:	440b      	add	r3, r1
 8001e78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e7c:	e00a      	b.n	8001e94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	4908      	ldr	r1, [pc, #32]	; (8001ea4 <__NVIC_SetPriority+0x50>)
 8001e84:	79fb      	ldrb	r3, [r7, #7]
 8001e86:	f003 030f 	and.w	r3, r3, #15
 8001e8a:	3b04      	subs	r3, #4
 8001e8c:	0112      	lsls	r2, r2, #4
 8001e8e:	b2d2      	uxtb	r2, r2
 8001e90:	440b      	add	r3, r1
 8001e92:	761a      	strb	r2, [r3, #24]
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr
 8001ea0:	e000e100 	.word	0xe000e100
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b089      	sub	sp, #36	; 0x24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	f1c3 0307 	rsb	r3, r3, #7
 8001ec2:	2b04      	cmp	r3, #4
 8001ec4:	bf28      	it	cs
 8001ec6:	2304      	movcs	r3, #4
 8001ec8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	3304      	adds	r3, #4
 8001ece:	2b06      	cmp	r3, #6
 8001ed0:	d902      	bls.n	8001ed8 <NVIC_EncodePriority+0x30>
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	3b03      	subs	r3, #3
 8001ed6:	e000      	b.n	8001eda <NVIC_EncodePriority+0x32>
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001edc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	43da      	mvns	r2, r3
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	401a      	ands	r2, r3
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8001efa:	43d9      	mvns	r1, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f00:	4313      	orrs	r3, r2
         );
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3724      	adds	r7, #36	; 0x24
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
	...

08001f10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f20:	d301      	bcc.n	8001f26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f22:	2301      	movs	r3, #1
 8001f24:	e00f      	b.n	8001f46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f26:	4a0a      	ldr	r2, [pc, #40]	; (8001f50 <SysTick_Config+0x40>)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f2e:	210f      	movs	r1, #15
 8001f30:	f04f 30ff 	mov.w	r0, #4294967295
 8001f34:	f7ff ff8e 	bl	8001e54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f38:	4b05      	ldr	r3, [pc, #20]	; (8001f50 <SysTick_Config+0x40>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f3e:	4b04      	ldr	r3, [pc, #16]	; (8001f50 <SysTick_Config+0x40>)
 8001f40:	2207      	movs	r2, #7
 8001f42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	e000e010 	.word	0xe000e010

08001f54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f7ff ff07 	bl	8001d70 <__NVIC_SetPriorityGrouping>
}
 8001f62:	bf00      	nop
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b086      	sub	sp, #24
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	4603      	mov	r3, r0
 8001f72:	60b9      	str	r1, [r7, #8]
 8001f74:	607a      	str	r2, [r7, #4]
 8001f76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f7c:	f7ff ff1c 	bl	8001db8 <__NVIC_GetPriorityGrouping>
 8001f80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	68b9      	ldr	r1, [r7, #8]
 8001f86:	6978      	ldr	r0, [r7, #20]
 8001f88:	f7ff ff8e 	bl	8001ea8 <NVIC_EncodePriority>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f92:	4611      	mov	r1, r2
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff5d 	bl	8001e54 <__NVIC_SetPriority>
}
 8001f9a:	bf00      	nop
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b082      	sub	sp, #8
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	4603      	mov	r3, r0
 8001faa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ff0f 	bl	8001dd4 <__NVIC_EnableIRQ>
}
 8001fb6:	bf00      	nop
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ff1f 	bl	8001e10 <__NVIC_DisableIRQ>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff ff94 	bl	8001f10 <SysTick_Config>
 8001fe8:	4603      	mov	r3, r0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b082      	sub	sp, #8
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d101      	bne.n	8002004 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e014      	b.n	800202e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	791b      	ldrb	r3, [r3, #4]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	2b00      	cmp	r3, #0
 800200c:	d105      	bne.n	800201a <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff fc7f 	bl	8001918 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2202      	movs	r2, #2
 800201e:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
	...

08002038 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
 8002044:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	795b      	ldrb	r3, [r3, #5]
 800204e:	2b01      	cmp	r3, #1
 8002050:	d101      	bne.n	8002056 <HAL_DAC_Start_DMA+0x1e>
 8002052:	2302      	movs	r3, #2
 8002054:	e08e      	b.n	8002174 <HAL_DAC_Start_DMA+0x13c>
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2201      	movs	r2, #1
 800205a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2202      	movs	r2, #2
 8002060:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d12a      	bne.n	80020be <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	4a43      	ldr	r2, [pc, #268]	; (800217c <HAL_DAC_Start_DMA+0x144>)
 800206e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	4a42      	ldr	r2, [pc, #264]	; (8002180 <HAL_DAC_Start_DMA+0x148>)
 8002076:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	4a41      	ldr	r2, [pc, #260]	; (8002184 <HAL_DAC_Start_DMA+0x14c>)
 800207e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800208e:	601a      	str	r2, [r3, #0]
    
    /* Case of use of channel 1 */
    switch(Alignment)
 8002090:	6a3b      	ldr	r3, [r7, #32]
 8002092:	2b04      	cmp	r3, #4
 8002094:	d009      	beq.n	80020aa <HAL_DAC_Start_DMA+0x72>
 8002096:	2b08      	cmp	r3, #8
 8002098:	d00c      	beq.n	80020b4 <HAL_DAC_Start_DMA+0x7c>
 800209a:	2b00      	cmp	r3, #0
 800209c:	d000      	beq.n	80020a0 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800209e:	e039      	b.n	8002114 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	3308      	adds	r3, #8
 80020a6:	617b      	str	r3, [r7, #20]
        break;
 80020a8:	e034      	b.n	8002114 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	330c      	adds	r3, #12
 80020b0:	617b      	str	r3, [r7, #20]
        break;
 80020b2:	e02f      	b.n	8002114 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	3310      	adds	r3, #16
 80020ba:	617b      	str	r3, [r7, #20]
        break;
 80020bc:	e02a      	b.n	8002114 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	4a31      	ldr	r2, [pc, #196]	; (8002188 <HAL_DAC_Start_DMA+0x150>)
 80020c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	4a30      	ldr	r2, [pc, #192]	; (800218c <HAL_DAC_Start_DMA+0x154>)
 80020cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	4a2f      	ldr	r2, [pc, #188]	; (8002190 <HAL_DAC_Start_DMA+0x158>)
 80020d4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80020e4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch(Alignment)
 80020e6:	6a3b      	ldr	r3, [r7, #32]
 80020e8:	2b04      	cmp	r3, #4
 80020ea:	d009      	beq.n	8002100 <HAL_DAC_Start_DMA+0xc8>
 80020ec:	2b08      	cmp	r3, #8
 80020ee:	d00c      	beq.n	800210a <HAL_DAC_Start_DMA+0xd2>
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d000      	beq.n	80020f6 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80020f4:	e00e      	b.n	8002114 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	3314      	adds	r3, #20
 80020fc:	617b      	str	r3, [r7, #20]
        break;
 80020fe:	e009      	b.n	8002114 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	3318      	adds	r3, #24
 8002106:	617b      	str	r3, [r7, #20]
        break;
 8002108:	e004      	b.n	8002114 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	331c      	adds	r3, #28
 8002110:	617b      	str	r3, [r7, #20]
        break;
 8002112:	bf00      	nop
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d10f      	bne.n	800213a <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002128:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6898      	ldr	r0, [r3, #8]
 800212e:	6879      	ldr	r1, [r7, #4]
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	f000 fa12 	bl	800255c <HAL_DMA_Start_IT>
 8002138:	e00e      	b.n	8002158 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002148:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	68d8      	ldr	r0, [r3, #12]
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	697a      	ldr	r2, [r7, #20]
 8002154:	f000 fa02 	bl	800255c <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6819      	ldr	r1, [r3, #0]
 800215e:	2201      	movs	r2, #1
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	409a      	lsls	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	080022ed 	.word	0x080022ed
 8002180:	0800230f 	.word	0x0800230f
 8002184:	0800232b 	.word	0x0800232b
 8002188:	08002395 	.word	0x08002395
 800218c:	080023b7 	.word	0x080023b7
 8002190:	080023d3 	.word	0x080023d3

08002194 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800219e:	2300      	movs	r3, #0
 80021a0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6819      	ldr	r1, [r3, #0]
 80021a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43da      	mvns	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	400a      	ands	r2, r1
 80021ba:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6819      	ldr	r1, [r3, #0]
 80021c2:	2201      	movs	r2, #1
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43da      	mvns	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	400a      	ands	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d107      	bne.n	80021ea <HAL_DAC_Stop_DMA+0x56>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	4618      	mov	r0, r3
 80021e0:	f000 fa14 	bl	800260c <HAL_DMA_Abort>
 80021e4:	4603      	mov	r3, r0
 80021e6:	73fb      	strb	r3, [r7, #15]
 80021e8:	e006      	b.n	80021f8 <HAL_DAC_Stop_DMA+0x64>
  }
  else /* Channel2 is used for */
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f000 fa0c 	bl	800260c <HAL_DMA_Abort>
 80021f4:	4603      	mov	r3, r0
 80021f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_DAC_Stop_DMA+0x72>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2204      	movs	r2, #4
 8002202:	711a      	strb	r2, [r3, #4]
 8002204:	e002      	b.n	800220c <HAL_DAC_Stop_DMA+0x78>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2201      	movs	r2, #1
 800220a:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800220c:	7bfb      	ldrb	r3, [r7, #15]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8002216:	b480      	push	{r7}
 8002218:	b083      	sub	sp, #12
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 800222a:	b480      	push	{r7}
 800222c:	b083      	sub	sp, #12
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800223e:	b480      	push	{r7}
 8002240:	b083      	sub	sp, #12
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002246:	bf00      	nop
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr

08002252 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002252:	b480      	push	{r7}
 8002254:	b087      	sub	sp, #28
 8002256:	af00      	add	r7, sp, #0
 8002258:	60f8      	str	r0, [r7, #12]
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	2300      	movs	r3, #0
 8002264:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	795b      	ldrb	r3, [r3, #5]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d101      	bne.n	8002272 <HAL_DAC_ConfigChannel+0x20>
 800226e:	2302      	movs	r3, #2
 8002270:	e036      	b.n	80022e0 <HAL_DAC_ConfigChannel+0x8e>
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2201      	movs	r2, #1
 8002276:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2202      	movs	r2, #2
 800227c:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002286:	f640 72fe 	movw	r2, #4094	; 0xffe
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	43db      	mvns	r3, r3
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	4013      	ands	r3, r2
 8002296:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	697a      	ldr	r2, [r7, #20]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	6819      	ldr	r1, [r3, #0]
 80022c0:	22c0      	movs	r2, #192	; 0xc0
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	43da      	mvns	r2, r3
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	400a      	ands	r2, r1
 80022d0:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2201      	movs	r2, #1
 80022d6:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2200      	movs	r2, #0
 80022dc:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	371c      	adds	r7, #28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f8:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 80022fa:	68f8      	ldr	r0, [r7, #12]
 80022fc:	f7ff ff8b 	bl	8002216 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2201      	movs	r2, #1
 8002304:	711a      	strb	r2, [r3, #4]
}
 8002306:	bf00      	nop
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b084      	sub	sp, #16
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800231a:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f7ff ff84 	bl	800222a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002322:	bf00      	nop
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 800232a:	b580      	push	{r7, lr}
 800232c:	b084      	sub	sp, #16
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002336:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	f043 0204 	orr.w	r2, r3, #4
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f7ff ff7a 	bl	800223e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2201      	movs	r2, #1
 800234e:	711a      	strb	r2, [r3, #4]
}
 8002350:	bf00      	nop
 8002352:	3710      	adds	r7, #16
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8002388:	bf00      	nop
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a0:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f7ff ffd8 	bl	8002358 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2201      	movs	r2, #1
 80023ac:	711a      	strb	r2, [r3, #4]
}
 80023ae:	bf00      	nop
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b084      	sub	sp, #16
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c2:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 80023c4:	68f8      	ldr	r0, [r7, #12]
 80023c6:	f7ff ffd1 	bl	800236c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80023ca:	bf00      	nop
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b084      	sub	sp, #16
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023de:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	691b      	ldr	r3, [r3, #16]
 80023e4:	f043 0204 	orr.w	r2, r3, #4
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f7ff ffc7 	bl	8002380 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2201      	movs	r2, #1
 80023f6:	711a      	strb	r2, [r3, #4]
}
 80023f8:	bf00      	nop
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800240c:	f7ff fca4 	bl	8001d58 <HAL_GetTick>
 8002410:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d101      	bne.n	800241c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e099      	b.n	8002550 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2202      	movs	r2, #2
 8002428:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0201 	bic.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800243c:	e00f      	b.n	800245e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800243e:	f7ff fc8b 	bl	8001d58 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b05      	cmp	r3, #5
 800244a:	d908      	bls.n	800245e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2220      	movs	r2, #32
 8002450:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2203      	movs	r2, #3
 8002456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e078      	b.n	8002550 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0301 	and.w	r3, r3, #1
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1e8      	bne.n	800243e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002474:	697a      	ldr	r2, [r7, #20]
 8002476:	4b38      	ldr	r3, [pc, #224]	; (8002558 <HAL_DMA_Init+0x158>)
 8002478:	4013      	ands	r3, r2
 800247a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685a      	ldr	r2, [r3, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800248a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	691b      	ldr	r3, [r3, #16]
 8002490:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002496:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d107      	bne.n	80024c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c0:	4313      	orrs	r3, r2
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	697a      	ldr	r2, [r7, #20]
 80024ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	f023 0307 	bic.w	r3, r3, #7
 80024de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ee:	2b04      	cmp	r3, #4
 80024f0:	d117      	bne.n	8002522 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00e      	beq.n	8002522 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f000 fadf 	bl	8002ac8 <DMA_CheckFifoParam>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d008      	beq.n	8002522 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2240      	movs	r2, #64	; 0x40
 8002514:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2201      	movs	r2, #1
 800251a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800251e:	2301      	movs	r3, #1
 8002520:	e016      	b.n	8002550 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f000 fa96 	bl	8002a5c <DMA_CalcBaseAndBitshift>
 8002530:	4603      	mov	r3, r0
 8002532:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002538:	223f      	movs	r2, #63	; 0x3f
 800253a:	409a      	lsls	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2201      	movs	r2, #1
 800254a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3718      	adds	r7, #24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	f010803f 	.word	0xf010803f

0800255c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
 8002568:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800256a:	2300      	movs	r3, #0
 800256c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002572:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800257a:	2b01      	cmp	r3, #1
 800257c:	d101      	bne.n	8002582 <HAL_DMA_Start_IT+0x26>
 800257e:	2302      	movs	r3, #2
 8002580:	e040      	b.n	8002604 <HAL_DMA_Start_IT+0xa8>
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2201      	movs	r2, #1
 8002586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b01      	cmp	r3, #1
 8002594:	d12f      	bne.n	80025f6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2202      	movs	r2, #2
 800259a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	68b9      	ldr	r1, [r7, #8]
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f000 fa28 	bl	8002a00 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b4:	223f      	movs	r2, #63	; 0x3f
 80025b6:	409a      	lsls	r2, r3
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0216 	orr.w	r2, r2, #22
 80025ca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d007      	beq.n	80025e4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f042 0208 	orr.w	r2, r2, #8
 80025e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f042 0201 	orr.w	r2, r2, #1
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	e005      	b.n	8002602 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80025fe:	2302      	movs	r3, #2
 8002600:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002602:	7dfb      	ldrb	r3, [r7, #23]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002618:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800261a:	f7ff fb9d 	bl	8001d58 <HAL_GetTick>
 800261e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002626:	b2db      	uxtb	r3, r3
 8002628:	2b02      	cmp	r3, #2
 800262a:	d008      	beq.n	800263e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2280      	movs	r2, #128	; 0x80
 8002630:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e052      	b.n	80026e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 0216 	bic.w	r2, r2, #22
 800264c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	695a      	ldr	r2, [r3, #20]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800265c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002662:	2b00      	cmp	r3, #0
 8002664:	d103      	bne.n	800266e <HAL_DMA_Abort+0x62>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800266a:	2b00      	cmp	r3, #0
 800266c:	d007      	beq.n	800267e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 0208 	bic.w	r2, r2, #8
 800267c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 0201 	bic.w	r2, r2, #1
 800268c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800268e:	e013      	b.n	80026b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002690:	f7ff fb62 	bl	8001d58 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b05      	cmp	r3, #5
 800269c:	d90c      	bls.n	80026b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2220      	movs	r2, #32
 80026a2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2203      	movs	r2, #3
 80026b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e015      	b.n	80026e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1e4      	bne.n	8002690 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ca:	223f      	movs	r2, #63	; 0x3f
 80026cc:	409a      	lsls	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3710      	adds	r7, #16
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80026f4:	2300      	movs	r3, #0
 80026f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026f8:	4b92      	ldr	r3, [pc, #584]	; (8002944 <HAL_DMA_IRQHandler+0x258>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a92      	ldr	r2, [pc, #584]	; (8002948 <HAL_DMA_IRQHandler+0x25c>)
 80026fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002702:	0a9b      	lsrs	r3, r3, #10
 8002704:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800270a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002716:	2208      	movs	r2, #8
 8002718:	409a      	lsls	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	4013      	ands	r3, r2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d01a      	beq.n	8002758 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	2b00      	cmp	r3, #0
 800272e:	d013      	beq.n	8002758 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f022 0204 	bic.w	r2, r2, #4
 800273e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002744:	2208      	movs	r2, #8
 8002746:	409a      	lsls	r2, r3
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002750:	f043 0201 	orr.w	r2, r3, #1
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800275c:	2201      	movs	r2, #1
 800275e:	409a      	lsls	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4013      	ands	r3, r2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d012      	beq.n	800278e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00b      	beq.n	800278e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800277a:	2201      	movs	r2, #1
 800277c:	409a      	lsls	r2, r3
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002786:	f043 0202 	orr.w	r2, r3, #2
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002792:	2204      	movs	r2, #4
 8002794:	409a      	lsls	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4013      	ands	r3, r2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d012      	beq.n	80027c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d00b      	beq.n	80027c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b0:	2204      	movs	r2, #4
 80027b2:	409a      	lsls	r2, r3
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027bc:	f043 0204 	orr.w	r2, r3, #4
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c8:	2210      	movs	r2, #16
 80027ca:	409a      	lsls	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4013      	ands	r3, r2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d043      	beq.n	800285c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0308 	and.w	r3, r3, #8
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d03c      	beq.n	800285c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e6:	2210      	movs	r2, #16
 80027e8:	409a      	lsls	r2, r3
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d018      	beq.n	800282e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d108      	bne.n	800281c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	2b00      	cmp	r3, #0
 8002810:	d024      	beq.n	800285c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	4798      	blx	r3
 800281a:	e01f      	b.n	800285c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002820:	2b00      	cmp	r3, #0
 8002822:	d01b      	beq.n	800285c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	4798      	blx	r3
 800282c:	e016      	b.n	800285c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002838:	2b00      	cmp	r3, #0
 800283a:	d107      	bne.n	800284c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 0208 	bic.w	r2, r2, #8
 800284a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002850:	2b00      	cmp	r3, #0
 8002852:	d003      	beq.n	800285c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002860:	2220      	movs	r2, #32
 8002862:	409a      	lsls	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	4013      	ands	r3, r2
 8002868:	2b00      	cmp	r3, #0
 800286a:	f000 808e 	beq.w	800298a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0310 	and.w	r3, r3, #16
 8002878:	2b00      	cmp	r3, #0
 800287a:	f000 8086 	beq.w	800298a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002882:	2220      	movs	r2, #32
 8002884:	409a      	lsls	r2, r3
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b05      	cmp	r3, #5
 8002894:	d136      	bne.n	8002904 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0216 	bic.w	r2, r2, #22
 80028a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	695a      	ldr	r2, [r3, #20]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d103      	bne.n	80028c6 <HAL_DMA_IRQHandler+0x1da>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d007      	beq.n	80028d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 0208 	bic.w	r2, r2, #8
 80028d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028da:	223f      	movs	r2, #63	; 0x3f
 80028dc:	409a      	lsls	r2, r3
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d07d      	beq.n	80029f6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	4798      	blx	r3
        }
        return;
 8002902:	e078      	b.n	80029f6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d01c      	beq.n	800294c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800291c:	2b00      	cmp	r3, #0
 800291e:	d108      	bne.n	8002932 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002924:	2b00      	cmp	r3, #0
 8002926:	d030      	beq.n	800298a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	4798      	blx	r3
 8002930:	e02b      	b.n	800298a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002936:	2b00      	cmp	r3, #0
 8002938:	d027      	beq.n	800298a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	4798      	blx	r3
 8002942:	e022      	b.n	800298a <HAL_DMA_IRQHandler+0x29e>
 8002944:	20000000 	.word	0x20000000
 8002948:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10f      	bne.n	800297a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 0210 	bic.w	r2, r2, #16
 8002968:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800298e:	2b00      	cmp	r3, #0
 8002990:	d032      	beq.n	80029f8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b00      	cmp	r3, #0
 800299c:	d022      	beq.n	80029e4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2205      	movs	r2, #5
 80029a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 0201 	bic.w	r2, r2, #1
 80029b4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	3301      	adds	r3, #1
 80029ba:	60bb      	str	r3, [r7, #8]
 80029bc:	697a      	ldr	r2, [r7, #20]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d307      	bcc.n	80029d2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1f2      	bne.n	80029b6 <HAL_DMA_IRQHandler+0x2ca>
 80029d0:	e000      	b.n	80029d4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80029d2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	4798      	blx	r3
 80029f4:	e000      	b.n	80029f8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80029f6:	bf00      	nop
    }
  }
}
 80029f8:	3718      	adds	r7, #24
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop

08002a00 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a1c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	2b40      	cmp	r3, #64	; 0x40
 8002a2c:	d108      	bne.n	8002a40 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68ba      	ldr	r2, [r7, #8]
 8002a3c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a3e:	e007      	b.n	8002a50 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	68ba      	ldr	r2, [r7, #8]
 8002a46:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	60da      	str	r2, [r3, #12]
}
 8002a50:	bf00      	nop
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	3b10      	subs	r3, #16
 8002a6c:	4a14      	ldr	r2, [pc, #80]	; (8002ac0 <DMA_CalcBaseAndBitshift+0x64>)
 8002a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a72:	091b      	lsrs	r3, r3, #4
 8002a74:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a76:	4a13      	ldr	r2, [pc, #76]	; (8002ac4 <DMA_CalcBaseAndBitshift+0x68>)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2b03      	cmp	r3, #3
 8002a88:	d909      	bls.n	8002a9e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a92:	f023 0303 	bic.w	r3, r3, #3
 8002a96:	1d1a      	adds	r2, r3, #4
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	659a      	str	r2, [r3, #88]	; 0x58
 8002a9c:	e007      	b.n	8002aae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002aa6:	f023 0303 	bic.w	r3, r3, #3
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3714      	adds	r7, #20
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	aaaaaaab 	.word	0xaaaaaaab
 8002ac4:	08006448 	.word	0x08006448

08002ac8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d11f      	bne.n	8002b22 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	d855      	bhi.n	8002b94 <DMA_CheckFifoParam+0xcc>
 8002ae8:	a201      	add	r2, pc, #4	; (adr r2, 8002af0 <DMA_CheckFifoParam+0x28>)
 8002aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aee:	bf00      	nop
 8002af0:	08002b01 	.word	0x08002b01
 8002af4:	08002b13 	.word	0x08002b13
 8002af8:	08002b01 	.word	0x08002b01
 8002afc:	08002b95 	.word	0x08002b95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d045      	beq.n	8002b98 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b10:	e042      	b.n	8002b98 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b16:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b1a:	d13f      	bne.n	8002b9c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b20:	e03c      	b.n	8002b9c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b2a:	d121      	bne.n	8002b70 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	2b03      	cmp	r3, #3
 8002b30:	d836      	bhi.n	8002ba0 <DMA_CheckFifoParam+0xd8>
 8002b32:	a201      	add	r2, pc, #4	; (adr r2, 8002b38 <DMA_CheckFifoParam+0x70>)
 8002b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b38:	08002b49 	.word	0x08002b49
 8002b3c:	08002b4f 	.word	0x08002b4f
 8002b40:	08002b49 	.word	0x08002b49
 8002b44:	08002b61 	.word	0x08002b61
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	73fb      	strb	r3, [r7, #15]
      break;
 8002b4c:	e02f      	b.n	8002bae <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d024      	beq.n	8002ba4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b5e:	e021      	b.n	8002ba4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b64:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b68:	d11e      	bne.n	8002ba8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b6e:	e01b      	b.n	8002ba8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d902      	bls.n	8002b7c <DMA_CheckFifoParam+0xb4>
 8002b76:	2b03      	cmp	r3, #3
 8002b78:	d003      	beq.n	8002b82 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b7a:	e018      	b.n	8002bae <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002b80:	e015      	b.n	8002bae <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00e      	beq.n	8002bac <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	73fb      	strb	r3, [r7, #15]
      break;
 8002b92:	e00b      	b.n	8002bac <DMA_CheckFifoParam+0xe4>
      break;
 8002b94:	bf00      	nop
 8002b96:	e00a      	b.n	8002bae <DMA_CheckFifoParam+0xe6>
      break;
 8002b98:	bf00      	nop
 8002b9a:	e008      	b.n	8002bae <DMA_CheckFifoParam+0xe6>
      break;
 8002b9c:	bf00      	nop
 8002b9e:	e006      	b.n	8002bae <DMA_CheckFifoParam+0xe6>
      break;
 8002ba0:	bf00      	nop
 8002ba2:	e004      	b.n	8002bae <DMA_CheckFifoParam+0xe6>
      break;
 8002ba4:	bf00      	nop
 8002ba6:	e002      	b.n	8002bae <DMA_CheckFifoParam+0xe6>
      break;   
 8002ba8:	bf00      	nop
 8002baa:	e000      	b.n	8002bae <DMA_CheckFifoParam+0xe6>
      break;
 8002bac:	bf00      	nop
    }
  } 
  
  return status; 
 8002bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3714      	adds	r7, #20
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b089      	sub	sp, #36	; 0x24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61fb      	str	r3, [r7, #28]
 8002bd6:	e165      	b.n	8002ea4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bd8:	2201      	movs	r2, #1
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	4013      	ands	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	f040 8154 	bne.w	8002e9e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d00b      	beq.n	8002c16 <HAL_GPIO_Init+0x5a>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d007      	beq.n	8002c16 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c0a:	2b11      	cmp	r3, #17
 8002c0c:	d003      	beq.n	8002c16 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	2b12      	cmp	r3, #18
 8002c14:	d130      	bne.n	8002c78 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	2203      	movs	r2, #3
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	43db      	mvns	r3, r3
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	68da      	ldr	r2, [r3, #12]
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	091b      	lsrs	r3, r3, #4
 8002c62:	f003 0201 	and.w	r2, r3, #1
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	2203      	movs	r2, #3
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d003      	beq.n	8002cb8 <HAL_GPIO_Init+0xfc>
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	2b12      	cmp	r3, #18
 8002cb6:	d123      	bne.n	8002d00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	08da      	lsrs	r2, r3, #3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3208      	adds	r2, #8
 8002cc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	220f      	movs	r2, #15
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	691a      	ldr	r2, [r3, #16]
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	08da      	lsrs	r2, r3, #3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	3208      	adds	r2, #8
 8002cfa:	69b9      	ldr	r1, [r7, #24]
 8002cfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4013      	ands	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f003 0203 	and.w	r2, r3, #3
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	f000 80ae 	beq.w	8002e9e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	4b5c      	ldr	r3, [pc, #368]	; (8002eb8 <HAL_GPIO_Init+0x2fc>)
 8002d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4a:	4a5b      	ldr	r2, [pc, #364]	; (8002eb8 <HAL_GPIO_Init+0x2fc>)
 8002d4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d50:	6453      	str	r3, [r2, #68]	; 0x44
 8002d52:	4b59      	ldr	r3, [pc, #356]	; (8002eb8 <HAL_GPIO_Init+0x2fc>)
 8002d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d5e:	4a57      	ldr	r2, [pc, #348]	; (8002ebc <HAL_GPIO_Init+0x300>)
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	089b      	lsrs	r3, r3, #2
 8002d64:	3302      	adds	r3, #2
 8002d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f003 0303 	and.w	r3, r3, #3
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	220f      	movs	r2, #15
 8002d76:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7a:	43db      	mvns	r3, r3
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a4e      	ldr	r2, [pc, #312]	; (8002ec0 <HAL_GPIO_Init+0x304>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d025      	beq.n	8002dd6 <HAL_GPIO_Init+0x21a>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a4d      	ldr	r2, [pc, #308]	; (8002ec4 <HAL_GPIO_Init+0x308>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d01f      	beq.n	8002dd2 <HAL_GPIO_Init+0x216>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a4c      	ldr	r2, [pc, #304]	; (8002ec8 <HAL_GPIO_Init+0x30c>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d019      	beq.n	8002dce <HAL_GPIO_Init+0x212>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a4b      	ldr	r2, [pc, #300]	; (8002ecc <HAL_GPIO_Init+0x310>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d013      	beq.n	8002dca <HAL_GPIO_Init+0x20e>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a4a      	ldr	r2, [pc, #296]	; (8002ed0 <HAL_GPIO_Init+0x314>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d00d      	beq.n	8002dc6 <HAL_GPIO_Init+0x20a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a49      	ldr	r2, [pc, #292]	; (8002ed4 <HAL_GPIO_Init+0x318>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d007      	beq.n	8002dc2 <HAL_GPIO_Init+0x206>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a48      	ldr	r2, [pc, #288]	; (8002ed8 <HAL_GPIO_Init+0x31c>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d101      	bne.n	8002dbe <HAL_GPIO_Init+0x202>
 8002dba:	2306      	movs	r3, #6
 8002dbc:	e00c      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dbe:	2307      	movs	r3, #7
 8002dc0:	e00a      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dc2:	2305      	movs	r3, #5
 8002dc4:	e008      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dc6:	2304      	movs	r3, #4
 8002dc8:	e006      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e004      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dce:	2302      	movs	r3, #2
 8002dd0:	e002      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e000      	b.n	8002dd8 <HAL_GPIO_Init+0x21c>
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	69fa      	ldr	r2, [r7, #28]
 8002dda:	f002 0203 	and.w	r2, r2, #3
 8002dde:	0092      	lsls	r2, r2, #2
 8002de0:	4093      	lsls	r3, r2
 8002de2:	69ba      	ldr	r2, [r7, #24]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002de8:	4934      	ldr	r1, [pc, #208]	; (8002ebc <HAL_GPIO_Init+0x300>)
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	089b      	lsrs	r3, r3, #2
 8002dee:	3302      	adds	r3, #2
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002df6:	4b39      	ldr	r3, [pc, #228]	; (8002edc <HAL_GPIO_Init+0x320>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	4013      	ands	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e1a:	4a30      	ldr	r2, [pc, #192]	; (8002edc <HAL_GPIO_Init+0x320>)
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002e20:	4b2e      	ldr	r3, [pc, #184]	; (8002edc <HAL_GPIO_Init+0x320>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	69ba      	ldr	r2, [r7, #24]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d003      	beq.n	8002e44 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e44:	4a25      	ldr	r2, [pc, #148]	; (8002edc <HAL_GPIO_Init+0x320>)
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e4a:	4b24      	ldr	r3, [pc, #144]	; (8002edc <HAL_GPIO_Init+0x320>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	43db      	mvns	r3, r3
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4013      	ands	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e6e:	4a1b      	ldr	r2, [pc, #108]	; (8002edc <HAL_GPIO_Init+0x320>)
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e74:	4b19      	ldr	r3, [pc, #100]	; (8002edc <HAL_GPIO_Init+0x320>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4013      	ands	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e98:	4a10      	ldr	r2, [pc, #64]	; (8002edc <HAL_GPIO_Init+0x320>)
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	61fb      	str	r3, [r7, #28]
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	2b0f      	cmp	r3, #15
 8002ea8:	f67f ae96 	bls.w	8002bd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002eac:	bf00      	nop
 8002eae:	3724      	adds	r7, #36	; 0x24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40013800 	.word	0x40013800
 8002ec0:	40020000 	.word	0x40020000
 8002ec4:	40020400 	.word	0x40020400
 8002ec8:	40020800 	.word	0x40020800
 8002ecc:	40020c00 	.word	0x40020c00
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	40021400 	.word	0x40021400
 8002ed8:	40021800 	.word	0x40021800
 8002edc:	40013c00 	.word	0x40013c00

08002ee0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	460b      	mov	r3, r1
 8002eea:	807b      	strh	r3, [r7, #2]
 8002eec:	4613      	mov	r3, r2
 8002eee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ef0:	787b      	ldrb	r3, [r7, #1]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ef6:	887a      	ldrh	r2, [r7, #2]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002efc:	e003      	b.n	8002f06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002efe:	887b      	ldrh	r3, [r7, #2]
 8002f00:	041a      	lsls	r2, r3, #16
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	619a      	str	r2, [r3, #24]
}
 8002f06:	bf00      	nop
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
	...

08002f14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002f1e:	4b08      	ldr	r3, [pc, #32]	; (8002f40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f20:	695a      	ldr	r2, [r3, #20]
 8002f22:	88fb      	ldrh	r3, [r7, #6]
 8002f24:	4013      	ands	r3, r2
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d006      	beq.n	8002f38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f2a:	4a05      	ldr	r2, [pc, #20]	; (8002f40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f2c:	88fb      	ldrh	r3, [r7, #6]
 8002f2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f30:	88fb      	ldrh	r3, [r7, #6]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fe fcaa 	bl	800188c <HAL_GPIO_EXTI_Callback>
  }
}
 8002f38:	bf00      	nop
 8002f3a:	3708      	adds	r7, #8
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40013c00 	.word	0x40013c00

08002f44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d101      	bne.n	8002f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e0cc      	b.n	80030f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f58:	4b68      	ldr	r3, [pc, #416]	; (80030fc <HAL_RCC_ClockConfig+0x1b8>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 030f 	and.w	r3, r3, #15
 8002f60:	683a      	ldr	r2, [r7, #0]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d90c      	bls.n	8002f80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f66:	4b65      	ldr	r3, [pc, #404]	; (80030fc <HAL_RCC_ClockConfig+0x1b8>)
 8002f68:	683a      	ldr	r2, [r7, #0]
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f6e:	4b63      	ldr	r3, [pc, #396]	; (80030fc <HAL_RCC_ClockConfig+0x1b8>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 030f 	and.w	r3, r3, #15
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d001      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0b8      	b.n	80030f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d020      	beq.n	8002fce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0304 	and.w	r3, r3, #4
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d005      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f98:	4b59      	ldr	r3, [pc, #356]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	4a58      	ldr	r2, [pc, #352]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002fa2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0308 	and.w	r3, r3, #8
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d005      	beq.n	8002fbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fb0:	4b53      	ldr	r3, [pc, #332]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	4a52      	ldr	r2, [pc, #328]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002fba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fbc:	4b50      	ldr	r3, [pc, #320]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	494d      	ldr	r1, [pc, #308]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d044      	beq.n	8003064 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d107      	bne.n	8002ff2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fe2:	4b47      	ldr	r3, [pc, #284]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d119      	bne.n	8003022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e07f      	b.n	80030f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d003      	beq.n	8003002 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	d107      	bne.n	8003012 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003002:	4b3f      	ldr	r3, [pc, #252]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d109      	bne.n	8003022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e06f      	b.n	80030f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003012:	4b3b      	ldr	r3, [pc, #236]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e067      	b.n	80030f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003022:	4b37      	ldr	r3, [pc, #220]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f023 0203 	bic.w	r2, r3, #3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	4934      	ldr	r1, [pc, #208]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8003030:	4313      	orrs	r3, r2
 8003032:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003034:	f7fe fe90 	bl	8001d58 <HAL_GetTick>
 8003038:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303a:	e00a      	b.n	8003052 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800303c:	f7fe fe8c 	bl	8001d58 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	f241 3288 	movw	r2, #5000	; 0x1388
 800304a:	4293      	cmp	r3, r2
 800304c:	d901      	bls.n	8003052 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e04f      	b.n	80030f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003052:	4b2b      	ldr	r3, [pc, #172]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 020c 	and.w	r2, r3, #12
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	429a      	cmp	r2, r3
 8003062:	d1eb      	bne.n	800303c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003064:	4b25      	ldr	r3, [pc, #148]	; (80030fc <HAL_RCC_ClockConfig+0x1b8>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 030f 	and.w	r3, r3, #15
 800306c:	683a      	ldr	r2, [r7, #0]
 800306e:	429a      	cmp	r2, r3
 8003070:	d20c      	bcs.n	800308c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003072:	4b22      	ldr	r3, [pc, #136]	; (80030fc <HAL_RCC_ClockConfig+0x1b8>)
 8003074:	683a      	ldr	r2, [r7, #0]
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800307a:	4b20      	ldr	r3, [pc, #128]	; (80030fc <HAL_RCC_ClockConfig+0x1b8>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	429a      	cmp	r2, r3
 8003086:	d001      	beq.n	800308c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e032      	b.n	80030f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0304 	and.w	r3, r3, #4
 8003094:	2b00      	cmp	r3, #0
 8003096:	d008      	beq.n	80030aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003098:	4b19      	ldr	r3, [pc, #100]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	4916      	ldr	r1, [pc, #88]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0308 	and.w	r3, r3, #8
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d009      	beq.n	80030ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030b6:	4b12      	ldr	r3, [pc, #72]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	490e      	ldr	r1, [pc, #56]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030ca:	f000 f855 	bl	8003178 <HAL_RCC_GetSysClockFreq>
 80030ce:	4601      	mov	r1, r0
 80030d0:	4b0b      	ldr	r3, [pc, #44]	; (8003100 <HAL_RCC_ClockConfig+0x1bc>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	091b      	lsrs	r3, r3, #4
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	4a0a      	ldr	r2, [pc, #40]	; (8003104 <HAL_RCC_ClockConfig+0x1c0>)
 80030dc:	5cd3      	ldrb	r3, [r2, r3]
 80030de:	fa21 f303 	lsr.w	r3, r1, r3
 80030e2:	4a09      	ldr	r2, [pc, #36]	; (8003108 <HAL_RCC_ClockConfig+0x1c4>)
 80030e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030e6:	4b09      	ldr	r3, [pc, #36]	; (800310c <HAL_RCC_ClockConfig+0x1c8>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fe fdf0 	bl	8001cd0 <HAL_InitTick>

  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40023c00 	.word	0x40023c00
 8003100:	40023800 	.word	0x40023800
 8003104:	08006430 	.word	0x08006430
 8003108:	20000000 	.word	0x20000000
 800310c:	20000004 	.word	0x20000004

08003110 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003114:	4b03      	ldr	r3, [pc, #12]	; (8003124 <HAL_RCC_GetHCLKFreq+0x14>)
 8003116:	681b      	ldr	r3, [r3, #0]
}
 8003118:	4618      	mov	r0, r3
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	20000000 	.word	0x20000000

08003128 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800312c:	f7ff fff0 	bl	8003110 <HAL_RCC_GetHCLKFreq>
 8003130:	4601      	mov	r1, r0
 8003132:	4b05      	ldr	r3, [pc, #20]	; (8003148 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	0a9b      	lsrs	r3, r3, #10
 8003138:	f003 0307 	and.w	r3, r3, #7
 800313c:	4a03      	ldr	r2, [pc, #12]	; (800314c <HAL_RCC_GetPCLK1Freq+0x24>)
 800313e:	5cd3      	ldrb	r3, [r2, r3]
 8003140:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003144:	4618      	mov	r0, r3
 8003146:	bd80      	pop	{r7, pc}
 8003148:	40023800 	.word	0x40023800
 800314c:	08006440 	.word	0x08006440

08003150 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003154:	f7ff ffdc 	bl	8003110 <HAL_RCC_GetHCLKFreq>
 8003158:	4601      	mov	r1, r0
 800315a:	4b05      	ldr	r3, [pc, #20]	; (8003170 <HAL_RCC_GetPCLK2Freq+0x20>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	0b5b      	lsrs	r3, r3, #13
 8003160:	f003 0307 	and.w	r3, r3, #7
 8003164:	4a03      	ldr	r2, [pc, #12]	; (8003174 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003166:	5cd3      	ldrb	r3, [r2, r3]
 8003168:	fa21 f303 	lsr.w	r3, r1, r3
}
 800316c:	4618      	mov	r0, r3
 800316e:	bd80      	pop	{r7, pc}
 8003170:	40023800 	.word	0x40023800
 8003174:	08006440 	.word	0x08006440

08003178 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800317a:	b087      	sub	sp, #28
 800317c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800317e:	2300      	movs	r3, #0
 8003180:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8003186:	2300      	movs	r3, #0
 8003188:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800318a:	2300      	movs	r3, #0
 800318c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800318e:	2300      	movs	r3, #0
 8003190:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003192:	4bc6      	ldr	r3, [pc, #792]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f003 030c 	and.w	r3, r3, #12
 800319a:	2b0c      	cmp	r3, #12
 800319c:	f200 817e 	bhi.w	800349c <HAL_RCC_GetSysClockFreq+0x324>
 80031a0:	a201      	add	r2, pc, #4	; (adr r2, 80031a8 <HAL_RCC_GetSysClockFreq+0x30>)
 80031a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a6:	bf00      	nop
 80031a8:	080031dd 	.word	0x080031dd
 80031ac:	0800349d 	.word	0x0800349d
 80031b0:	0800349d 	.word	0x0800349d
 80031b4:	0800349d 	.word	0x0800349d
 80031b8:	080031e3 	.word	0x080031e3
 80031bc:	0800349d 	.word	0x0800349d
 80031c0:	0800349d 	.word	0x0800349d
 80031c4:	0800349d 	.word	0x0800349d
 80031c8:	080031e9 	.word	0x080031e9
 80031cc:	0800349d 	.word	0x0800349d
 80031d0:	0800349d 	.word	0x0800349d
 80031d4:	0800349d 	.word	0x0800349d
 80031d8:	08003345 	.word	0x08003345
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031dc:	4bb4      	ldr	r3, [pc, #720]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x338>)
 80031de:	613b      	str	r3, [r7, #16]
       break;
 80031e0:	e15f      	b.n	80034a2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031e2:	4bb4      	ldr	r3, [pc, #720]	; (80034b4 <HAL_RCC_GetSysClockFreq+0x33c>)
 80031e4:	613b      	str	r3, [r7, #16]
      break;
 80031e6:	e15c      	b.n	80034a2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031e8:	4bb0      	ldr	r3, [pc, #704]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031f0:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031f2:	4bae      	ldr	r3, [pc, #696]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d04a      	beq.n	8003294 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031fe:	4bab      	ldr	r3, [pc, #684]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	099b      	lsrs	r3, r3, #6
 8003204:	f04f 0400 	mov.w	r4, #0
 8003208:	f240 11ff 	movw	r1, #511	; 0x1ff
 800320c:	f04f 0200 	mov.w	r2, #0
 8003210:	ea03 0501 	and.w	r5, r3, r1
 8003214:	ea04 0602 	and.w	r6, r4, r2
 8003218:	4629      	mov	r1, r5
 800321a:	4632      	mov	r2, r6
 800321c:	f04f 0300 	mov.w	r3, #0
 8003220:	f04f 0400 	mov.w	r4, #0
 8003224:	0154      	lsls	r4, r2, #5
 8003226:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800322a:	014b      	lsls	r3, r1, #5
 800322c:	4619      	mov	r1, r3
 800322e:	4622      	mov	r2, r4
 8003230:	1b49      	subs	r1, r1, r5
 8003232:	eb62 0206 	sbc.w	r2, r2, r6
 8003236:	f04f 0300 	mov.w	r3, #0
 800323a:	f04f 0400 	mov.w	r4, #0
 800323e:	0194      	lsls	r4, r2, #6
 8003240:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003244:	018b      	lsls	r3, r1, #6
 8003246:	1a5b      	subs	r3, r3, r1
 8003248:	eb64 0402 	sbc.w	r4, r4, r2
 800324c:	f04f 0100 	mov.w	r1, #0
 8003250:	f04f 0200 	mov.w	r2, #0
 8003254:	00e2      	lsls	r2, r4, #3
 8003256:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800325a:	00d9      	lsls	r1, r3, #3
 800325c:	460b      	mov	r3, r1
 800325e:	4614      	mov	r4, r2
 8003260:	195b      	adds	r3, r3, r5
 8003262:	eb44 0406 	adc.w	r4, r4, r6
 8003266:	f04f 0100 	mov.w	r1, #0
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	0262      	lsls	r2, r4, #9
 8003270:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003274:	0259      	lsls	r1, r3, #9
 8003276:	460b      	mov	r3, r1
 8003278:	4614      	mov	r4, r2
 800327a:	4618      	mov	r0, r3
 800327c:	4621      	mov	r1, r4
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	f04f 0400 	mov.w	r4, #0
 8003284:	461a      	mov	r2, r3
 8003286:	4623      	mov	r3, r4
 8003288:	f7fd fcb8 	bl	8000bfc <__aeabi_uldivmod>
 800328c:	4603      	mov	r3, r0
 800328e:	460c      	mov	r4, r1
 8003290:	617b      	str	r3, [r7, #20]
 8003292:	e049      	b.n	8003328 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003294:	4b85      	ldr	r3, [pc, #532]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	099b      	lsrs	r3, r3, #6
 800329a:	f04f 0400 	mov.w	r4, #0
 800329e:	f240 11ff 	movw	r1, #511	; 0x1ff
 80032a2:	f04f 0200 	mov.w	r2, #0
 80032a6:	ea03 0501 	and.w	r5, r3, r1
 80032aa:	ea04 0602 	and.w	r6, r4, r2
 80032ae:	4629      	mov	r1, r5
 80032b0:	4632      	mov	r2, r6
 80032b2:	f04f 0300 	mov.w	r3, #0
 80032b6:	f04f 0400 	mov.w	r4, #0
 80032ba:	0154      	lsls	r4, r2, #5
 80032bc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80032c0:	014b      	lsls	r3, r1, #5
 80032c2:	4619      	mov	r1, r3
 80032c4:	4622      	mov	r2, r4
 80032c6:	1b49      	subs	r1, r1, r5
 80032c8:	eb62 0206 	sbc.w	r2, r2, r6
 80032cc:	f04f 0300 	mov.w	r3, #0
 80032d0:	f04f 0400 	mov.w	r4, #0
 80032d4:	0194      	lsls	r4, r2, #6
 80032d6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80032da:	018b      	lsls	r3, r1, #6
 80032dc:	1a5b      	subs	r3, r3, r1
 80032de:	eb64 0402 	sbc.w	r4, r4, r2
 80032e2:	f04f 0100 	mov.w	r1, #0
 80032e6:	f04f 0200 	mov.w	r2, #0
 80032ea:	00e2      	lsls	r2, r4, #3
 80032ec:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80032f0:	00d9      	lsls	r1, r3, #3
 80032f2:	460b      	mov	r3, r1
 80032f4:	4614      	mov	r4, r2
 80032f6:	195b      	adds	r3, r3, r5
 80032f8:	eb44 0406 	adc.w	r4, r4, r6
 80032fc:	f04f 0100 	mov.w	r1, #0
 8003300:	f04f 0200 	mov.w	r2, #0
 8003304:	02a2      	lsls	r2, r4, #10
 8003306:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800330a:	0299      	lsls	r1, r3, #10
 800330c:	460b      	mov	r3, r1
 800330e:	4614      	mov	r4, r2
 8003310:	4618      	mov	r0, r3
 8003312:	4621      	mov	r1, r4
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f04f 0400 	mov.w	r4, #0
 800331a:	461a      	mov	r2, r3
 800331c:	4623      	mov	r3, r4
 800331e:	f7fd fc6d 	bl	8000bfc <__aeabi_uldivmod>
 8003322:	4603      	mov	r3, r0
 8003324:	460c      	mov	r4, r1
 8003326:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003328:	4b60      	ldr	r3, [pc, #384]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	0c1b      	lsrs	r3, r3, #16
 800332e:	f003 0303 	and.w	r3, r3, #3
 8003332:	3301      	adds	r3, #1
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003340:	613b      	str	r3, [r7, #16]
      break;
 8003342:	e0ae      	b.n	80034a2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003344:	4b59      	ldr	r3, [pc, #356]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800334c:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800334e:	4b57      	ldr	r3, [pc, #348]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d04a      	beq.n	80033f0 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800335a:	4b54      	ldr	r3, [pc, #336]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	099b      	lsrs	r3, r3, #6
 8003360:	f04f 0400 	mov.w	r4, #0
 8003364:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003368:	f04f 0200 	mov.w	r2, #0
 800336c:	ea03 0501 	and.w	r5, r3, r1
 8003370:	ea04 0602 	and.w	r6, r4, r2
 8003374:	4629      	mov	r1, r5
 8003376:	4632      	mov	r2, r6
 8003378:	f04f 0300 	mov.w	r3, #0
 800337c:	f04f 0400 	mov.w	r4, #0
 8003380:	0154      	lsls	r4, r2, #5
 8003382:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003386:	014b      	lsls	r3, r1, #5
 8003388:	4619      	mov	r1, r3
 800338a:	4622      	mov	r2, r4
 800338c:	1b49      	subs	r1, r1, r5
 800338e:	eb62 0206 	sbc.w	r2, r2, r6
 8003392:	f04f 0300 	mov.w	r3, #0
 8003396:	f04f 0400 	mov.w	r4, #0
 800339a:	0194      	lsls	r4, r2, #6
 800339c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80033a0:	018b      	lsls	r3, r1, #6
 80033a2:	1a5b      	subs	r3, r3, r1
 80033a4:	eb64 0402 	sbc.w	r4, r4, r2
 80033a8:	f04f 0100 	mov.w	r1, #0
 80033ac:	f04f 0200 	mov.w	r2, #0
 80033b0:	00e2      	lsls	r2, r4, #3
 80033b2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80033b6:	00d9      	lsls	r1, r3, #3
 80033b8:	460b      	mov	r3, r1
 80033ba:	4614      	mov	r4, r2
 80033bc:	195b      	adds	r3, r3, r5
 80033be:	eb44 0406 	adc.w	r4, r4, r6
 80033c2:	f04f 0100 	mov.w	r1, #0
 80033c6:	f04f 0200 	mov.w	r2, #0
 80033ca:	0262      	lsls	r2, r4, #9
 80033cc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80033d0:	0259      	lsls	r1, r3, #9
 80033d2:	460b      	mov	r3, r1
 80033d4:	4614      	mov	r4, r2
 80033d6:	4618      	mov	r0, r3
 80033d8:	4621      	mov	r1, r4
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f04f 0400 	mov.w	r4, #0
 80033e0:	461a      	mov	r2, r3
 80033e2:	4623      	mov	r3, r4
 80033e4:	f7fd fc0a 	bl	8000bfc <__aeabi_uldivmod>
 80033e8:	4603      	mov	r3, r0
 80033ea:	460c      	mov	r4, r1
 80033ec:	617b      	str	r3, [r7, #20]
 80033ee:	e049      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033f0:	4b2e      	ldr	r3, [pc, #184]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	099b      	lsrs	r3, r3, #6
 80033f6:	f04f 0400 	mov.w	r4, #0
 80033fa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80033fe:	f04f 0200 	mov.w	r2, #0
 8003402:	ea03 0501 	and.w	r5, r3, r1
 8003406:	ea04 0602 	and.w	r6, r4, r2
 800340a:	4629      	mov	r1, r5
 800340c:	4632      	mov	r2, r6
 800340e:	f04f 0300 	mov.w	r3, #0
 8003412:	f04f 0400 	mov.w	r4, #0
 8003416:	0154      	lsls	r4, r2, #5
 8003418:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800341c:	014b      	lsls	r3, r1, #5
 800341e:	4619      	mov	r1, r3
 8003420:	4622      	mov	r2, r4
 8003422:	1b49      	subs	r1, r1, r5
 8003424:	eb62 0206 	sbc.w	r2, r2, r6
 8003428:	f04f 0300 	mov.w	r3, #0
 800342c:	f04f 0400 	mov.w	r4, #0
 8003430:	0194      	lsls	r4, r2, #6
 8003432:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003436:	018b      	lsls	r3, r1, #6
 8003438:	1a5b      	subs	r3, r3, r1
 800343a:	eb64 0402 	sbc.w	r4, r4, r2
 800343e:	f04f 0100 	mov.w	r1, #0
 8003442:	f04f 0200 	mov.w	r2, #0
 8003446:	00e2      	lsls	r2, r4, #3
 8003448:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800344c:	00d9      	lsls	r1, r3, #3
 800344e:	460b      	mov	r3, r1
 8003450:	4614      	mov	r4, r2
 8003452:	195b      	adds	r3, r3, r5
 8003454:	eb44 0406 	adc.w	r4, r4, r6
 8003458:	f04f 0100 	mov.w	r1, #0
 800345c:	f04f 0200 	mov.w	r2, #0
 8003460:	02a2      	lsls	r2, r4, #10
 8003462:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003466:	0299      	lsls	r1, r3, #10
 8003468:	460b      	mov	r3, r1
 800346a:	4614      	mov	r4, r2
 800346c:	4618      	mov	r0, r3
 800346e:	4621      	mov	r1, r4
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f04f 0400 	mov.w	r4, #0
 8003476:	461a      	mov	r2, r3
 8003478:	4623      	mov	r3, r4
 800347a:	f7fd fbbf 	bl	8000bfc <__aeabi_uldivmod>
 800347e:	4603      	mov	r3, r0
 8003480:	460c      	mov	r4, r1
 8003482:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003484:	4b09      	ldr	r3, [pc, #36]	; (80034ac <HAL_RCC_GetSysClockFreq+0x334>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	0f1b      	lsrs	r3, r3, #28
 800348a:	f003 0307 	and.w	r3, r3, #7
 800348e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	fbb2 f3f3 	udiv	r3, r2, r3
 8003498:	613b      	str	r3, [r7, #16]
      break;
 800349a:	e002      	b.n	80034a2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800349c:	4b04      	ldr	r3, [pc, #16]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x338>)
 800349e:	613b      	str	r3, [r7, #16]
      break;
 80034a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034a2:	693b      	ldr	r3, [r7, #16]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	371c      	adds	r7, #28
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034ac:	40023800 	.word	0x40023800
 80034b0:	00f42400 	.word	0x00f42400
 80034b4:	007a1200 	.word	0x007a1200

080034b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034c0:	2300      	movs	r3, #0
 80034c2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f000 8083 	beq.w	80035d8 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80034d2:	4b95      	ldr	r3, [pc, #596]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f003 030c 	and.w	r3, r3, #12
 80034da:	2b04      	cmp	r3, #4
 80034dc:	d019      	beq.n	8003512 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80034de:	4b92      	ldr	r3, [pc, #584]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80034e6:	2b08      	cmp	r3, #8
 80034e8:	d106      	bne.n	80034f8 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80034ea:	4b8f      	ldr	r3, [pc, #572]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034f6:	d00c      	beq.n	8003512 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034f8:	4b8b      	ldr	r3, [pc, #556]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003500:	2b0c      	cmp	r3, #12
 8003502:	d112      	bne.n	800352a <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003504:	4b88      	ldr	r3, [pc, #544]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800350c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003510:	d10b      	bne.n	800352a <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003512:	4b85      	ldr	r3, [pc, #532]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d05b      	beq.n	80035d6 <HAL_RCC_OscConfig+0x11e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d157      	bne.n	80035d6 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e216      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003532:	d106      	bne.n	8003542 <HAL_RCC_OscConfig+0x8a>
 8003534:	4b7c      	ldr	r3, [pc, #496]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a7b      	ldr	r2, [pc, #492]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 800353a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800353e:	6013      	str	r3, [r2, #0]
 8003540:	e01d      	b.n	800357e <HAL_RCC_OscConfig+0xc6>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800354a:	d10c      	bne.n	8003566 <HAL_RCC_OscConfig+0xae>
 800354c:	4b76      	ldr	r3, [pc, #472]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a75      	ldr	r2, [pc, #468]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003552:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003556:	6013      	str	r3, [r2, #0]
 8003558:	4b73      	ldr	r3, [pc, #460]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a72      	ldr	r2, [pc, #456]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 800355e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003562:	6013      	str	r3, [r2, #0]
 8003564:	e00b      	b.n	800357e <HAL_RCC_OscConfig+0xc6>
 8003566:	4b70      	ldr	r3, [pc, #448]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a6f      	ldr	r2, [pc, #444]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 800356c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	4b6d      	ldr	r3, [pc, #436]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a6c      	ldr	r2, [pc, #432]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003578:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800357c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d013      	beq.n	80035ae <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003586:	f7fe fbe7 	bl	8001d58 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800358c:	e008      	b.n	80035a0 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800358e:	f7fe fbe3 	bl	8001d58 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b64      	cmp	r3, #100	; 0x64
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e1db      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a0:	4b61      	ldr	r3, [pc, #388]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d0f0      	beq.n	800358e <HAL_RCC_OscConfig+0xd6>
 80035ac:	e014      	b.n	80035d8 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ae:	f7fe fbd3 	bl	8001d58 <HAL_GetTick>
 80035b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035b4:	e008      	b.n	80035c8 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035b6:	f7fe fbcf 	bl	8001d58 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	2b64      	cmp	r3, #100	; 0x64
 80035c2:	d901      	bls.n	80035c8 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e1c7      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035c8:	4b57      	ldr	r3, [pc, #348]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d1f0      	bne.n	80035b6 <HAL_RCC_OscConfig+0xfe>
 80035d4:	e000      	b.n	80035d8 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0302 	and.w	r3, r3, #2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d06f      	beq.n	80036c4 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80035e4:	4b50      	ldr	r3, [pc, #320]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f003 030c 	and.w	r3, r3, #12
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d017      	beq.n	8003620 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80035f0:	4b4d      	ldr	r3, [pc, #308]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80035f8:	2b08      	cmp	r3, #8
 80035fa:	d105      	bne.n	8003608 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80035fc:	4b4a      	ldr	r3, [pc, #296]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d00b      	beq.n	8003620 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003608:	4b47      	ldr	r3, [pc, #284]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003610:	2b0c      	cmp	r3, #12
 8003612:	d11c      	bne.n	800364e <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003614:	4b44      	ldr	r3, [pc, #272]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d116      	bne.n	800364e <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003620:	4b41      	ldr	r3, [pc, #260]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_RCC_OscConfig+0x180>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d001      	beq.n	8003638 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e18f      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003638:	4b3b      	ldr	r3, [pc, #236]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	00db      	lsls	r3, r3, #3
 8003646:	4938      	ldr	r1, [pc, #224]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003648:	4313      	orrs	r3, r2
 800364a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800364c:	e03a      	b.n	80036c4 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d020      	beq.n	8003698 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003656:	4b35      	ldr	r3, [pc, #212]	; (800372c <HAL_RCC_OscConfig+0x274>)
 8003658:	2201      	movs	r2, #1
 800365a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800365c:	f7fe fb7c 	bl	8001d58 <HAL_GetTick>
 8003660:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003664:	f7fe fb78 	bl	8001d58 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e170      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003676:	4b2c      	ldr	r3, [pc, #176]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d0f0      	beq.n	8003664 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003682:	4b29      	ldr	r3, [pc, #164]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	00db      	lsls	r3, r3, #3
 8003690:	4925      	ldr	r1, [pc, #148]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 8003692:	4313      	orrs	r3, r2
 8003694:	600b      	str	r3, [r1, #0]
 8003696:	e015      	b.n	80036c4 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003698:	4b24      	ldr	r3, [pc, #144]	; (800372c <HAL_RCC_OscConfig+0x274>)
 800369a:	2200      	movs	r2, #0
 800369c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800369e:	f7fe fb5b 	bl	8001d58 <HAL_GetTick>
 80036a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036a4:	e008      	b.n	80036b8 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036a6:	f7fe fb57 	bl	8001d58 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d901      	bls.n	80036b8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e14f      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036b8:	4b1b      	ldr	r3, [pc, #108]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0302 	and.w	r3, r3, #2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1f0      	bne.n	80036a6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0308 	and.w	r3, r3, #8
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d037      	beq.n	8003740 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d016      	beq.n	8003706 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036d8:	4b15      	ldr	r3, [pc, #84]	; (8003730 <HAL_RCC_OscConfig+0x278>)
 80036da:	2201      	movs	r2, #1
 80036dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036de:	f7fe fb3b 	bl	8001d58 <HAL_GetTick>
 80036e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e4:	e008      	b.n	80036f8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036e6:	f7fe fb37 	bl	8001d58 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d901      	bls.n	80036f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e12f      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036f8:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <HAL_RCC_OscConfig+0x270>)
 80036fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036fc:	f003 0302 	and.w	r3, r3, #2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d0f0      	beq.n	80036e6 <HAL_RCC_OscConfig+0x22e>
 8003704:	e01c      	b.n	8003740 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003706:	4b0a      	ldr	r3, [pc, #40]	; (8003730 <HAL_RCC_OscConfig+0x278>)
 8003708:	2200      	movs	r2, #0
 800370a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370c:	f7fe fb24 	bl	8001d58 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003712:	e00f      	b.n	8003734 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003714:	f7fe fb20 	bl	8001d58 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d908      	bls.n	8003734 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e118      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
 8003726:	bf00      	nop
 8003728:	40023800 	.word	0x40023800
 800372c:	42470000 	.word	0x42470000
 8003730:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003734:	4b8a      	ldr	r3, [pc, #552]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003736:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1e9      	bne.n	8003714 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b00      	cmp	r3, #0
 800374a:	f000 8097 	beq.w	800387c <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800374e:	2300      	movs	r3, #0
 8003750:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003752:	4b83      	ldr	r3, [pc, #524]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10f      	bne.n	800377e <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800375e:	2300      	movs	r3, #0
 8003760:	60fb      	str	r3, [r7, #12]
 8003762:	4b7f      	ldr	r3, [pc, #508]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003766:	4a7e      	ldr	r2, [pc, #504]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800376c:	6413      	str	r3, [r2, #64]	; 0x40
 800376e:	4b7c      	ldr	r3, [pc, #496]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003776:	60fb      	str	r3, [r7, #12]
 8003778:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800377a:	2301      	movs	r3, #1
 800377c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377e:	4b79      	ldr	r3, [pc, #484]	; (8003964 <HAL_RCC_OscConfig+0x4ac>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003786:	2b00      	cmp	r3, #0
 8003788:	d118      	bne.n	80037bc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800378a:	4b76      	ldr	r3, [pc, #472]	; (8003964 <HAL_RCC_OscConfig+0x4ac>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a75      	ldr	r2, [pc, #468]	; (8003964 <HAL_RCC_OscConfig+0x4ac>)
 8003790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003794:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003796:	f7fe fadf 	bl	8001d58 <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800379c:	e008      	b.n	80037b0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379e:	f7fe fadb 	bl	8001d58 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d901      	bls.n	80037b0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e0d3      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b0:	4b6c      	ldr	r3, [pc, #432]	; (8003964 <HAL_RCC_OscConfig+0x4ac>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d0f0      	beq.n	800379e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d106      	bne.n	80037d2 <HAL_RCC_OscConfig+0x31a>
 80037c4:	4b66      	ldr	r3, [pc, #408]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 80037c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c8:	4a65      	ldr	r2, [pc, #404]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 80037ca:	f043 0301 	orr.w	r3, r3, #1
 80037ce:	6713      	str	r3, [r2, #112]	; 0x70
 80037d0:	e01c      	b.n	800380c <HAL_RCC_OscConfig+0x354>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	2b05      	cmp	r3, #5
 80037d8:	d10c      	bne.n	80037f4 <HAL_RCC_OscConfig+0x33c>
 80037da:	4b61      	ldr	r3, [pc, #388]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 80037dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037de:	4a60      	ldr	r2, [pc, #384]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 80037e0:	f043 0304 	orr.w	r3, r3, #4
 80037e4:	6713      	str	r3, [r2, #112]	; 0x70
 80037e6:	4b5e      	ldr	r3, [pc, #376]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 80037e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ea:	4a5d      	ldr	r2, [pc, #372]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 80037ec:	f043 0301 	orr.w	r3, r3, #1
 80037f0:	6713      	str	r3, [r2, #112]	; 0x70
 80037f2:	e00b      	b.n	800380c <HAL_RCC_OscConfig+0x354>
 80037f4:	4b5a      	ldr	r3, [pc, #360]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 80037f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037f8:	4a59      	ldr	r2, [pc, #356]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 80037fa:	f023 0301 	bic.w	r3, r3, #1
 80037fe:	6713      	str	r3, [r2, #112]	; 0x70
 8003800:	4b57      	ldr	r3, [pc, #348]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003804:	4a56      	ldr	r2, [pc, #344]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003806:	f023 0304 	bic.w	r3, r3, #4
 800380a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d015      	beq.n	8003840 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003814:	f7fe faa0 	bl	8001d58 <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800381a:	e00a      	b.n	8003832 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800381c:	f7fe fa9c 	bl	8001d58 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	f241 3288 	movw	r2, #5000	; 0x1388
 800382a:	4293      	cmp	r3, r2
 800382c:	d901      	bls.n	8003832 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e092      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003832:	4b4b      	ldr	r3, [pc, #300]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b00      	cmp	r3, #0
 800383c:	d0ee      	beq.n	800381c <HAL_RCC_OscConfig+0x364>
 800383e:	e014      	b.n	800386a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003840:	f7fe fa8a 	bl	8001d58 <HAL_GetTick>
 8003844:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003846:	e00a      	b.n	800385e <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003848:	f7fe fa86 	bl	8001d58 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	f241 3288 	movw	r2, #5000	; 0x1388
 8003856:	4293      	cmp	r3, r2
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e07c      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800385e:	4b40      	ldr	r3, [pc, #256]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1ee      	bne.n	8003848 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800386a:	7dfb      	ldrb	r3, [r7, #23]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d105      	bne.n	800387c <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003870:	4b3b      	ldr	r3, [pc, #236]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003874:	4a3a      	ldr	r2, [pc, #232]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003876:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800387a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d068      	beq.n	8003956 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003884:	4b36      	ldr	r3, [pc, #216]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f003 030c 	and.w	r3, r3, #12
 800388c:	2b08      	cmp	r3, #8
 800388e:	d060      	beq.n	8003952 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	2b02      	cmp	r3, #2
 8003896:	d145      	bne.n	8003924 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003898:	4b33      	ldr	r3, [pc, #204]	; (8003968 <HAL_RCC_OscConfig+0x4b0>)
 800389a:	2200      	movs	r2, #0
 800389c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389e:	f7fe fa5b 	bl	8001d58 <HAL_GetTick>
 80038a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038a4:	e008      	b.n	80038b8 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038a6:	f7fe fa57 	bl	8001d58 <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	2b02      	cmp	r3, #2
 80038b2:	d901      	bls.n	80038b8 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e04f      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038b8:	4b29      	ldr	r3, [pc, #164]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1f0      	bne.n	80038a6 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	69da      	ldr	r2, [r3, #28]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a1b      	ldr	r3, [r3, #32]
 80038cc:	431a      	orrs	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d2:	019b      	lsls	r3, r3, #6
 80038d4:	431a      	orrs	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038da:	085b      	lsrs	r3, r3, #1
 80038dc:	3b01      	subs	r3, #1
 80038de:	041b      	lsls	r3, r3, #16
 80038e0:	431a      	orrs	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e6:	061b      	lsls	r3, r3, #24
 80038e8:	431a      	orrs	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ee:	071b      	lsls	r3, r3, #28
 80038f0:	491b      	ldr	r1, [pc, #108]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038f6:	4b1c      	ldr	r3, [pc, #112]	; (8003968 <HAL_RCC_OscConfig+0x4b0>)
 80038f8:	2201      	movs	r2, #1
 80038fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038fc:	f7fe fa2c 	bl	8001d58 <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003902:	e008      	b.n	8003916 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003904:	f7fe fa28 	bl	8001d58 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b02      	cmp	r3, #2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e020      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003916:	4b12      	ldr	r3, [pc, #72]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d0f0      	beq.n	8003904 <HAL_RCC_OscConfig+0x44c>
 8003922:	e018      	b.n	8003956 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003924:	4b10      	ldr	r3, [pc, #64]	; (8003968 <HAL_RCC_OscConfig+0x4b0>)
 8003926:	2200      	movs	r2, #0
 8003928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392a:	f7fe fa15 	bl	8001d58 <HAL_GetTick>
 800392e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003930:	e008      	b.n	8003944 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003932:	f7fe fa11 	bl	8001d58 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d901      	bls.n	8003944 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e009      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003944:	4b06      	ldr	r3, [pc, #24]	; (8003960 <HAL_RCC_OscConfig+0x4a8>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d1f0      	bne.n	8003932 <HAL_RCC_OscConfig+0x47a>
 8003950:	e001      	b.n	8003956 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e000      	b.n	8003958 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3718      	adds	r7, #24
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}
 8003960:	40023800 	.word	0x40023800
 8003964:	40007000 	.word	0x40007000
 8003968:	42470060 	.word	0x42470060

0800396c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d101      	bne.n	800397e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e01d      	b.n	80039ba <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d106      	bne.n	8003998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f7fe f838 	bl	8001a08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2202      	movs	r2, #2
 800399c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	3304      	adds	r3, #4
 80039a8:	4619      	mov	r1, r3
 80039aa:	4610      	mov	r0, r2
 80039ac:	f000 fa64 	bl	8003e78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80039c2:	b480      	push	{r7}
 80039c4:	b085      	sub	sp, #20
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2202      	movs	r2, #2
 80039ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2b06      	cmp	r3, #6
 80039e2:	d007      	beq.n	80039f4 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f042 0201 	orr.w	r2, r2, #1
 80039f2:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3714      	adds	r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr

08003a0a <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b083      	sub	sp, #12
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2202      	movs	r2, #2
 8003a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6a1a      	ldr	r2, [r3, #32]
 8003a20:	f241 1311 	movw	r3, #4369	; 0x1111
 8003a24:	4013      	ands	r3, r2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10f      	bne.n	8003a4a <HAL_TIM_Base_Stop+0x40>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	6a1a      	ldr	r2, [r3, #32]
 8003a30:	f240 4344 	movw	r3, #1092	; 0x444
 8003a34:	4013      	ands	r3, r2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d107      	bne.n	8003a4a <HAL_TIM_Base_Stop+0x40>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 0201 	bic.w	r2, r2, #1
 8003a48:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b085      	sub	sp, #20
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	68da      	ldr	r2, [r3, #12]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f042 0201 	orr.w	r2, r2, #1
 8003a76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 0307 	and.w	r3, r3, #7
 8003a82:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2b06      	cmp	r3, #6
 8003a88:	d007      	beq.n	8003a9a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f042 0201 	orr.w	r2, r2, #1
 8003a98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d122      	bne.n	8003b04 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d11b      	bne.n	8003b04 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f06f 0202 	mvn.w	r2, #2
 8003ad4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	f003 0303 	and.w	r3, r3, #3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 f9a5 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 8003af0:	e005      	b.n	8003afe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 f997 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 f9a8 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	f003 0304 	and.w	r3, r3, #4
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d122      	bne.n	8003b58 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	d11b      	bne.n	8003b58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f06f 0204 	mvn.w	r2, #4
 8003b28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	699b      	ldr	r3, [r3, #24]
 8003b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d003      	beq.n	8003b46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 f97b 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 8003b44:	e005      	b.n	8003b52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f96d 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 f97e 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	f003 0308 	and.w	r3, r3, #8
 8003b62:	2b08      	cmp	r3, #8
 8003b64:	d122      	bne.n	8003bac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	f003 0308 	and.w	r3, r3, #8
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d11b      	bne.n	8003bac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f06f 0208 	mvn.w	r2, #8
 8003b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2204      	movs	r2, #4
 8003b82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	f003 0303 	and.w	r3, r3, #3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 f951 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 8003b98:	e005      	b.n	8003ba6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f943 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f000 f954 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	f003 0310 	and.w	r3, r3, #16
 8003bb6:	2b10      	cmp	r3, #16
 8003bb8:	d122      	bne.n	8003c00 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	f003 0310 	and.w	r3, r3, #16
 8003bc4:	2b10      	cmp	r3, #16
 8003bc6:	d11b      	bne.n	8003c00 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f06f 0210 	mvn.w	r2, #16
 8003bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2208      	movs	r2, #8
 8003bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 f927 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 8003bec:	e005      	b.n	8003bfa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f919 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	f000 f92a 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d10e      	bne.n	8003c2c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d107      	bne.n	8003c2c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f06f 0201 	mvn.w	r2, #1
 8003c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7fd fe1e 	bl	8001868 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c36:	2b80      	cmp	r3, #128	; 0x80
 8003c38:	d10e      	bne.n	8003c58 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c44:	2b80      	cmp	r3, #128	; 0x80
 8003c46:	d107      	bne.n	8003c58 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 fad0 	bl	80041f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c62:	2b40      	cmp	r3, #64	; 0x40
 8003c64:	d10e      	bne.n	8003c84 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c70:	2b40      	cmp	r3, #64	; 0x40
 8003c72:	d107      	bne.n	8003c84 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 f8ef 	bl	8003e62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	f003 0320 	and.w	r3, r3, #32
 8003c8e:	2b20      	cmp	r3, #32
 8003c90:	d10e      	bne.n	8003cb0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	f003 0320 	and.w	r3, r3, #32
 8003c9c:	2b20      	cmp	r3, #32
 8003c9e:	d107      	bne.n	8003cb0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f06f 0220 	mvn.w	r2, #32
 8003ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 fa9a 	bl	80041e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cb0:	bf00      	nop
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d101      	bne.n	8003cd0 <HAL_TIM_ConfigClockSource+0x18>
 8003ccc:	2302      	movs	r3, #2
 8003cce:	e0a6      	b.n	8003e1e <HAL_TIM_ConfigClockSource+0x166>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2202      	movs	r2, #2
 8003cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003cee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cf6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b40      	cmp	r3, #64	; 0x40
 8003d06:	d067      	beq.n	8003dd8 <HAL_TIM_ConfigClockSource+0x120>
 8003d08:	2b40      	cmp	r3, #64	; 0x40
 8003d0a:	d80b      	bhi.n	8003d24 <HAL_TIM_ConfigClockSource+0x6c>
 8003d0c:	2b10      	cmp	r3, #16
 8003d0e:	d073      	beq.n	8003df8 <HAL_TIM_ConfigClockSource+0x140>
 8003d10:	2b10      	cmp	r3, #16
 8003d12:	d802      	bhi.n	8003d1a <HAL_TIM_ConfigClockSource+0x62>
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d06f      	beq.n	8003df8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003d18:	e078      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d1a:	2b20      	cmp	r3, #32
 8003d1c:	d06c      	beq.n	8003df8 <HAL_TIM_ConfigClockSource+0x140>
 8003d1e:	2b30      	cmp	r3, #48	; 0x30
 8003d20:	d06a      	beq.n	8003df8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003d22:	e073      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d24:	2b70      	cmp	r3, #112	; 0x70
 8003d26:	d00d      	beq.n	8003d44 <HAL_TIM_ConfigClockSource+0x8c>
 8003d28:	2b70      	cmp	r3, #112	; 0x70
 8003d2a:	d804      	bhi.n	8003d36 <HAL_TIM_ConfigClockSource+0x7e>
 8003d2c:	2b50      	cmp	r3, #80	; 0x50
 8003d2e:	d033      	beq.n	8003d98 <HAL_TIM_ConfigClockSource+0xe0>
 8003d30:	2b60      	cmp	r3, #96	; 0x60
 8003d32:	d041      	beq.n	8003db8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003d34:	e06a      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d3a:	d066      	beq.n	8003e0a <HAL_TIM_ConfigClockSource+0x152>
 8003d3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d40:	d017      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003d42:	e063      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6818      	ldr	r0, [r3, #0]
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	6899      	ldr	r1, [r3, #8]
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	f000 f9aa 	bl	80040ac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d66:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	609a      	str	r2, [r3, #8]
      break;
 8003d70:	e04c      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6818      	ldr	r0, [r3, #0]
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	6899      	ldr	r1, [r3, #8]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f000 f993 	bl	80040ac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d94:	609a      	str	r2, [r3, #8]
      break;
 8003d96:	e039      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6818      	ldr	r0, [r3, #0]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	6859      	ldr	r1, [r3, #4]
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	461a      	mov	r2, r3
 8003da6:	f000 f907 	bl	8003fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2150      	movs	r1, #80	; 0x50
 8003db0:	4618      	mov	r0, r3
 8003db2:	f000 f960 	bl	8004076 <TIM_ITRx_SetConfig>
      break;
 8003db6:	e029      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6818      	ldr	r0, [r3, #0]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	6859      	ldr	r1, [r3, #4]
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	f000 f926 	bl	8004016 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2160      	movs	r1, #96	; 0x60
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f000 f950 	bl	8004076 <TIM_ITRx_SetConfig>
      break;
 8003dd6:	e019      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6818      	ldr	r0, [r3, #0]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	6859      	ldr	r1, [r3, #4]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	461a      	mov	r2, r3
 8003de6:	f000 f8e7 	bl	8003fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2140      	movs	r1, #64	; 0x40
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 f940 	bl	8004076 <TIM_ITRx_SetConfig>
      break;
 8003df6:	e009      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4619      	mov	r1, r3
 8003e02:	4610      	mov	r0, r2
 8003e04:	f000 f937 	bl	8004076 <TIM_ITRx_SetConfig>
      break;
 8003e08:	e000      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003e0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e26:	b480      	push	{r7}
 8003e28:	b083      	sub	sp, #12
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e2e:	bf00      	nop
 8003e30:	370c      	adds	r7, #12
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr

08003e3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b083      	sub	sp, #12
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e42:	bf00      	nop
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr

08003e4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr

08003e62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
	...

08003e78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a40      	ldr	r2, [pc, #256]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d013      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e96:	d00f      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4a3d      	ldr	r2, [pc, #244]	; (8003f90 <TIM_Base_SetConfig+0x118>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d00b      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a3c      	ldr	r2, [pc, #240]	; (8003f94 <TIM_Base_SetConfig+0x11c>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d007      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a3b      	ldr	r2, [pc, #236]	; (8003f98 <TIM_Base_SetConfig+0x120>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d003      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a3a      	ldr	r2, [pc, #232]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d108      	bne.n	8003eca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a2f      	ldr	r2, [pc, #188]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d02b      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed8:	d027      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a2c      	ldr	r2, [pc, #176]	; (8003f90 <TIM_Base_SetConfig+0x118>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d023      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a2b      	ldr	r2, [pc, #172]	; (8003f94 <TIM_Base_SetConfig+0x11c>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d01f      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a2a      	ldr	r2, [pc, #168]	; (8003f98 <TIM_Base_SetConfig+0x120>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d01b      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a29      	ldr	r2, [pc, #164]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d017      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a28      	ldr	r2, [pc, #160]	; (8003fa0 <TIM_Base_SetConfig+0x128>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d013      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a27      	ldr	r2, [pc, #156]	; (8003fa4 <TIM_Base_SetConfig+0x12c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d00f      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a26      	ldr	r2, [pc, #152]	; (8003fa8 <TIM_Base_SetConfig+0x130>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d00b      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a25      	ldr	r2, [pc, #148]	; (8003fac <TIM_Base_SetConfig+0x134>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d007      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a24      	ldr	r2, [pc, #144]	; (8003fb0 <TIM_Base_SetConfig+0x138>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d003      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a23      	ldr	r2, [pc, #140]	; (8003fb4 <TIM_Base_SetConfig+0x13c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d108      	bne.n	8003f3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	689a      	ldr	r2, [r3, #8]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a0a      	ldr	r2, [pc, #40]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d003      	beq.n	8003f70 <TIM_Base_SetConfig+0xf8>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a0c      	ldr	r2, [pc, #48]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d103      	bne.n	8003f78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	691a      	ldr	r2, [r3, #16]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	615a      	str	r2, [r3, #20]
}
 8003f7e:	bf00      	nop
 8003f80:	3714      	adds	r7, #20
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40010000 	.word	0x40010000
 8003f90:	40000400 	.word	0x40000400
 8003f94:	40000800 	.word	0x40000800
 8003f98:	40000c00 	.word	0x40000c00
 8003f9c:	40010400 	.word	0x40010400
 8003fa0:	40014000 	.word	0x40014000
 8003fa4:	40014400 	.word	0x40014400
 8003fa8:	40014800 	.word	0x40014800
 8003fac:	40001800 	.word	0x40001800
 8003fb0:	40001c00 	.word	0x40001c00
 8003fb4:	40002000 	.word	0x40002000

08003fb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	f023 0201 	bic.w	r2, r3, #1
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fe2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	011b      	lsls	r3, r3, #4
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	f023 030a 	bic.w	r3, r3, #10
 8003ff4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	693a      	ldr	r2, [r7, #16]
 8004002:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	621a      	str	r2, [r3, #32]
}
 800400a:	bf00      	nop
 800400c:	371c      	adds	r7, #28
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr

08004016 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004016:	b480      	push	{r7}
 8004018:	b087      	sub	sp, #28
 800401a:	af00      	add	r7, sp, #0
 800401c:	60f8      	str	r0, [r7, #12]
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	f023 0210 	bic.w	r2, r3, #16
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6a1b      	ldr	r3, [r3, #32]
 8004038:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004040:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	031b      	lsls	r3, r3, #12
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	4313      	orrs	r3, r2
 800404a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004052:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	011b      	lsls	r3, r3, #4
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	4313      	orrs	r3, r2
 800405c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	621a      	str	r2, [r3, #32]
}
 800406a:	bf00      	nop
 800406c:	371c      	adds	r7, #28
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004076:	b480      	push	{r7}
 8004078:	b085      	sub	sp, #20
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
 800407e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800408c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800408e:	683a      	ldr	r2, [r7, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4313      	orrs	r3, r2
 8004094:	f043 0307 	orr.w	r3, r3, #7
 8004098:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	609a      	str	r2, [r3, #8]
}
 80040a0:	bf00      	nop
 80040a2:	3714      	adds	r7, #20
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b087      	sub	sp, #28
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	607a      	str	r2, [r7, #4]
 80040b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	021a      	lsls	r2, r3, #8
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	431a      	orrs	r2, r3
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	609a      	str	r2, [r3, #8]
}
 80040e0:	bf00      	nop
 80040e2:	371c      	adds	r7, #28
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d101      	bne.n	8004104 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004100:	2302      	movs	r3, #2
 8004102:	e05a      	b.n	80041ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2202      	movs	r2, #2
 8004110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800412a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	4313      	orrs	r3, r2
 8004134:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a21      	ldr	r2, [pc, #132]	; (80041c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d022      	beq.n	800418e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004150:	d01d      	beq.n	800418e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a1d      	ldr	r2, [pc, #116]	; (80041cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d018      	beq.n	800418e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a1b      	ldr	r2, [pc, #108]	; (80041d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d013      	beq.n	800418e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a1a      	ldr	r2, [pc, #104]	; (80041d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d00e      	beq.n	800418e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a18      	ldr	r2, [pc, #96]	; (80041d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d009      	beq.n	800418e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a17      	ldr	r2, [pc, #92]	; (80041dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d004      	beq.n	800418e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a15      	ldr	r2, [pc, #84]	; (80041e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d10c      	bne.n	80041a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004194:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	68ba      	ldr	r2, [r7, #8]
 800419c:	4313      	orrs	r3, r2
 800419e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68ba      	ldr	r2, [r7, #8]
 80041a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3714      	adds	r7, #20
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	40010000 	.word	0x40010000
 80041cc:	40000400 	.word	0x40000400
 80041d0:	40000800 	.word	0x40000800
 80041d4:	40000c00 	.word	0x40000c00
 80041d8:	40010400 	.word	0x40010400
 80041dc:	40014000 	.word	0x40014000
 80041e0:	40001800 	.word	0x40001800

080041e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e03f      	b.n	800429e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d106      	bne.n	8004238 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7fd fc24 	bl	8001a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2224      	movs	r2, #36	; 0x24
 800423c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68da      	ldr	r2, [r3, #12]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800424e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 f90b 	bl	800446c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	691a      	ldr	r2, [r3, #16]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004264:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	695a      	ldr	r2, [r3, #20]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004274:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68da      	ldr	r2, [r3, #12]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004284:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2220      	movs	r2, #32
 8004290:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2220      	movs	r2, #32
 8004298:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b088      	sub	sp, #32
 80042aa:	af02      	add	r7, sp, #8
 80042ac:	60f8      	str	r0, [r7, #12]
 80042ae:	60b9      	str	r1, [r7, #8]
 80042b0:	603b      	str	r3, [r7, #0]
 80042b2:	4613      	mov	r3, r2
 80042b4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b20      	cmp	r3, #32
 80042c4:	f040 8083 	bne.w	80043ce <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d002      	beq.n	80042d4 <HAL_UART_Transmit+0x2e>
 80042ce:	88fb      	ldrh	r3, [r7, #6]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e07b      	b.n	80043d0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d101      	bne.n	80042e6 <HAL_UART_Transmit+0x40>
 80042e2:	2302      	movs	r3, #2
 80042e4:	e074      	b.n	80043d0 <HAL_UART_Transmit+0x12a>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2221      	movs	r2, #33	; 0x21
 80042f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80042fc:	f7fd fd2c 	bl	8001d58 <HAL_GetTick>
 8004300:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	88fa      	ldrh	r2, [r7, #6]
 8004306:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	88fa      	ldrh	r2, [r7, #6]
 800430c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004316:	e042      	b.n	800439e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800432e:	d122      	bne.n	8004376 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	9300      	str	r3, [sp, #0]
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	2200      	movs	r2, #0
 8004338:	2180      	movs	r1, #128	; 0x80
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 f84c 	bl	80043d8 <UART_WaitOnFlagUntilTimeout>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e042      	b.n	80043d0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	881b      	ldrh	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800435c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d103      	bne.n	800436e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	3302      	adds	r3, #2
 800436a:	60bb      	str	r3, [r7, #8]
 800436c:	e017      	b.n	800439e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	3301      	adds	r3, #1
 8004372:	60bb      	str	r3, [r7, #8]
 8004374:	e013      	b.n	800439e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	2200      	movs	r2, #0
 800437e:	2180      	movs	r1, #128	; 0x80
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 f829 	bl	80043d8 <UART_WaitOnFlagUntilTimeout>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e01f      	b.n	80043d0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	1c5a      	adds	r2, r3, #1
 8004394:	60ba      	str	r2, [r7, #8]
 8004396:	781a      	ldrb	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1b7      	bne.n	8004318 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	2200      	movs	r2, #0
 80043b0:	2140      	movs	r1, #64	; 0x40
 80043b2:	68f8      	ldr	r0, [r7, #12]
 80043b4:	f000 f810 	bl	80043d8 <UART_WaitOnFlagUntilTimeout>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e006      	b.n	80043d0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2220      	movs	r2, #32
 80043c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80043ca:	2300      	movs	r3, #0
 80043cc:	e000      	b.n	80043d0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80043ce:	2302      	movs	r3, #2
  }
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3718      	adds	r7, #24
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	603b      	str	r3, [r7, #0]
 80043e4:	4613      	mov	r3, r2
 80043e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043e8:	e02c      	b.n	8004444 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f0:	d028      	beq.n	8004444 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d007      	beq.n	8004408 <UART_WaitOnFlagUntilTimeout+0x30>
 80043f8:	f7fd fcae 	bl	8001d58 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	429a      	cmp	r2, r3
 8004406:	d21d      	bcs.n	8004444 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004416:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695a      	ldr	r2, [r3, #20]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0201 	bic.w	r2, r2, #1
 8004426:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2220      	movs	r2, #32
 800442c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2220      	movs	r2, #32
 8004434:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e00f      	b.n	8004464 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	4013      	ands	r3, r2
 800444e:	68ba      	ldr	r2, [r7, #8]
 8004450:	429a      	cmp	r2, r3
 8004452:	bf0c      	ite	eq
 8004454:	2301      	moveq	r3, #1
 8004456:	2300      	movne	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	461a      	mov	r2, r3
 800445c:	79fb      	ldrb	r3, [r7, #7]
 800445e:	429a      	cmp	r2, r3
 8004460:	d0c3      	beq.n	80043ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800446c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004470:	b085      	sub	sp, #20
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	68da      	ldr	r2, [r3, #12]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	430a      	orrs	r2, r1
 800448a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689a      	ldr	r2, [r3, #8]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	431a      	orrs	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	431a      	orrs	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	69db      	ldr	r3, [r3, #28]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80044ae:	f023 030c 	bic.w	r3, r3, #12
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	6812      	ldr	r2, [r2, #0]
 80044b6:	68f9      	ldr	r1, [r7, #12]
 80044b8:	430b      	orrs	r3, r1
 80044ba:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	699a      	ldr	r2, [r3, #24]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044da:	f040 818b 	bne.w	80047f4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4ac1      	ldr	r2, [pc, #772]	; (80047e8 <UART_SetConfig+0x37c>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d005      	beq.n	80044f4 <UART_SetConfig+0x88>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4abf      	ldr	r2, [pc, #764]	; (80047ec <UART_SetConfig+0x380>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	f040 80bd 	bne.w	800466e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044f4:	f7fe fe2c 	bl	8003150 <HAL_RCC_GetPCLK2Freq>
 80044f8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	461d      	mov	r5, r3
 80044fe:	f04f 0600 	mov.w	r6, #0
 8004502:	46a8      	mov	r8, r5
 8004504:	46b1      	mov	r9, r6
 8004506:	eb18 0308 	adds.w	r3, r8, r8
 800450a:	eb49 0409 	adc.w	r4, r9, r9
 800450e:	4698      	mov	r8, r3
 8004510:	46a1      	mov	r9, r4
 8004512:	eb18 0805 	adds.w	r8, r8, r5
 8004516:	eb49 0906 	adc.w	r9, r9, r6
 800451a:	f04f 0100 	mov.w	r1, #0
 800451e:	f04f 0200 	mov.w	r2, #0
 8004522:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004526:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800452a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800452e:	4688      	mov	r8, r1
 8004530:	4691      	mov	r9, r2
 8004532:	eb18 0005 	adds.w	r0, r8, r5
 8004536:	eb49 0106 	adc.w	r1, r9, r6
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	461d      	mov	r5, r3
 8004540:	f04f 0600 	mov.w	r6, #0
 8004544:	196b      	adds	r3, r5, r5
 8004546:	eb46 0406 	adc.w	r4, r6, r6
 800454a:	461a      	mov	r2, r3
 800454c:	4623      	mov	r3, r4
 800454e:	f7fc fb55 	bl	8000bfc <__aeabi_uldivmod>
 8004552:	4603      	mov	r3, r0
 8004554:	460c      	mov	r4, r1
 8004556:	461a      	mov	r2, r3
 8004558:	4ba5      	ldr	r3, [pc, #660]	; (80047f0 <UART_SetConfig+0x384>)
 800455a:	fba3 2302 	umull	r2, r3, r3, r2
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	461d      	mov	r5, r3
 8004568:	f04f 0600 	mov.w	r6, #0
 800456c:	46a9      	mov	r9, r5
 800456e:	46b2      	mov	sl, r6
 8004570:	eb19 0309 	adds.w	r3, r9, r9
 8004574:	eb4a 040a 	adc.w	r4, sl, sl
 8004578:	4699      	mov	r9, r3
 800457a:	46a2      	mov	sl, r4
 800457c:	eb19 0905 	adds.w	r9, r9, r5
 8004580:	eb4a 0a06 	adc.w	sl, sl, r6
 8004584:	f04f 0100 	mov.w	r1, #0
 8004588:	f04f 0200 	mov.w	r2, #0
 800458c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004590:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004594:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004598:	4689      	mov	r9, r1
 800459a:	4692      	mov	sl, r2
 800459c:	eb19 0005 	adds.w	r0, r9, r5
 80045a0:	eb4a 0106 	adc.w	r1, sl, r6
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	461d      	mov	r5, r3
 80045aa:	f04f 0600 	mov.w	r6, #0
 80045ae:	196b      	adds	r3, r5, r5
 80045b0:	eb46 0406 	adc.w	r4, r6, r6
 80045b4:	461a      	mov	r2, r3
 80045b6:	4623      	mov	r3, r4
 80045b8:	f7fc fb20 	bl	8000bfc <__aeabi_uldivmod>
 80045bc:	4603      	mov	r3, r0
 80045be:	460c      	mov	r4, r1
 80045c0:	461a      	mov	r2, r3
 80045c2:	4b8b      	ldr	r3, [pc, #556]	; (80047f0 <UART_SetConfig+0x384>)
 80045c4:	fba3 1302 	umull	r1, r3, r3, r2
 80045c8:	095b      	lsrs	r3, r3, #5
 80045ca:	2164      	movs	r1, #100	; 0x64
 80045cc:	fb01 f303 	mul.w	r3, r1, r3
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	00db      	lsls	r3, r3, #3
 80045d4:	3332      	adds	r3, #50	; 0x32
 80045d6:	4a86      	ldr	r2, [pc, #536]	; (80047f0 <UART_SetConfig+0x384>)
 80045d8:	fba2 2303 	umull	r2, r3, r2, r3
 80045dc:	095b      	lsrs	r3, r3, #5
 80045de:	005b      	lsls	r3, r3, #1
 80045e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80045e4:	4498      	add	r8, r3
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	461d      	mov	r5, r3
 80045ea:	f04f 0600 	mov.w	r6, #0
 80045ee:	46a9      	mov	r9, r5
 80045f0:	46b2      	mov	sl, r6
 80045f2:	eb19 0309 	adds.w	r3, r9, r9
 80045f6:	eb4a 040a 	adc.w	r4, sl, sl
 80045fa:	4699      	mov	r9, r3
 80045fc:	46a2      	mov	sl, r4
 80045fe:	eb19 0905 	adds.w	r9, r9, r5
 8004602:	eb4a 0a06 	adc.w	sl, sl, r6
 8004606:	f04f 0100 	mov.w	r1, #0
 800460a:	f04f 0200 	mov.w	r2, #0
 800460e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004612:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004616:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800461a:	4689      	mov	r9, r1
 800461c:	4692      	mov	sl, r2
 800461e:	eb19 0005 	adds.w	r0, r9, r5
 8004622:	eb4a 0106 	adc.w	r1, sl, r6
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	461d      	mov	r5, r3
 800462c:	f04f 0600 	mov.w	r6, #0
 8004630:	196b      	adds	r3, r5, r5
 8004632:	eb46 0406 	adc.w	r4, r6, r6
 8004636:	461a      	mov	r2, r3
 8004638:	4623      	mov	r3, r4
 800463a:	f7fc fadf 	bl	8000bfc <__aeabi_uldivmod>
 800463e:	4603      	mov	r3, r0
 8004640:	460c      	mov	r4, r1
 8004642:	461a      	mov	r2, r3
 8004644:	4b6a      	ldr	r3, [pc, #424]	; (80047f0 <UART_SetConfig+0x384>)
 8004646:	fba3 1302 	umull	r1, r3, r3, r2
 800464a:	095b      	lsrs	r3, r3, #5
 800464c:	2164      	movs	r1, #100	; 0x64
 800464e:	fb01 f303 	mul.w	r3, r1, r3
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	00db      	lsls	r3, r3, #3
 8004656:	3332      	adds	r3, #50	; 0x32
 8004658:	4a65      	ldr	r2, [pc, #404]	; (80047f0 <UART_SetConfig+0x384>)
 800465a:	fba2 2303 	umull	r2, r3, r2, r3
 800465e:	095b      	lsrs	r3, r3, #5
 8004660:	f003 0207 	and.w	r2, r3, #7
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4442      	add	r2, r8
 800466a:	609a      	str	r2, [r3, #8]
 800466c:	e26f      	b.n	8004b4e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800466e:	f7fe fd5b 	bl	8003128 <HAL_RCC_GetPCLK1Freq>
 8004672:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	461d      	mov	r5, r3
 8004678:	f04f 0600 	mov.w	r6, #0
 800467c:	46a8      	mov	r8, r5
 800467e:	46b1      	mov	r9, r6
 8004680:	eb18 0308 	adds.w	r3, r8, r8
 8004684:	eb49 0409 	adc.w	r4, r9, r9
 8004688:	4698      	mov	r8, r3
 800468a:	46a1      	mov	r9, r4
 800468c:	eb18 0805 	adds.w	r8, r8, r5
 8004690:	eb49 0906 	adc.w	r9, r9, r6
 8004694:	f04f 0100 	mov.w	r1, #0
 8004698:	f04f 0200 	mov.w	r2, #0
 800469c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80046a0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80046a4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80046a8:	4688      	mov	r8, r1
 80046aa:	4691      	mov	r9, r2
 80046ac:	eb18 0005 	adds.w	r0, r8, r5
 80046b0:	eb49 0106 	adc.w	r1, r9, r6
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	461d      	mov	r5, r3
 80046ba:	f04f 0600 	mov.w	r6, #0
 80046be:	196b      	adds	r3, r5, r5
 80046c0:	eb46 0406 	adc.w	r4, r6, r6
 80046c4:	461a      	mov	r2, r3
 80046c6:	4623      	mov	r3, r4
 80046c8:	f7fc fa98 	bl	8000bfc <__aeabi_uldivmod>
 80046cc:	4603      	mov	r3, r0
 80046ce:	460c      	mov	r4, r1
 80046d0:	461a      	mov	r2, r3
 80046d2:	4b47      	ldr	r3, [pc, #284]	; (80047f0 <UART_SetConfig+0x384>)
 80046d4:	fba3 2302 	umull	r2, r3, r3, r2
 80046d8:	095b      	lsrs	r3, r3, #5
 80046da:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	461d      	mov	r5, r3
 80046e2:	f04f 0600 	mov.w	r6, #0
 80046e6:	46a9      	mov	r9, r5
 80046e8:	46b2      	mov	sl, r6
 80046ea:	eb19 0309 	adds.w	r3, r9, r9
 80046ee:	eb4a 040a 	adc.w	r4, sl, sl
 80046f2:	4699      	mov	r9, r3
 80046f4:	46a2      	mov	sl, r4
 80046f6:	eb19 0905 	adds.w	r9, r9, r5
 80046fa:	eb4a 0a06 	adc.w	sl, sl, r6
 80046fe:	f04f 0100 	mov.w	r1, #0
 8004702:	f04f 0200 	mov.w	r2, #0
 8004706:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800470a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800470e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004712:	4689      	mov	r9, r1
 8004714:	4692      	mov	sl, r2
 8004716:	eb19 0005 	adds.w	r0, r9, r5
 800471a:	eb4a 0106 	adc.w	r1, sl, r6
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	461d      	mov	r5, r3
 8004724:	f04f 0600 	mov.w	r6, #0
 8004728:	196b      	adds	r3, r5, r5
 800472a:	eb46 0406 	adc.w	r4, r6, r6
 800472e:	461a      	mov	r2, r3
 8004730:	4623      	mov	r3, r4
 8004732:	f7fc fa63 	bl	8000bfc <__aeabi_uldivmod>
 8004736:	4603      	mov	r3, r0
 8004738:	460c      	mov	r4, r1
 800473a:	461a      	mov	r2, r3
 800473c:	4b2c      	ldr	r3, [pc, #176]	; (80047f0 <UART_SetConfig+0x384>)
 800473e:	fba3 1302 	umull	r1, r3, r3, r2
 8004742:	095b      	lsrs	r3, r3, #5
 8004744:	2164      	movs	r1, #100	; 0x64
 8004746:	fb01 f303 	mul.w	r3, r1, r3
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	00db      	lsls	r3, r3, #3
 800474e:	3332      	adds	r3, #50	; 0x32
 8004750:	4a27      	ldr	r2, [pc, #156]	; (80047f0 <UART_SetConfig+0x384>)
 8004752:	fba2 2303 	umull	r2, r3, r2, r3
 8004756:	095b      	lsrs	r3, r3, #5
 8004758:	005b      	lsls	r3, r3, #1
 800475a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800475e:	4498      	add	r8, r3
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	461d      	mov	r5, r3
 8004764:	f04f 0600 	mov.w	r6, #0
 8004768:	46a9      	mov	r9, r5
 800476a:	46b2      	mov	sl, r6
 800476c:	eb19 0309 	adds.w	r3, r9, r9
 8004770:	eb4a 040a 	adc.w	r4, sl, sl
 8004774:	4699      	mov	r9, r3
 8004776:	46a2      	mov	sl, r4
 8004778:	eb19 0905 	adds.w	r9, r9, r5
 800477c:	eb4a 0a06 	adc.w	sl, sl, r6
 8004780:	f04f 0100 	mov.w	r1, #0
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800478c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004790:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004794:	4689      	mov	r9, r1
 8004796:	4692      	mov	sl, r2
 8004798:	eb19 0005 	adds.w	r0, r9, r5
 800479c:	eb4a 0106 	adc.w	r1, sl, r6
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	461d      	mov	r5, r3
 80047a6:	f04f 0600 	mov.w	r6, #0
 80047aa:	196b      	adds	r3, r5, r5
 80047ac:	eb46 0406 	adc.w	r4, r6, r6
 80047b0:	461a      	mov	r2, r3
 80047b2:	4623      	mov	r3, r4
 80047b4:	f7fc fa22 	bl	8000bfc <__aeabi_uldivmod>
 80047b8:	4603      	mov	r3, r0
 80047ba:	460c      	mov	r4, r1
 80047bc:	461a      	mov	r2, r3
 80047be:	4b0c      	ldr	r3, [pc, #48]	; (80047f0 <UART_SetConfig+0x384>)
 80047c0:	fba3 1302 	umull	r1, r3, r3, r2
 80047c4:	095b      	lsrs	r3, r3, #5
 80047c6:	2164      	movs	r1, #100	; 0x64
 80047c8:	fb01 f303 	mul.w	r3, r1, r3
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	3332      	adds	r3, #50	; 0x32
 80047d2:	4a07      	ldr	r2, [pc, #28]	; (80047f0 <UART_SetConfig+0x384>)
 80047d4:	fba2 2303 	umull	r2, r3, r2, r3
 80047d8:	095b      	lsrs	r3, r3, #5
 80047da:	f003 0207 	and.w	r2, r3, #7
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4442      	add	r2, r8
 80047e4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80047e6:	e1b2      	b.n	8004b4e <UART_SetConfig+0x6e2>
 80047e8:	40011000 	.word	0x40011000
 80047ec:	40011400 	.word	0x40011400
 80047f0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4ad7      	ldr	r2, [pc, #860]	; (8004b58 <UART_SetConfig+0x6ec>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d005      	beq.n	800480a <UART_SetConfig+0x39e>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4ad6      	ldr	r2, [pc, #856]	; (8004b5c <UART_SetConfig+0x6f0>)
 8004804:	4293      	cmp	r3, r2
 8004806:	f040 80d1 	bne.w	80049ac <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800480a:	f7fe fca1 	bl	8003150 <HAL_RCC_GetPCLK2Freq>
 800480e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	469a      	mov	sl, r3
 8004814:	f04f 0b00 	mov.w	fp, #0
 8004818:	46d0      	mov	r8, sl
 800481a:	46d9      	mov	r9, fp
 800481c:	eb18 0308 	adds.w	r3, r8, r8
 8004820:	eb49 0409 	adc.w	r4, r9, r9
 8004824:	4698      	mov	r8, r3
 8004826:	46a1      	mov	r9, r4
 8004828:	eb18 080a 	adds.w	r8, r8, sl
 800482c:	eb49 090b 	adc.w	r9, r9, fp
 8004830:	f04f 0100 	mov.w	r1, #0
 8004834:	f04f 0200 	mov.w	r2, #0
 8004838:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800483c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004840:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004844:	4688      	mov	r8, r1
 8004846:	4691      	mov	r9, r2
 8004848:	eb1a 0508 	adds.w	r5, sl, r8
 800484c:	eb4b 0609 	adc.w	r6, fp, r9
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	4619      	mov	r1, r3
 8004856:	f04f 0200 	mov.w	r2, #0
 800485a:	f04f 0300 	mov.w	r3, #0
 800485e:	f04f 0400 	mov.w	r4, #0
 8004862:	0094      	lsls	r4, r2, #2
 8004864:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004868:	008b      	lsls	r3, r1, #2
 800486a:	461a      	mov	r2, r3
 800486c:	4623      	mov	r3, r4
 800486e:	4628      	mov	r0, r5
 8004870:	4631      	mov	r1, r6
 8004872:	f7fc f9c3 	bl	8000bfc <__aeabi_uldivmod>
 8004876:	4603      	mov	r3, r0
 8004878:	460c      	mov	r4, r1
 800487a:	461a      	mov	r2, r3
 800487c:	4bb8      	ldr	r3, [pc, #736]	; (8004b60 <UART_SetConfig+0x6f4>)
 800487e:	fba3 2302 	umull	r2, r3, r3, r2
 8004882:	095b      	lsrs	r3, r3, #5
 8004884:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	469b      	mov	fp, r3
 800488c:	f04f 0c00 	mov.w	ip, #0
 8004890:	46d9      	mov	r9, fp
 8004892:	46e2      	mov	sl, ip
 8004894:	eb19 0309 	adds.w	r3, r9, r9
 8004898:	eb4a 040a 	adc.w	r4, sl, sl
 800489c:	4699      	mov	r9, r3
 800489e:	46a2      	mov	sl, r4
 80048a0:	eb19 090b 	adds.w	r9, r9, fp
 80048a4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80048a8:	f04f 0100 	mov.w	r1, #0
 80048ac:	f04f 0200 	mov.w	r2, #0
 80048b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048b4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80048b8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80048bc:	4689      	mov	r9, r1
 80048be:	4692      	mov	sl, r2
 80048c0:	eb1b 0509 	adds.w	r5, fp, r9
 80048c4:	eb4c 060a 	adc.w	r6, ip, sl
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	4619      	mov	r1, r3
 80048ce:	f04f 0200 	mov.w	r2, #0
 80048d2:	f04f 0300 	mov.w	r3, #0
 80048d6:	f04f 0400 	mov.w	r4, #0
 80048da:	0094      	lsls	r4, r2, #2
 80048dc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80048e0:	008b      	lsls	r3, r1, #2
 80048e2:	461a      	mov	r2, r3
 80048e4:	4623      	mov	r3, r4
 80048e6:	4628      	mov	r0, r5
 80048e8:	4631      	mov	r1, r6
 80048ea:	f7fc f987 	bl	8000bfc <__aeabi_uldivmod>
 80048ee:	4603      	mov	r3, r0
 80048f0:	460c      	mov	r4, r1
 80048f2:	461a      	mov	r2, r3
 80048f4:	4b9a      	ldr	r3, [pc, #616]	; (8004b60 <UART_SetConfig+0x6f4>)
 80048f6:	fba3 1302 	umull	r1, r3, r3, r2
 80048fa:	095b      	lsrs	r3, r3, #5
 80048fc:	2164      	movs	r1, #100	; 0x64
 80048fe:	fb01 f303 	mul.w	r3, r1, r3
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	011b      	lsls	r3, r3, #4
 8004906:	3332      	adds	r3, #50	; 0x32
 8004908:	4a95      	ldr	r2, [pc, #596]	; (8004b60 <UART_SetConfig+0x6f4>)
 800490a:	fba2 2303 	umull	r2, r3, r2, r3
 800490e:	095b      	lsrs	r3, r3, #5
 8004910:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004914:	4498      	add	r8, r3
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	469b      	mov	fp, r3
 800491a:	f04f 0c00 	mov.w	ip, #0
 800491e:	46d9      	mov	r9, fp
 8004920:	46e2      	mov	sl, ip
 8004922:	eb19 0309 	adds.w	r3, r9, r9
 8004926:	eb4a 040a 	adc.w	r4, sl, sl
 800492a:	4699      	mov	r9, r3
 800492c:	46a2      	mov	sl, r4
 800492e:	eb19 090b 	adds.w	r9, r9, fp
 8004932:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004936:	f04f 0100 	mov.w	r1, #0
 800493a:	f04f 0200 	mov.w	r2, #0
 800493e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004942:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004946:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800494a:	4689      	mov	r9, r1
 800494c:	4692      	mov	sl, r2
 800494e:	eb1b 0509 	adds.w	r5, fp, r9
 8004952:	eb4c 060a 	adc.w	r6, ip, sl
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	4619      	mov	r1, r3
 800495c:	f04f 0200 	mov.w	r2, #0
 8004960:	f04f 0300 	mov.w	r3, #0
 8004964:	f04f 0400 	mov.w	r4, #0
 8004968:	0094      	lsls	r4, r2, #2
 800496a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800496e:	008b      	lsls	r3, r1, #2
 8004970:	461a      	mov	r2, r3
 8004972:	4623      	mov	r3, r4
 8004974:	4628      	mov	r0, r5
 8004976:	4631      	mov	r1, r6
 8004978:	f7fc f940 	bl	8000bfc <__aeabi_uldivmod>
 800497c:	4603      	mov	r3, r0
 800497e:	460c      	mov	r4, r1
 8004980:	461a      	mov	r2, r3
 8004982:	4b77      	ldr	r3, [pc, #476]	; (8004b60 <UART_SetConfig+0x6f4>)
 8004984:	fba3 1302 	umull	r1, r3, r3, r2
 8004988:	095b      	lsrs	r3, r3, #5
 800498a:	2164      	movs	r1, #100	; 0x64
 800498c:	fb01 f303 	mul.w	r3, r1, r3
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	011b      	lsls	r3, r3, #4
 8004994:	3332      	adds	r3, #50	; 0x32
 8004996:	4a72      	ldr	r2, [pc, #456]	; (8004b60 <UART_SetConfig+0x6f4>)
 8004998:	fba2 2303 	umull	r2, r3, r2, r3
 800499c:	095b      	lsrs	r3, r3, #5
 800499e:	f003 020f 	and.w	r2, r3, #15
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4442      	add	r2, r8
 80049a8:	609a      	str	r2, [r3, #8]
 80049aa:	e0d0      	b.n	8004b4e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80049ac:	f7fe fbbc 	bl	8003128 <HAL_RCC_GetPCLK1Freq>
 80049b0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	469a      	mov	sl, r3
 80049b6:	f04f 0b00 	mov.w	fp, #0
 80049ba:	46d0      	mov	r8, sl
 80049bc:	46d9      	mov	r9, fp
 80049be:	eb18 0308 	adds.w	r3, r8, r8
 80049c2:	eb49 0409 	adc.w	r4, r9, r9
 80049c6:	4698      	mov	r8, r3
 80049c8:	46a1      	mov	r9, r4
 80049ca:	eb18 080a 	adds.w	r8, r8, sl
 80049ce:	eb49 090b 	adc.w	r9, r9, fp
 80049d2:	f04f 0100 	mov.w	r1, #0
 80049d6:	f04f 0200 	mov.w	r2, #0
 80049da:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80049de:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80049e2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80049e6:	4688      	mov	r8, r1
 80049e8:	4691      	mov	r9, r2
 80049ea:	eb1a 0508 	adds.w	r5, sl, r8
 80049ee:	eb4b 0609 	adc.w	r6, fp, r9
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	4619      	mov	r1, r3
 80049f8:	f04f 0200 	mov.w	r2, #0
 80049fc:	f04f 0300 	mov.w	r3, #0
 8004a00:	f04f 0400 	mov.w	r4, #0
 8004a04:	0094      	lsls	r4, r2, #2
 8004a06:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004a0a:	008b      	lsls	r3, r1, #2
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	4623      	mov	r3, r4
 8004a10:	4628      	mov	r0, r5
 8004a12:	4631      	mov	r1, r6
 8004a14:	f7fc f8f2 	bl	8000bfc <__aeabi_uldivmod>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	460c      	mov	r4, r1
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	4b50      	ldr	r3, [pc, #320]	; (8004b60 <UART_SetConfig+0x6f4>)
 8004a20:	fba3 2302 	umull	r2, r3, r3, r2
 8004a24:	095b      	lsrs	r3, r3, #5
 8004a26:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	469b      	mov	fp, r3
 8004a2e:	f04f 0c00 	mov.w	ip, #0
 8004a32:	46d9      	mov	r9, fp
 8004a34:	46e2      	mov	sl, ip
 8004a36:	eb19 0309 	adds.w	r3, r9, r9
 8004a3a:	eb4a 040a 	adc.w	r4, sl, sl
 8004a3e:	4699      	mov	r9, r3
 8004a40:	46a2      	mov	sl, r4
 8004a42:	eb19 090b 	adds.w	r9, r9, fp
 8004a46:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004a4a:	f04f 0100 	mov.w	r1, #0
 8004a4e:	f04f 0200 	mov.w	r2, #0
 8004a52:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a56:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004a5a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004a5e:	4689      	mov	r9, r1
 8004a60:	4692      	mov	sl, r2
 8004a62:	eb1b 0509 	adds.w	r5, fp, r9
 8004a66:	eb4c 060a 	adc.w	r6, ip, sl
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	4619      	mov	r1, r3
 8004a70:	f04f 0200 	mov.w	r2, #0
 8004a74:	f04f 0300 	mov.w	r3, #0
 8004a78:	f04f 0400 	mov.w	r4, #0
 8004a7c:	0094      	lsls	r4, r2, #2
 8004a7e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004a82:	008b      	lsls	r3, r1, #2
 8004a84:	461a      	mov	r2, r3
 8004a86:	4623      	mov	r3, r4
 8004a88:	4628      	mov	r0, r5
 8004a8a:	4631      	mov	r1, r6
 8004a8c:	f7fc f8b6 	bl	8000bfc <__aeabi_uldivmod>
 8004a90:	4603      	mov	r3, r0
 8004a92:	460c      	mov	r4, r1
 8004a94:	461a      	mov	r2, r3
 8004a96:	4b32      	ldr	r3, [pc, #200]	; (8004b60 <UART_SetConfig+0x6f4>)
 8004a98:	fba3 1302 	umull	r1, r3, r3, r2
 8004a9c:	095b      	lsrs	r3, r3, #5
 8004a9e:	2164      	movs	r1, #100	; 0x64
 8004aa0:	fb01 f303 	mul.w	r3, r1, r3
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	011b      	lsls	r3, r3, #4
 8004aa8:	3332      	adds	r3, #50	; 0x32
 8004aaa:	4a2d      	ldr	r2, [pc, #180]	; (8004b60 <UART_SetConfig+0x6f4>)
 8004aac:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab0:	095b      	lsrs	r3, r3, #5
 8004ab2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ab6:	4498      	add	r8, r3
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	469b      	mov	fp, r3
 8004abc:	f04f 0c00 	mov.w	ip, #0
 8004ac0:	46d9      	mov	r9, fp
 8004ac2:	46e2      	mov	sl, ip
 8004ac4:	eb19 0309 	adds.w	r3, r9, r9
 8004ac8:	eb4a 040a 	adc.w	r4, sl, sl
 8004acc:	4699      	mov	r9, r3
 8004ace:	46a2      	mov	sl, r4
 8004ad0:	eb19 090b 	adds.w	r9, r9, fp
 8004ad4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004ad8:	f04f 0100 	mov.w	r1, #0
 8004adc:	f04f 0200 	mov.w	r2, #0
 8004ae0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ae4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ae8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004aec:	4689      	mov	r9, r1
 8004aee:	4692      	mov	sl, r2
 8004af0:	eb1b 0509 	adds.w	r5, fp, r9
 8004af4:	eb4c 060a 	adc.w	r6, ip, sl
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	4619      	mov	r1, r3
 8004afe:	f04f 0200 	mov.w	r2, #0
 8004b02:	f04f 0300 	mov.w	r3, #0
 8004b06:	f04f 0400 	mov.w	r4, #0
 8004b0a:	0094      	lsls	r4, r2, #2
 8004b0c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004b10:	008b      	lsls	r3, r1, #2
 8004b12:	461a      	mov	r2, r3
 8004b14:	4623      	mov	r3, r4
 8004b16:	4628      	mov	r0, r5
 8004b18:	4631      	mov	r1, r6
 8004b1a:	f7fc f86f 	bl	8000bfc <__aeabi_uldivmod>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	460c      	mov	r4, r1
 8004b22:	461a      	mov	r2, r3
 8004b24:	4b0e      	ldr	r3, [pc, #56]	; (8004b60 <UART_SetConfig+0x6f4>)
 8004b26:	fba3 1302 	umull	r1, r3, r3, r2
 8004b2a:	095b      	lsrs	r3, r3, #5
 8004b2c:	2164      	movs	r1, #100	; 0x64
 8004b2e:	fb01 f303 	mul.w	r3, r1, r3
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	011b      	lsls	r3, r3, #4
 8004b36:	3332      	adds	r3, #50	; 0x32
 8004b38:	4a09      	ldr	r2, [pc, #36]	; (8004b60 <UART_SetConfig+0x6f4>)
 8004b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3e:	095b      	lsrs	r3, r3, #5
 8004b40:	f003 020f 	and.w	r2, r3, #15
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4442      	add	r2, r8
 8004b4a:	609a      	str	r2, [r3, #8]
}
 8004b4c:	e7ff      	b.n	8004b4e <UART_SetConfig+0x6e2>
 8004b4e:	bf00      	nop
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b58:	40011000 	.word	0x40011000
 8004b5c:	40011400 	.word	0x40011400
 8004b60:	51eb851f 	.word	0x51eb851f

08004b64 <__errno>:
 8004b64:	4b01      	ldr	r3, [pc, #4]	; (8004b6c <__errno+0x8>)
 8004b66:	6818      	ldr	r0, [r3, #0]
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	2000000c 	.word	0x2000000c

08004b70 <__libc_init_array>:
 8004b70:	b570      	push	{r4, r5, r6, lr}
 8004b72:	4e0d      	ldr	r6, [pc, #52]	; (8004ba8 <__libc_init_array+0x38>)
 8004b74:	4c0d      	ldr	r4, [pc, #52]	; (8004bac <__libc_init_array+0x3c>)
 8004b76:	1ba4      	subs	r4, r4, r6
 8004b78:	10a4      	asrs	r4, r4, #2
 8004b7a:	2500      	movs	r5, #0
 8004b7c:	42a5      	cmp	r5, r4
 8004b7e:	d109      	bne.n	8004b94 <__libc_init_array+0x24>
 8004b80:	4e0b      	ldr	r6, [pc, #44]	; (8004bb0 <__libc_init_array+0x40>)
 8004b82:	4c0c      	ldr	r4, [pc, #48]	; (8004bb4 <__libc_init_array+0x44>)
 8004b84:	f001 fc3a 	bl	80063fc <_init>
 8004b88:	1ba4      	subs	r4, r4, r6
 8004b8a:	10a4      	asrs	r4, r4, #2
 8004b8c:	2500      	movs	r5, #0
 8004b8e:	42a5      	cmp	r5, r4
 8004b90:	d105      	bne.n	8004b9e <__libc_init_array+0x2e>
 8004b92:	bd70      	pop	{r4, r5, r6, pc}
 8004b94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b98:	4798      	blx	r3
 8004b9a:	3501      	adds	r5, #1
 8004b9c:	e7ee      	b.n	8004b7c <__libc_init_array+0xc>
 8004b9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ba2:	4798      	blx	r3
 8004ba4:	3501      	adds	r5, #1
 8004ba6:	e7f2      	b.n	8004b8e <__libc_init_array+0x1e>
 8004ba8:	08006668 	.word	0x08006668
 8004bac:	08006668 	.word	0x08006668
 8004bb0:	08006668 	.word	0x08006668
 8004bb4:	0800666c 	.word	0x0800666c

08004bb8 <memset>:
 8004bb8:	4402      	add	r2, r0
 8004bba:	4603      	mov	r3, r0
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d100      	bne.n	8004bc2 <memset+0xa>
 8004bc0:	4770      	bx	lr
 8004bc2:	f803 1b01 	strb.w	r1, [r3], #1
 8004bc6:	e7f9      	b.n	8004bbc <memset+0x4>

08004bc8 <siprintf>:
 8004bc8:	b40e      	push	{r1, r2, r3}
 8004bca:	b500      	push	{lr}
 8004bcc:	b09c      	sub	sp, #112	; 0x70
 8004bce:	ab1d      	add	r3, sp, #116	; 0x74
 8004bd0:	9002      	str	r0, [sp, #8]
 8004bd2:	9006      	str	r0, [sp, #24]
 8004bd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004bd8:	4809      	ldr	r0, [pc, #36]	; (8004c00 <siprintf+0x38>)
 8004bda:	9107      	str	r1, [sp, #28]
 8004bdc:	9104      	str	r1, [sp, #16]
 8004bde:	4909      	ldr	r1, [pc, #36]	; (8004c04 <siprintf+0x3c>)
 8004be0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004be4:	9105      	str	r1, [sp, #20]
 8004be6:	6800      	ldr	r0, [r0, #0]
 8004be8:	9301      	str	r3, [sp, #4]
 8004bea:	a902      	add	r1, sp, #8
 8004bec:	f000 f866 	bl	8004cbc <_svfiprintf_r>
 8004bf0:	9b02      	ldr	r3, [sp, #8]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	701a      	strb	r2, [r3, #0]
 8004bf6:	b01c      	add	sp, #112	; 0x70
 8004bf8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bfc:	b003      	add	sp, #12
 8004bfe:	4770      	bx	lr
 8004c00:	2000000c 	.word	0x2000000c
 8004c04:	ffff0208 	.word	0xffff0208

08004c08 <__ssputs_r>:
 8004c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c0c:	688e      	ldr	r6, [r1, #8]
 8004c0e:	429e      	cmp	r6, r3
 8004c10:	4682      	mov	sl, r0
 8004c12:	460c      	mov	r4, r1
 8004c14:	4690      	mov	r8, r2
 8004c16:	4699      	mov	r9, r3
 8004c18:	d837      	bhi.n	8004c8a <__ssputs_r+0x82>
 8004c1a:	898a      	ldrh	r2, [r1, #12]
 8004c1c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c20:	d031      	beq.n	8004c86 <__ssputs_r+0x7e>
 8004c22:	6825      	ldr	r5, [r4, #0]
 8004c24:	6909      	ldr	r1, [r1, #16]
 8004c26:	1a6f      	subs	r7, r5, r1
 8004c28:	6965      	ldr	r5, [r4, #20]
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c30:	fb95 f5f3 	sdiv	r5, r5, r3
 8004c34:	f109 0301 	add.w	r3, r9, #1
 8004c38:	443b      	add	r3, r7
 8004c3a:	429d      	cmp	r5, r3
 8004c3c:	bf38      	it	cc
 8004c3e:	461d      	movcc	r5, r3
 8004c40:	0553      	lsls	r3, r2, #21
 8004c42:	d530      	bpl.n	8004ca6 <__ssputs_r+0x9e>
 8004c44:	4629      	mov	r1, r5
 8004c46:	f000 fb2b 	bl	80052a0 <_malloc_r>
 8004c4a:	4606      	mov	r6, r0
 8004c4c:	b950      	cbnz	r0, 8004c64 <__ssputs_r+0x5c>
 8004c4e:	230c      	movs	r3, #12
 8004c50:	f8ca 3000 	str.w	r3, [sl]
 8004c54:	89a3      	ldrh	r3, [r4, #12]
 8004c56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c5a:	81a3      	strh	r3, [r4, #12]
 8004c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c64:	463a      	mov	r2, r7
 8004c66:	6921      	ldr	r1, [r4, #16]
 8004c68:	f000 faa8 	bl	80051bc <memcpy>
 8004c6c:	89a3      	ldrh	r3, [r4, #12]
 8004c6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c76:	81a3      	strh	r3, [r4, #12]
 8004c78:	6126      	str	r6, [r4, #16]
 8004c7a:	6165      	str	r5, [r4, #20]
 8004c7c:	443e      	add	r6, r7
 8004c7e:	1bed      	subs	r5, r5, r7
 8004c80:	6026      	str	r6, [r4, #0]
 8004c82:	60a5      	str	r5, [r4, #8]
 8004c84:	464e      	mov	r6, r9
 8004c86:	454e      	cmp	r6, r9
 8004c88:	d900      	bls.n	8004c8c <__ssputs_r+0x84>
 8004c8a:	464e      	mov	r6, r9
 8004c8c:	4632      	mov	r2, r6
 8004c8e:	4641      	mov	r1, r8
 8004c90:	6820      	ldr	r0, [r4, #0]
 8004c92:	f000 fa9e 	bl	80051d2 <memmove>
 8004c96:	68a3      	ldr	r3, [r4, #8]
 8004c98:	1b9b      	subs	r3, r3, r6
 8004c9a:	60a3      	str	r3, [r4, #8]
 8004c9c:	6823      	ldr	r3, [r4, #0]
 8004c9e:	441e      	add	r6, r3
 8004ca0:	6026      	str	r6, [r4, #0]
 8004ca2:	2000      	movs	r0, #0
 8004ca4:	e7dc      	b.n	8004c60 <__ssputs_r+0x58>
 8004ca6:	462a      	mov	r2, r5
 8004ca8:	f000 fb54 	bl	8005354 <_realloc_r>
 8004cac:	4606      	mov	r6, r0
 8004cae:	2800      	cmp	r0, #0
 8004cb0:	d1e2      	bne.n	8004c78 <__ssputs_r+0x70>
 8004cb2:	6921      	ldr	r1, [r4, #16]
 8004cb4:	4650      	mov	r0, sl
 8004cb6:	f000 faa5 	bl	8005204 <_free_r>
 8004cba:	e7c8      	b.n	8004c4e <__ssputs_r+0x46>

08004cbc <_svfiprintf_r>:
 8004cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cc0:	461d      	mov	r5, r3
 8004cc2:	898b      	ldrh	r3, [r1, #12]
 8004cc4:	061f      	lsls	r7, r3, #24
 8004cc6:	b09d      	sub	sp, #116	; 0x74
 8004cc8:	4680      	mov	r8, r0
 8004cca:	460c      	mov	r4, r1
 8004ccc:	4616      	mov	r6, r2
 8004cce:	d50f      	bpl.n	8004cf0 <_svfiprintf_r+0x34>
 8004cd0:	690b      	ldr	r3, [r1, #16]
 8004cd2:	b96b      	cbnz	r3, 8004cf0 <_svfiprintf_r+0x34>
 8004cd4:	2140      	movs	r1, #64	; 0x40
 8004cd6:	f000 fae3 	bl	80052a0 <_malloc_r>
 8004cda:	6020      	str	r0, [r4, #0]
 8004cdc:	6120      	str	r0, [r4, #16]
 8004cde:	b928      	cbnz	r0, 8004cec <_svfiprintf_r+0x30>
 8004ce0:	230c      	movs	r3, #12
 8004ce2:	f8c8 3000 	str.w	r3, [r8]
 8004ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cea:	e0c8      	b.n	8004e7e <_svfiprintf_r+0x1c2>
 8004cec:	2340      	movs	r3, #64	; 0x40
 8004cee:	6163      	str	r3, [r4, #20]
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	9309      	str	r3, [sp, #36]	; 0x24
 8004cf4:	2320      	movs	r3, #32
 8004cf6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004cfa:	2330      	movs	r3, #48	; 0x30
 8004cfc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d00:	9503      	str	r5, [sp, #12]
 8004d02:	f04f 0b01 	mov.w	fp, #1
 8004d06:	4637      	mov	r7, r6
 8004d08:	463d      	mov	r5, r7
 8004d0a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004d0e:	b10b      	cbz	r3, 8004d14 <_svfiprintf_r+0x58>
 8004d10:	2b25      	cmp	r3, #37	; 0x25
 8004d12:	d13e      	bne.n	8004d92 <_svfiprintf_r+0xd6>
 8004d14:	ebb7 0a06 	subs.w	sl, r7, r6
 8004d18:	d00b      	beq.n	8004d32 <_svfiprintf_r+0x76>
 8004d1a:	4653      	mov	r3, sl
 8004d1c:	4632      	mov	r2, r6
 8004d1e:	4621      	mov	r1, r4
 8004d20:	4640      	mov	r0, r8
 8004d22:	f7ff ff71 	bl	8004c08 <__ssputs_r>
 8004d26:	3001      	adds	r0, #1
 8004d28:	f000 80a4 	beq.w	8004e74 <_svfiprintf_r+0x1b8>
 8004d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d2e:	4453      	add	r3, sl
 8004d30:	9309      	str	r3, [sp, #36]	; 0x24
 8004d32:	783b      	ldrb	r3, [r7, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f000 809d 	beq.w	8004e74 <_svfiprintf_r+0x1b8>
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d44:	9304      	str	r3, [sp, #16]
 8004d46:	9307      	str	r3, [sp, #28]
 8004d48:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d4c:	931a      	str	r3, [sp, #104]	; 0x68
 8004d4e:	462f      	mov	r7, r5
 8004d50:	2205      	movs	r2, #5
 8004d52:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004d56:	4850      	ldr	r0, [pc, #320]	; (8004e98 <_svfiprintf_r+0x1dc>)
 8004d58:	f7fb fa62 	bl	8000220 <memchr>
 8004d5c:	9b04      	ldr	r3, [sp, #16]
 8004d5e:	b9d0      	cbnz	r0, 8004d96 <_svfiprintf_r+0xda>
 8004d60:	06d9      	lsls	r1, r3, #27
 8004d62:	bf44      	itt	mi
 8004d64:	2220      	movmi	r2, #32
 8004d66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d6a:	071a      	lsls	r2, r3, #28
 8004d6c:	bf44      	itt	mi
 8004d6e:	222b      	movmi	r2, #43	; 0x2b
 8004d70:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d74:	782a      	ldrb	r2, [r5, #0]
 8004d76:	2a2a      	cmp	r2, #42	; 0x2a
 8004d78:	d015      	beq.n	8004da6 <_svfiprintf_r+0xea>
 8004d7a:	9a07      	ldr	r2, [sp, #28]
 8004d7c:	462f      	mov	r7, r5
 8004d7e:	2000      	movs	r0, #0
 8004d80:	250a      	movs	r5, #10
 8004d82:	4639      	mov	r1, r7
 8004d84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d88:	3b30      	subs	r3, #48	; 0x30
 8004d8a:	2b09      	cmp	r3, #9
 8004d8c:	d94d      	bls.n	8004e2a <_svfiprintf_r+0x16e>
 8004d8e:	b1b8      	cbz	r0, 8004dc0 <_svfiprintf_r+0x104>
 8004d90:	e00f      	b.n	8004db2 <_svfiprintf_r+0xf6>
 8004d92:	462f      	mov	r7, r5
 8004d94:	e7b8      	b.n	8004d08 <_svfiprintf_r+0x4c>
 8004d96:	4a40      	ldr	r2, [pc, #256]	; (8004e98 <_svfiprintf_r+0x1dc>)
 8004d98:	1a80      	subs	r0, r0, r2
 8004d9a:	fa0b f000 	lsl.w	r0, fp, r0
 8004d9e:	4318      	orrs	r0, r3
 8004da0:	9004      	str	r0, [sp, #16]
 8004da2:	463d      	mov	r5, r7
 8004da4:	e7d3      	b.n	8004d4e <_svfiprintf_r+0x92>
 8004da6:	9a03      	ldr	r2, [sp, #12]
 8004da8:	1d11      	adds	r1, r2, #4
 8004daa:	6812      	ldr	r2, [r2, #0]
 8004dac:	9103      	str	r1, [sp, #12]
 8004dae:	2a00      	cmp	r2, #0
 8004db0:	db01      	blt.n	8004db6 <_svfiprintf_r+0xfa>
 8004db2:	9207      	str	r2, [sp, #28]
 8004db4:	e004      	b.n	8004dc0 <_svfiprintf_r+0x104>
 8004db6:	4252      	negs	r2, r2
 8004db8:	f043 0302 	orr.w	r3, r3, #2
 8004dbc:	9207      	str	r2, [sp, #28]
 8004dbe:	9304      	str	r3, [sp, #16]
 8004dc0:	783b      	ldrb	r3, [r7, #0]
 8004dc2:	2b2e      	cmp	r3, #46	; 0x2e
 8004dc4:	d10c      	bne.n	8004de0 <_svfiprintf_r+0x124>
 8004dc6:	787b      	ldrb	r3, [r7, #1]
 8004dc8:	2b2a      	cmp	r3, #42	; 0x2a
 8004dca:	d133      	bne.n	8004e34 <_svfiprintf_r+0x178>
 8004dcc:	9b03      	ldr	r3, [sp, #12]
 8004dce:	1d1a      	adds	r2, r3, #4
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	9203      	str	r2, [sp, #12]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	bfb8      	it	lt
 8004dd8:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ddc:	3702      	adds	r7, #2
 8004dde:	9305      	str	r3, [sp, #20]
 8004de0:	4d2e      	ldr	r5, [pc, #184]	; (8004e9c <_svfiprintf_r+0x1e0>)
 8004de2:	7839      	ldrb	r1, [r7, #0]
 8004de4:	2203      	movs	r2, #3
 8004de6:	4628      	mov	r0, r5
 8004de8:	f7fb fa1a 	bl	8000220 <memchr>
 8004dec:	b138      	cbz	r0, 8004dfe <_svfiprintf_r+0x142>
 8004dee:	2340      	movs	r3, #64	; 0x40
 8004df0:	1b40      	subs	r0, r0, r5
 8004df2:	fa03 f000 	lsl.w	r0, r3, r0
 8004df6:	9b04      	ldr	r3, [sp, #16]
 8004df8:	4303      	orrs	r3, r0
 8004dfa:	3701      	adds	r7, #1
 8004dfc:	9304      	str	r3, [sp, #16]
 8004dfe:	7839      	ldrb	r1, [r7, #0]
 8004e00:	4827      	ldr	r0, [pc, #156]	; (8004ea0 <_svfiprintf_r+0x1e4>)
 8004e02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e06:	2206      	movs	r2, #6
 8004e08:	1c7e      	adds	r6, r7, #1
 8004e0a:	f7fb fa09 	bl	8000220 <memchr>
 8004e0e:	2800      	cmp	r0, #0
 8004e10:	d038      	beq.n	8004e84 <_svfiprintf_r+0x1c8>
 8004e12:	4b24      	ldr	r3, [pc, #144]	; (8004ea4 <_svfiprintf_r+0x1e8>)
 8004e14:	bb13      	cbnz	r3, 8004e5c <_svfiprintf_r+0x1a0>
 8004e16:	9b03      	ldr	r3, [sp, #12]
 8004e18:	3307      	adds	r3, #7
 8004e1a:	f023 0307 	bic.w	r3, r3, #7
 8004e1e:	3308      	adds	r3, #8
 8004e20:	9303      	str	r3, [sp, #12]
 8004e22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e24:	444b      	add	r3, r9
 8004e26:	9309      	str	r3, [sp, #36]	; 0x24
 8004e28:	e76d      	b.n	8004d06 <_svfiprintf_r+0x4a>
 8004e2a:	fb05 3202 	mla	r2, r5, r2, r3
 8004e2e:	2001      	movs	r0, #1
 8004e30:	460f      	mov	r7, r1
 8004e32:	e7a6      	b.n	8004d82 <_svfiprintf_r+0xc6>
 8004e34:	2300      	movs	r3, #0
 8004e36:	3701      	adds	r7, #1
 8004e38:	9305      	str	r3, [sp, #20]
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	250a      	movs	r5, #10
 8004e3e:	4638      	mov	r0, r7
 8004e40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e44:	3a30      	subs	r2, #48	; 0x30
 8004e46:	2a09      	cmp	r2, #9
 8004e48:	d903      	bls.n	8004e52 <_svfiprintf_r+0x196>
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0c8      	beq.n	8004de0 <_svfiprintf_r+0x124>
 8004e4e:	9105      	str	r1, [sp, #20]
 8004e50:	e7c6      	b.n	8004de0 <_svfiprintf_r+0x124>
 8004e52:	fb05 2101 	mla	r1, r5, r1, r2
 8004e56:	2301      	movs	r3, #1
 8004e58:	4607      	mov	r7, r0
 8004e5a:	e7f0      	b.n	8004e3e <_svfiprintf_r+0x182>
 8004e5c:	ab03      	add	r3, sp, #12
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	4622      	mov	r2, r4
 8004e62:	4b11      	ldr	r3, [pc, #68]	; (8004ea8 <_svfiprintf_r+0x1ec>)
 8004e64:	a904      	add	r1, sp, #16
 8004e66:	4640      	mov	r0, r8
 8004e68:	f3af 8000 	nop.w
 8004e6c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004e70:	4681      	mov	r9, r0
 8004e72:	d1d6      	bne.n	8004e22 <_svfiprintf_r+0x166>
 8004e74:	89a3      	ldrh	r3, [r4, #12]
 8004e76:	065b      	lsls	r3, r3, #25
 8004e78:	f53f af35 	bmi.w	8004ce6 <_svfiprintf_r+0x2a>
 8004e7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004e7e:	b01d      	add	sp, #116	; 0x74
 8004e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e84:	ab03      	add	r3, sp, #12
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	4622      	mov	r2, r4
 8004e8a:	4b07      	ldr	r3, [pc, #28]	; (8004ea8 <_svfiprintf_r+0x1ec>)
 8004e8c:	a904      	add	r1, sp, #16
 8004e8e:	4640      	mov	r0, r8
 8004e90:	f000 f882 	bl	8004f98 <_printf_i>
 8004e94:	e7ea      	b.n	8004e6c <_svfiprintf_r+0x1b0>
 8004e96:	bf00      	nop
 8004e98:	08006450 	.word	0x08006450
 8004e9c:	08006456 	.word	0x08006456
 8004ea0:	0800645a 	.word	0x0800645a
 8004ea4:	00000000 	.word	0x00000000
 8004ea8:	08004c09 	.word	0x08004c09

08004eac <_printf_common>:
 8004eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eb0:	4691      	mov	r9, r2
 8004eb2:	461f      	mov	r7, r3
 8004eb4:	688a      	ldr	r2, [r1, #8]
 8004eb6:	690b      	ldr	r3, [r1, #16]
 8004eb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	bfb8      	it	lt
 8004ec0:	4613      	movlt	r3, r2
 8004ec2:	f8c9 3000 	str.w	r3, [r9]
 8004ec6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004eca:	4606      	mov	r6, r0
 8004ecc:	460c      	mov	r4, r1
 8004ece:	b112      	cbz	r2, 8004ed6 <_printf_common+0x2a>
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	f8c9 3000 	str.w	r3, [r9]
 8004ed6:	6823      	ldr	r3, [r4, #0]
 8004ed8:	0699      	lsls	r1, r3, #26
 8004eda:	bf42      	ittt	mi
 8004edc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004ee0:	3302      	addmi	r3, #2
 8004ee2:	f8c9 3000 	strmi.w	r3, [r9]
 8004ee6:	6825      	ldr	r5, [r4, #0]
 8004ee8:	f015 0506 	ands.w	r5, r5, #6
 8004eec:	d107      	bne.n	8004efe <_printf_common+0x52>
 8004eee:	f104 0a19 	add.w	sl, r4, #25
 8004ef2:	68e3      	ldr	r3, [r4, #12]
 8004ef4:	f8d9 2000 	ldr.w	r2, [r9]
 8004ef8:	1a9b      	subs	r3, r3, r2
 8004efa:	42ab      	cmp	r3, r5
 8004efc:	dc28      	bgt.n	8004f50 <_printf_common+0xa4>
 8004efe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004f02:	6822      	ldr	r2, [r4, #0]
 8004f04:	3300      	adds	r3, #0
 8004f06:	bf18      	it	ne
 8004f08:	2301      	movne	r3, #1
 8004f0a:	0692      	lsls	r2, r2, #26
 8004f0c:	d42d      	bmi.n	8004f6a <_printf_common+0xbe>
 8004f0e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f12:	4639      	mov	r1, r7
 8004f14:	4630      	mov	r0, r6
 8004f16:	47c0      	blx	r8
 8004f18:	3001      	adds	r0, #1
 8004f1a:	d020      	beq.n	8004f5e <_printf_common+0xb2>
 8004f1c:	6823      	ldr	r3, [r4, #0]
 8004f1e:	68e5      	ldr	r5, [r4, #12]
 8004f20:	f8d9 2000 	ldr.w	r2, [r9]
 8004f24:	f003 0306 	and.w	r3, r3, #6
 8004f28:	2b04      	cmp	r3, #4
 8004f2a:	bf08      	it	eq
 8004f2c:	1aad      	subeq	r5, r5, r2
 8004f2e:	68a3      	ldr	r3, [r4, #8]
 8004f30:	6922      	ldr	r2, [r4, #16]
 8004f32:	bf0c      	ite	eq
 8004f34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f38:	2500      	movne	r5, #0
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	bfc4      	itt	gt
 8004f3e:	1a9b      	subgt	r3, r3, r2
 8004f40:	18ed      	addgt	r5, r5, r3
 8004f42:	f04f 0900 	mov.w	r9, #0
 8004f46:	341a      	adds	r4, #26
 8004f48:	454d      	cmp	r5, r9
 8004f4a:	d11a      	bne.n	8004f82 <_printf_common+0xd6>
 8004f4c:	2000      	movs	r0, #0
 8004f4e:	e008      	b.n	8004f62 <_printf_common+0xb6>
 8004f50:	2301      	movs	r3, #1
 8004f52:	4652      	mov	r2, sl
 8004f54:	4639      	mov	r1, r7
 8004f56:	4630      	mov	r0, r6
 8004f58:	47c0      	blx	r8
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	d103      	bne.n	8004f66 <_printf_common+0xba>
 8004f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f66:	3501      	adds	r5, #1
 8004f68:	e7c3      	b.n	8004ef2 <_printf_common+0x46>
 8004f6a:	18e1      	adds	r1, r4, r3
 8004f6c:	1c5a      	adds	r2, r3, #1
 8004f6e:	2030      	movs	r0, #48	; 0x30
 8004f70:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f74:	4422      	add	r2, r4
 8004f76:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f7a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f7e:	3302      	adds	r3, #2
 8004f80:	e7c5      	b.n	8004f0e <_printf_common+0x62>
 8004f82:	2301      	movs	r3, #1
 8004f84:	4622      	mov	r2, r4
 8004f86:	4639      	mov	r1, r7
 8004f88:	4630      	mov	r0, r6
 8004f8a:	47c0      	blx	r8
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	d0e6      	beq.n	8004f5e <_printf_common+0xb2>
 8004f90:	f109 0901 	add.w	r9, r9, #1
 8004f94:	e7d8      	b.n	8004f48 <_printf_common+0x9c>
	...

08004f98 <_printf_i>:
 8004f98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f9c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004fa0:	460c      	mov	r4, r1
 8004fa2:	7e09      	ldrb	r1, [r1, #24]
 8004fa4:	b085      	sub	sp, #20
 8004fa6:	296e      	cmp	r1, #110	; 0x6e
 8004fa8:	4617      	mov	r7, r2
 8004faa:	4606      	mov	r6, r0
 8004fac:	4698      	mov	r8, r3
 8004fae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004fb0:	f000 80b3 	beq.w	800511a <_printf_i+0x182>
 8004fb4:	d822      	bhi.n	8004ffc <_printf_i+0x64>
 8004fb6:	2963      	cmp	r1, #99	; 0x63
 8004fb8:	d036      	beq.n	8005028 <_printf_i+0x90>
 8004fba:	d80a      	bhi.n	8004fd2 <_printf_i+0x3a>
 8004fbc:	2900      	cmp	r1, #0
 8004fbe:	f000 80b9 	beq.w	8005134 <_printf_i+0x19c>
 8004fc2:	2958      	cmp	r1, #88	; 0x58
 8004fc4:	f000 8083 	beq.w	80050ce <_printf_i+0x136>
 8004fc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fcc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004fd0:	e032      	b.n	8005038 <_printf_i+0xa0>
 8004fd2:	2964      	cmp	r1, #100	; 0x64
 8004fd4:	d001      	beq.n	8004fda <_printf_i+0x42>
 8004fd6:	2969      	cmp	r1, #105	; 0x69
 8004fd8:	d1f6      	bne.n	8004fc8 <_printf_i+0x30>
 8004fda:	6820      	ldr	r0, [r4, #0]
 8004fdc:	6813      	ldr	r3, [r2, #0]
 8004fde:	0605      	lsls	r5, r0, #24
 8004fe0:	f103 0104 	add.w	r1, r3, #4
 8004fe4:	d52a      	bpl.n	800503c <_printf_i+0xa4>
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6011      	str	r1, [r2, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	da03      	bge.n	8004ff6 <_printf_i+0x5e>
 8004fee:	222d      	movs	r2, #45	; 0x2d
 8004ff0:	425b      	negs	r3, r3
 8004ff2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004ff6:	486f      	ldr	r0, [pc, #444]	; (80051b4 <_printf_i+0x21c>)
 8004ff8:	220a      	movs	r2, #10
 8004ffa:	e039      	b.n	8005070 <_printf_i+0xd8>
 8004ffc:	2973      	cmp	r1, #115	; 0x73
 8004ffe:	f000 809d 	beq.w	800513c <_printf_i+0x1a4>
 8005002:	d808      	bhi.n	8005016 <_printf_i+0x7e>
 8005004:	296f      	cmp	r1, #111	; 0x6f
 8005006:	d020      	beq.n	800504a <_printf_i+0xb2>
 8005008:	2970      	cmp	r1, #112	; 0x70
 800500a:	d1dd      	bne.n	8004fc8 <_printf_i+0x30>
 800500c:	6823      	ldr	r3, [r4, #0]
 800500e:	f043 0320 	orr.w	r3, r3, #32
 8005012:	6023      	str	r3, [r4, #0]
 8005014:	e003      	b.n	800501e <_printf_i+0x86>
 8005016:	2975      	cmp	r1, #117	; 0x75
 8005018:	d017      	beq.n	800504a <_printf_i+0xb2>
 800501a:	2978      	cmp	r1, #120	; 0x78
 800501c:	d1d4      	bne.n	8004fc8 <_printf_i+0x30>
 800501e:	2378      	movs	r3, #120	; 0x78
 8005020:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005024:	4864      	ldr	r0, [pc, #400]	; (80051b8 <_printf_i+0x220>)
 8005026:	e055      	b.n	80050d4 <_printf_i+0x13c>
 8005028:	6813      	ldr	r3, [r2, #0]
 800502a:	1d19      	adds	r1, r3, #4
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	6011      	str	r1, [r2, #0]
 8005030:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005034:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005038:	2301      	movs	r3, #1
 800503a:	e08c      	b.n	8005156 <_printf_i+0x1be>
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	6011      	str	r1, [r2, #0]
 8005040:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005044:	bf18      	it	ne
 8005046:	b21b      	sxthne	r3, r3
 8005048:	e7cf      	b.n	8004fea <_printf_i+0x52>
 800504a:	6813      	ldr	r3, [r2, #0]
 800504c:	6825      	ldr	r5, [r4, #0]
 800504e:	1d18      	adds	r0, r3, #4
 8005050:	6010      	str	r0, [r2, #0]
 8005052:	0628      	lsls	r0, r5, #24
 8005054:	d501      	bpl.n	800505a <_printf_i+0xc2>
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	e002      	b.n	8005060 <_printf_i+0xc8>
 800505a:	0668      	lsls	r0, r5, #25
 800505c:	d5fb      	bpl.n	8005056 <_printf_i+0xbe>
 800505e:	881b      	ldrh	r3, [r3, #0]
 8005060:	4854      	ldr	r0, [pc, #336]	; (80051b4 <_printf_i+0x21c>)
 8005062:	296f      	cmp	r1, #111	; 0x6f
 8005064:	bf14      	ite	ne
 8005066:	220a      	movne	r2, #10
 8005068:	2208      	moveq	r2, #8
 800506a:	2100      	movs	r1, #0
 800506c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005070:	6865      	ldr	r5, [r4, #4]
 8005072:	60a5      	str	r5, [r4, #8]
 8005074:	2d00      	cmp	r5, #0
 8005076:	f2c0 8095 	blt.w	80051a4 <_printf_i+0x20c>
 800507a:	6821      	ldr	r1, [r4, #0]
 800507c:	f021 0104 	bic.w	r1, r1, #4
 8005080:	6021      	str	r1, [r4, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d13d      	bne.n	8005102 <_printf_i+0x16a>
 8005086:	2d00      	cmp	r5, #0
 8005088:	f040 808e 	bne.w	80051a8 <_printf_i+0x210>
 800508c:	4665      	mov	r5, ip
 800508e:	2a08      	cmp	r2, #8
 8005090:	d10b      	bne.n	80050aa <_printf_i+0x112>
 8005092:	6823      	ldr	r3, [r4, #0]
 8005094:	07db      	lsls	r3, r3, #31
 8005096:	d508      	bpl.n	80050aa <_printf_i+0x112>
 8005098:	6923      	ldr	r3, [r4, #16]
 800509a:	6862      	ldr	r2, [r4, #4]
 800509c:	429a      	cmp	r2, r3
 800509e:	bfde      	ittt	le
 80050a0:	2330      	movle	r3, #48	; 0x30
 80050a2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80050a6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80050aa:	ebac 0305 	sub.w	r3, ip, r5
 80050ae:	6123      	str	r3, [r4, #16]
 80050b0:	f8cd 8000 	str.w	r8, [sp]
 80050b4:	463b      	mov	r3, r7
 80050b6:	aa03      	add	r2, sp, #12
 80050b8:	4621      	mov	r1, r4
 80050ba:	4630      	mov	r0, r6
 80050bc:	f7ff fef6 	bl	8004eac <_printf_common>
 80050c0:	3001      	adds	r0, #1
 80050c2:	d14d      	bne.n	8005160 <_printf_i+0x1c8>
 80050c4:	f04f 30ff 	mov.w	r0, #4294967295
 80050c8:	b005      	add	sp, #20
 80050ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050ce:	4839      	ldr	r0, [pc, #228]	; (80051b4 <_printf_i+0x21c>)
 80050d0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80050d4:	6813      	ldr	r3, [r2, #0]
 80050d6:	6821      	ldr	r1, [r4, #0]
 80050d8:	1d1d      	adds	r5, r3, #4
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	6015      	str	r5, [r2, #0]
 80050de:	060a      	lsls	r2, r1, #24
 80050e0:	d50b      	bpl.n	80050fa <_printf_i+0x162>
 80050e2:	07ca      	lsls	r2, r1, #31
 80050e4:	bf44      	itt	mi
 80050e6:	f041 0120 	orrmi.w	r1, r1, #32
 80050ea:	6021      	strmi	r1, [r4, #0]
 80050ec:	b91b      	cbnz	r3, 80050f6 <_printf_i+0x15e>
 80050ee:	6822      	ldr	r2, [r4, #0]
 80050f0:	f022 0220 	bic.w	r2, r2, #32
 80050f4:	6022      	str	r2, [r4, #0]
 80050f6:	2210      	movs	r2, #16
 80050f8:	e7b7      	b.n	800506a <_printf_i+0xd2>
 80050fa:	064d      	lsls	r5, r1, #25
 80050fc:	bf48      	it	mi
 80050fe:	b29b      	uxthmi	r3, r3
 8005100:	e7ef      	b.n	80050e2 <_printf_i+0x14a>
 8005102:	4665      	mov	r5, ip
 8005104:	fbb3 f1f2 	udiv	r1, r3, r2
 8005108:	fb02 3311 	mls	r3, r2, r1, r3
 800510c:	5cc3      	ldrb	r3, [r0, r3]
 800510e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005112:	460b      	mov	r3, r1
 8005114:	2900      	cmp	r1, #0
 8005116:	d1f5      	bne.n	8005104 <_printf_i+0x16c>
 8005118:	e7b9      	b.n	800508e <_printf_i+0xf6>
 800511a:	6813      	ldr	r3, [r2, #0]
 800511c:	6825      	ldr	r5, [r4, #0]
 800511e:	6961      	ldr	r1, [r4, #20]
 8005120:	1d18      	adds	r0, r3, #4
 8005122:	6010      	str	r0, [r2, #0]
 8005124:	0628      	lsls	r0, r5, #24
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	d501      	bpl.n	800512e <_printf_i+0x196>
 800512a:	6019      	str	r1, [r3, #0]
 800512c:	e002      	b.n	8005134 <_printf_i+0x19c>
 800512e:	066a      	lsls	r2, r5, #25
 8005130:	d5fb      	bpl.n	800512a <_printf_i+0x192>
 8005132:	8019      	strh	r1, [r3, #0]
 8005134:	2300      	movs	r3, #0
 8005136:	6123      	str	r3, [r4, #16]
 8005138:	4665      	mov	r5, ip
 800513a:	e7b9      	b.n	80050b0 <_printf_i+0x118>
 800513c:	6813      	ldr	r3, [r2, #0]
 800513e:	1d19      	adds	r1, r3, #4
 8005140:	6011      	str	r1, [r2, #0]
 8005142:	681d      	ldr	r5, [r3, #0]
 8005144:	6862      	ldr	r2, [r4, #4]
 8005146:	2100      	movs	r1, #0
 8005148:	4628      	mov	r0, r5
 800514a:	f7fb f869 	bl	8000220 <memchr>
 800514e:	b108      	cbz	r0, 8005154 <_printf_i+0x1bc>
 8005150:	1b40      	subs	r0, r0, r5
 8005152:	6060      	str	r0, [r4, #4]
 8005154:	6863      	ldr	r3, [r4, #4]
 8005156:	6123      	str	r3, [r4, #16]
 8005158:	2300      	movs	r3, #0
 800515a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800515e:	e7a7      	b.n	80050b0 <_printf_i+0x118>
 8005160:	6923      	ldr	r3, [r4, #16]
 8005162:	462a      	mov	r2, r5
 8005164:	4639      	mov	r1, r7
 8005166:	4630      	mov	r0, r6
 8005168:	47c0      	blx	r8
 800516a:	3001      	adds	r0, #1
 800516c:	d0aa      	beq.n	80050c4 <_printf_i+0x12c>
 800516e:	6823      	ldr	r3, [r4, #0]
 8005170:	079b      	lsls	r3, r3, #30
 8005172:	d413      	bmi.n	800519c <_printf_i+0x204>
 8005174:	68e0      	ldr	r0, [r4, #12]
 8005176:	9b03      	ldr	r3, [sp, #12]
 8005178:	4298      	cmp	r0, r3
 800517a:	bfb8      	it	lt
 800517c:	4618      	movlt	r0, r3
 800517e:	e7a3      	b.n	80050c8 <_printf_i+0x130>
 8005180:	2301      	movs	r3, #1
 8005182:	464a      	mov	r2, r9
 8005184:	4639      	mov	r1, r7
 8005186:	4630      	mov	r0, r6
 8005188:	47c0      	blx	r8
 800518a:	3001      	adds	r0, #1
 800518c:	d09a      	beq.n	80050c4 <_printf_i+0x12c>
 800518e:	3501      	adds	r5, #1
 8005190:	68e3      	ldr	r3, [r4, #12]
 8005192:	9a03      	ldr	r2, [sp, #12]
 8005194:	1a9b      	subs	r3, r3, r2
 8005196:	42ab      	cmp	r3, r5
 8005198:	dcf2      	bgt.n	8005180 <_printf_i+0x1e8>
 800519a:	e7eb      	b.n	8005174 <_printf_i+0x1dc>
 800519c:	2500      	movs	r5, #0
 800519e:	f104 0919 	add.w	r9, r4, #25
 80051a2:	e7f5      	b.n	8005190 <_printf_i+0x1f8>
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d1ac      	bne.n	8005102 <_printf_i+0x16a>
 80051a8:	7803      	ldrb	r3, [r0, #0]
 80051aa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051ae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051b2:	e76c      	b.n	800508e <_printf_i+0xf6>
 80051b4:	08006461 	.word	0x08006461
 80051b8:	08006472 	.word	0x08006472

080051bc <memcpy>:
 80051bc:	b510      	push	{r4, lr}
 80051be:	1e43      	subs	r3, r0, #1
 80051c0:	440a      	add	r2, r1
 80051c2:	4291      	cmp	r1, r2
 80051c4:	d100      	bne.n	80051c8 <memcpy+0xc>
 80051c6:	bd10      	pop	{r4, pc}
 80051c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80051d0:	e7f7      	b.n	80051c2 <memcpy+0x6>

080051d2 <memmove>:
 80051d2:	4288      	cmp	r0, r1
 80051d4:	b510      	push	{r4, lr}
 80051d6:	eb01 0302 	add.w	r3, r1, r2
 80051da:	d807      	bhi.n	80051ec <memmove+0x1a>
 80051dc:	1e42      	subs	r2, r0, #1
 80051de:	4299      	cmp	r1, r3
 80051e0:	d00a      	beq.n	80051f8 <memmove+0x26>
 80051e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051e6:	f802 4f01 	strb.w	r4, [r2, #1]!
 80051ea:	e7f8      	b.n	80051de <memmove+0xc>
 80051ec:	4283      	cmp	r3, r0
 80051ee:	d9f5      	bls.n	80051dc <memmove+0xa>
 80051f0:	1881      	adds	r1, r0, r2
 80051f2:	1ad2      	subs	r2, r2, r3
 80051f4:	42d3      	cmn	r3, r2
 80051f6:	d100      	bne.n	80051fa <memmove+0x28>
 80051f8:	bd10      	pop	{r4, pc}
 80051fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80051fe:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005202:	e7f7      	b.n	80051f4 <memmove+0x22>

08005204 <_free_r>:
 8005204:	b538      	push	{r3, r4, r5, lr}
 8005206:	4605      	mov	r5, r0
 8005208:	2900      	cmp	r1, #0
 800520a:	d045      	beq.n	8005298 <_free_r+0x94>
 800520c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005210:	1f0c      	subs	r4, r1, #4
 8005212:	2b00      	cmp	r3, #0
 8005214:	bfb8      	it	lt
 8005216:	18e4      	addlt	r4, r4, r3
 8005218:	f000 f8d2 	bl	80053c0 <__malloc_lock>
 800521c:	4a1f      	ldr	r2, [pc, #124]	; (800529c <_free_r+0x98>)
 800521e:	6813      	ldr	r3, [r2, #0]
 8005220:	4610      	mov	r0, r2
 8005222:	b933      	cbnz	r3, 8005232 <_free_r+0x2e>
 8005224:	6063      	str	r3, [r4, #4]
 8005226:	6014      	str	r4, [r2, #0]
 8005228:	4628      	mov	r0, r5
 800522a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800522e:	f000 b8c8 	b.w	80053c2 <__malloc_unlock>
 8005232:	42a3      	cmp	r3, r4
 8005234:	d90c      	bls.n	8005250 <_free_r+0x4c>
 8005236:	6821      	ldr	r1, [r4, #0]
 8005238:	1862      	adds	r2, r4, r1
 800523a:	4293      	cmp	r3, r2
 800523c:	bf04      	itt	eq
 800523e:	681a      	ldreq	r2, [r3, #0]
 8005240:	685b      	ldreq	r3, [r3, #4]
 8005242:	6063      	str	r3, [r4, #4]
 8005244:	bf04      	itt	eq
 8005246:	1852      	addeq	r2, r2, r1
 8005248:	6022      	streq	r2, [r4, #0]
 800524a:	6004      	str	r4, [r0, #0]
 800524c:	e7ec      	b.n	8005228 <_free_r+0x24>
 800524e:	4613      	mov	r3, r2
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	b10a      	cbz	r2, 8005258 <_free_r+0x54>
 8005254:	42a2      	cmp	r2, r4
 8005256:	d9fa      	bls.n	800524e <_free_r+0x4a>
 8005258:	6819      	ldr	r1, [r3, #0]
 800525a:	1858      	adds	r0, r3, r1
 800525c:	42a0      	cmp	r0, r4
 800525e:	d10b      	bne.n	8005278 <_free_r+0x74>
 8005260:	6820      	ldr	r0, [r4, #0]
 8005262:	4401      	add	r1, r0
 8005264:	1858      	adds	r0, r3, r1
 8005266:	4282      	cmp	r2, r0
 8005268:	6019      	str	r1, [r3, #0]
 800526a:	d1dd      	bne.n	8005228 <_free_r+0x24>
 800526c:	6810      	ldr	r0, [r2, #0]
 800526e:	6852      	ldr	r2, [r2, #4]
 8005270:	605a      	str	r2, [r3, #4]
 8005272:	4401      	add	r1, r0
 8005274:	6019      	str	r1, [r3, #0]
 8005276:	e7d7      	b.n	8005228 <_free_r+0x24>
 8005278:	d902      	bls.n	8005280 <_free_r+0x7c>
 800527a:	230c      	movs	r3, #12
 800527c:	602b      	str	r3, [r5, #0]
 800527e:	e7d3      	b.n	8005228 <_free_r+0x24>
 8005280:	6820      	ldr	r0, [r4, #0]
 8005282:	1821      	adds	r1, r4, r0
 8005284:	428a      	cmp	r2, r1
 8005286:	bf04      	itt	eq
 8005288:	6811      	ldreq	r1, [r2, #0]
 800528a:	6852      	ldreq	r2, [r2, #4]
 800528c:	6062      	str	r2, [r4, #4]
 800528e:	bf04      	itt	eq
 8005290:	1809      	addeq	r1, r1, r0
 8005292:	6021      	streq	r1, [r4, #0]
 8005294:	605c      	str	r4, [r3, #4]
 8005296:	e7c7      	b.n	8005228 <_free_r+0x24>
 8005298:	bd38      	pop	{r3, r4, r5, pc}
 800529a:	bf00      	nop
 800529c:	20000098 	.word	0x20000098

080052a0 <_malloc_r>:
 80052a0:	b570      	push	{r4, r5, r6, lr}
 80052a2:	1ccd      	adds	r5, r1, #3
 80052a4:	f025 0503 	bic.w	r5, r5, #3
 80052a8:	3508      	adds	r5, #8
 80052aa:	2d0c      	cmp	r5, #12
 80052ac:	bf38      	it	cc
 80052ae:	250c      	movcc	r5, #12
 80052b0:	2d00      	cmp	r5, #0
 80052b2:	4606      	mov	r6, r0
 80052b4:	db01      	blt.n	80052ba <_malloc_r+0x1a>
 80052b6:	42a9      	cmp	r1, r5
 80052b8:	d903      	bls.n	80052c2 <_malloc_r+0x22>
 80052ba:	230c      	movs	r3, #12
 80052bc:	6033      	str	r3, [r6, #0]
 80052be:	2000      	movs	r0, #0
 80052c0:	bd70      	pop	{r4, r5, r6, pc}
 80052c2:	f000 f87d 	bl	80053c0 <__malloc_lock>
 80052c6:	4a21      	ldr	r2, [pc, #132]	; (800534c <_malloc_r+0xac>)
 80052c8:	6814      	ldr	r4, [r2, #0]
 80052ca:	4621      	mov	r1, r4
 80052cc:	b991      	cbnz	r1, 80052f4 <_malloc_r+0x54>
 80052ce:	4c20      	ldr	r4, [pc, #128]	; (8005350 <_malloc_r+0xb0>)
 80052d0:	6823      	ldr	r3, [r4, #0]
 80052d2:	b91b      	cbnz	r3, 80052dc <_malloc_r+0x3c>
 80052d4:	4630      	mov	r0, r6
 80052d6:	f000 f863 	bl	80053a0 <_sbrk_r>
 80052da:	6020      	str	r0, [r4, #0]
 80052dc:	4629      	mov	r1, r5
 80052de:	4630      	mov	r0, r6
 80052e0:	f000 f85e 	bl	80053a0 <_sbrk_r>
 80052e4:	1c43      	adds	r3, r0, #1
 80052e6:	d124      	bne.n	8005332 <_malloc_r+0x92>
 80052e8:	230c      	movs	r3, #12
 80052ea:	6033      	str	r3, [r6, #0]
 80052ec:	4630      	mov	r0, r6
 80052ee:	f000 f868 	bl	80053c2 <__malloc_unlock>
 80052f2:	e7e4      	b.n	80052be <_malloc_r+0x1e>
 80052f4:	680b      	ldr	r3, [r1, #0]
 80052f6:	1b5b      	subs	r3, r3, r5
 80052f8:	d418      	bmi.n	800532c <_malloc_r+0x8c>
 80052fa:	2b0b      	cmp	r3, #11
 80052fc:	d90f      	bls.n	800531e <_malloc_r+0x7e>
 80052fe:	600b      	str	r3, [r1, #0]
 8005300:	50cd      	str	r5, [r1, r3]
 8005302:	18cc      	adds	r4, r1, r3
 8005304:	4630      	mov	r0, r6
 8005306:	f000 f85c 	bl	80053c2 <__malloc_unlock>
 800530a:	f104 000b 	add.w	r0, r4, #11
 800530e:	1d23      	adds	r3, r4, #4
 8005310:	f020 0007 	bic.w	r0, r0, #7
 8005314:	1ac3      	subs	r3, r0, r3
 8005316:	d0d3      	beq.n	80052c0 <_malloc_r+0x20>
 8005318:	425a      	negs	r2, r3
 800531a:	50e2      	str	r2, [r4, r3]
 800531c:	e7d0      	b.n	80052c0 <_malloc_r+0x20>
 800531e:	428c      	cmp	r4, r1
 8005320:	684b      	ldr	r3, [r1, #4]
 8005322:	bf16      	itet	ne
 8005324:	6063      	strne	r3, [r4, #4]
 8005326:	6013      	streq	r3, [r2, #0]
 8005328:	460c      	movne	r4, r1
 800532a:	e7eb      	b.n	8005304 <_malloc_r+0x64>
 800532c:	460c      	mov	r4, r1
 800532e:	6849      	ldr	r1, [r1, #4]
 8005330:	e7cc      	b.n	80052cc <_malloc_r+0x2c>
 8005332:	1cc4      	adds	r4, r0, #3
 8005334:	f024 0403 	bic.w	r4, r4, #3
 8005338:	42a0      	cmp	r0, r4
 800533a:	d005      	beq.n	8005348 <_malloc_r+0xa8>
 800533c:	1a21      	subs	r1, r4, r0
 800533e:	4630      	mov	r0, r6
 8005340:	f000 f82e 	bl	80053a0 <_sbrk_r>
 8005344:	3001      	adds	r0, #1
 8005346:	d0cf      	beq.n	80052e8 <_malloc_r+0x48>
 8005348:	6025      	str	r5, [r4, #0]
 800534a:	e7db      	b.n	8005304 <_malloc_r+0x64>
 800534c:	20000098 	.word	0x20000098
 8005350:	2000009c 	.word	0x2000009c

08005354 <_realloc_r>:
 8005354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005356:	4607      	mov	r7, r0
 8005358:	4614      	mov	r4, r2
 800535a:	460e      	mov	r6, r1
 800535c:	b921      	cbnz	r1, 8005368 <_realloc_r+0x14>
 800535e:	4611      	mov	r1, r2
 8005360:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005364:	f7ff bf9c 	b.w	80052a0 <_malloc_r>
 8005368:	b922      	cbnz	r2, 8005374 <_realloc_r+0x20>
 800536a:	f7ff ff4b 	bl	8005204 <_free_r>
 800536e:	4625      	mov	r5, r4
 8005370:	4628      	mov	r0, r5
 8005372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005374:	f000 f826 	bl	80053c4 <_malloc_usable_size_r>
 8005378:	42a0      	cmp	r0, r4
 800537a:	d20f      	bcs.n	800539c <_realloc_r+0x48>
 800537c:	4621      	mov	r1, r4
 800537e:	4638      	mov	r0, r7
 8005380:	f7ff ff8e 	bl	80052a0 <_malloc_r>
 8005384:	4605      	mov	r5, r0
 8005386:	2800      	cmp	r0, #0
 8005388:	d0f2      	beq.n	8005370 <_realloc_r+0x1c>
 800538a:	4631      	mov	r1, r6
 800538c:	4622      	mov	r2, r4
 800538e:	f7ff ff15 	bl	80051bc <memcpy>
 8005392:	4631      	mov	r1, r6
 8005394:	4638      	mov	r0, r7
 8005396:	f7ff ff35 	bl	8005204 <_free_r>
 800539a:	e7e9      	b.n	8005370 <_realloc_r+0x1c>
 800539c:	4635      	mov	r5, r6
 800539e:	e7e7      	b.n	8005370 <_realloc_r+0x1c>

080053a0 <_sbrk_r>:
 80053a0:	b538      	push	{r3, r4, r5, lr}
 80053a2:	4c06      	ldr	r4, [pc, #24]	; (80053bc <_sbrk_r+0x1c>)
 80053a4:	2300      	movs	r3, #0
 80053a6:	4605      	mov	r5, r0
 80053a8:	4608      	mov	r0, r1
 80053aa:	6023      	str	r3, [r4, #0]
 80053ac:	f7fc fc02 	bl	8001bb4 <_sbrk>
 80053b0:	1c43      	adds	r3, r0, #1
 80053b2:	d102      	bne.n	80053ba <_sbrk_r+0x1a>
 80053b4:	6823      	ldr	r3, [r4, #0]
 80053b6:	b103      	cbz	r3, 80053ba <_sbrk_r+0x1a>
 80053b8:	602b      	str	r3, [r5, #0]
 80053ba:	bd38      	pop	{r3, r4, r5, pc}
 80053bc:	20001278 	.word	0x20001278

080053c0 <__malloc_lock>:
 80053c0:	4770      	bx	lr

080053c2 <__malloc_unlock>:
 80053c2:	4770      	bx	lr

080053c4 <_malloc_usable_size_r>:
 80053c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053c8:	1f18      	subs	r0, r3, #4
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	bfbc      	itt	lt
 80053ce:	580b      	ldrlt	r3, [r1, r0]
 80053d0:	18c0      	addlt	r0, r0, r3
 80053d2:	4770      	bx	lr
 80053d4:	0000      	movs	r0, r0
	...

080053d8 <sin>:
 80053d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80053da:	ec51 0b10 	vmov	r0, r1, d0
 80053de:	4a20      	ldr	r2, [pc, #128]	; (8005460 <sin+0x88>)
 80053e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80053e4:	4293      	cmp	r3, r2
 80053e6:	dc07      	bgt.n	80053f8 <sin+0x20>
 80053e8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8005458 <sin+0x80>
 80053ec:	2000      	movs	r0, #0
 80053ee:	f000 fe37 	bl	8006060 <__kernel_sin>
 80053f2:	ec51 0b10 	vmov	r0, r1, d0
 80053f6:	e007      	b.n	8005408 <sin+0x30>
 80053f8:	4a1a      	ldr	r2, [pc, #104]	; (8005464 <sin+0x8c>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	dd09      	ble.n	8005412 <sin+0x3a>
 80053fe:	ee10 2a10 	vmov	r2, s0
 8005402:	460b      	mov	r3, r1
 8005404:	f7fa ff60 	bl	80002c8 <__aeabi_dsub>
 8005408:	ec41 0b10 	vmov	d0, r0, r1
 800540c:	b005      	add	sp, #20
 800540e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005412:	4668      	mov	r0, sp
 8005414:	f000 f828 	bl	8005468 <__ieee754_rem_pio2>
 8005418:	f000 0003 	and.w	r0, r0, #3
 800541c:	2801      	cmp	r0, #1
 800541e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005422:	ed9d 0b00 	vldr	d0, [sp]
 8005426:	d004      	beq.n	8005432 <sin+0x5a>
 8005428:	2802      	cmp	r0, #2
 800542a:	d005      	beq.n	8005438 <sin+0x60>
 800542c:	b970      	cbnz	r0, 800544c <sin+0x74>
 800542e:	2001      	movs	r0, #1
 8005430:	e7dd      	b.n	80053ee <sin+0x16>
 8005432:	f000 fa0d 	bl	8005850 <__kernel_cos>
 8005436:	e7dc      	b.n	80053f2 <sin+0x1a>
 8005438:	2001      	movs	r0, #1
 800543a:	f000 fe11 	bl	8006060 <__kernel_sin>
 800543e:	ec53 2b10 	vmov	r2, r3, d0
 8005442:	ee10 0a10 	vmov	r0, s0
 8005446:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800544a:	e7dd      	b.n	8005408 <sin+0x30>
 800544c:	f000 fa00 	bl	8005850 <__kernel_cos>
 8005450:	e7f5      	b.n	800543e <sin+0x66>
 8005452:	bf00      	nop
 8005454:	f3af 8000 	nop.w
	...
 8005460:	3fe921fb 	.word	0x3fe921fb
 8005464:	7fefffff 	.word	0x7fefffff

08005468 <__ieee754_rem_pio2>:
 8005468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800546c:	ec57 6b10 	vmov	r6, r7, d0
 8005470:	4bc3      	ldr	r3, [pc, #780]	; (8005780 <__ieee754_rem_pio2+0x318>)
 8005472:	b08d      	sub	sp, #52	; 0x34
 8005474:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005478:	4598      	cmp	r8, r3
 800547a:	4604      	mov	r4, r0
 800547c:	9704      	str	r7, [sp, #16]
 800547e:	dc07      	bgt.n	8005490 <__ieee754_rem_pio2+0x28>
 8005480:	2200      	movs	r2, #0
 8005482:	2300      	movs	r3, #0
 8005484:	ed84 0b00 	vstr	d0, [r4]
 8005488:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800548c:	2500      	movs	r5, #0
 800548e:	e027      	b.n	80054e0 <__ieee754_rem_pio2+0x78>
 8005490:	4bbc      	ldr	r3, [pc, #752]	; (8005784 <__ieee754_rem_pio2+0x31c>)
 8005492:	4598      	cmp	r8, r3
 8005494:	dc75      	bgt.n	8005582 <__ieee754_rem_pio2+0x11a>
 8005496:	9b04      	ldr	r3, [sp, #16]
 8005498:	4dbb      	ldr	r5, [pc, #748]	; (8005788 <__ieee754_rem_pio2+0x320>)
 800549a:	2b00      	cmp	r3, #0
 800549c:	ee10 0a10 	vmov	r0, s0
 80054a0:	a3a9      	add	r3, pc, #676	; (adr r3, 8005748 <__ieee754_rem_pio2+0x2e0>)
 80054a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a6:	4639      	mov	r1, r7
 80054a8:	dd36      	ble.n	8005518 <__ieee754_rem_pio2+0xb0>
 80054aa:	f7fa ff0d 	bl	80002c8 <__aeabi_dsub>
 80054ae:	45a8      	cmp	r8, r5
 80054b0:	4606      	mov	r6, r0
 80054b2:	460f      	mov	r7, r1
 80054b4:	d018      	beq.n	80054e8 <__ieee754_rem_pio2+0x80>
 80054b6:	a3a6      	add	r3, pc, #664	; (adr r3, 8005750 <__ieee754_rem_pio2+0x2e8>)
 80054b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054bc:	f7fa ff04 	bl	80002c8 <__aeabi_dsub>
 80054c0:	4602      	mov	r2, r0
 80054c2:	460b      	mov	r3, r1
 80054c4:	e9c4 2300 	strd	r2, r3, [r4]
 80054c8:	4630      	mov	r0, r6
 80054ca:	4639      	mov	r1, r7
 80054cc:	f7fa fefc 	bl	80002c8 <__aeabi_dsub>
 80054d0:	a39f      	add	r3, pc, #636	; (adr r3, 8005750 <__ieee754_rem_pio2+0x2e8>)
 80054d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d6:	f7fa fef7 	bl	80002c8 <__aeabi_dsub>
 80054da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80054de:	2501      	movs	r5, #1
 80054e0:	4628      	mov	r0, r5
 80054e2:	b00d      	add	sp, #52	; 0x34
 80054e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054e8:	a39b      	add	r3, pc, #620	; (adr r3, 8005758 <__ieee754_rem_pio2+0x2f0>)
 80054ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ee:	f7fa feeb 	bl	80002c8 <__aeabi_dsub>
 80054f2:	a39b      	add	r3, pc, #620	; (adr r3, 8005760 <__ieee754_rem_pio2+0x2f8>)
 80054f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f8:	4606      	mov	r6, r0
 80054fa:	460f      	mov	r7, r1
 80054fc:	f7fa fee4 	bl	80002c8 <__aeabi_dsub>
 8005500:	4602      	mov	r2, r0
 8005502:	460b      	mov	r3, r1
 8005504:	e9c4 2300 	strd	r2, r3, [r4]
 8005508:	4630      	mov	r0, r6
 800550a:	4639      	mov	r1, r7
 800550c:	f7fa fedc 	bl	80002c8 <__aeabi_dsub>
 8005510:	a393      	add	r3, pc, #588	; (adr r3, 8005760 <__ieee754_rem_pio2+0x2f8>)
 8005512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005516:	e7de      	b.n	80054d6 <__ieee754_rem_pio2+0x6e>
 8005518:	f7fa fed8 	bl	80002cc <__adddf3>
 800551c:	45a8      	cmp	r8, r5
 800551e:	4606      	mov	r6, r0
 8005520:	460f      	mov	r7, r1
 8005522:	d016      	beq.n	8005552 <__ieee754_rem_pio2+0xea>
 8005524:	a38a      	add	r3, pc, #552	; (adr r3, 8005750 <__ieee754_rem_pio2+0x2e8>)
 8005526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552a:	f7fa fecf 	bl	80002cc <__adddf3>
 800552e:	4602      	mov	r2, r0
 8005530:	460b      	mov	r3, r1
 8005532:	e9c4 2300 	strd	r2, r3, [r4]
 8005536:	4630      	mov	r0, r6
 8005538:	4639      	mov	r1, r7
 800553a:	f7fa fec5 	bl	80002c8 <__aeabi_dsub>
 800553e:	a384      	add	r3, pc, #528	; (adr r3, 8005750 <__ieee754_rem_pio2+0x2e8>)
 8005540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005544:	f7fa fec2 	bl	80002cc <__adddf3>
 8005548:	f04f 35ff 	mov.w	r5, #4294967295
 800554c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005550:	e7c6      	b.n	80054e0 <__ieee754_rem_pio2+0x78>
 8005552:	a381      	add	r3, pc, #516	; (adr r3, 8005758 <__ieee754_rem_pio2+0x2f0>)
 8005554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005558:	f7fa feb8 	bl	80002cc <__adddf3>
 800555c:	a380      	add	r3, pc, #512	; (adr r3, 8005760 <__ieee754_rem_pio2+0x2f8>)
 800555e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005562:	4606      	mov	r6, r0
 8005564:	460f      	mov	r7, r1
 8005566:	f7fa feb1 	bl	80002cc <__adddf3>
 800556a:	4602      	mov	r2, r0
 800556c:	460b      	mov	r3, r1
 800556e:	e9c4 2300 	strd	r2, r3, [r4]
 8005572:	4630      	mov	r0, r6
 8005574:	4639      	mov	r1, r7
 8005576:	f7fa fea7 	bl	80002c8 <__aeabi_dsub>
 800557a:	a379      	add	r3, pc, #484	; (adr r3, 8005760 <__ieee754_rem_pio2+0x2f8>)
 800557c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005580:	e7e0      	b.n	8005544 <__ieee754_rem_pio2+0xdc>
 8005582:	4b82      	ldr	r3, [pc, #520]	; (800578c <__ieee754_rem_pio2+0x324>)
 8005584:	4598      	cmp	r8, r3
 8005586:	f300 80d0 	bgt.w	800572a <__ieee754_rem_pio2+0x2c2>
 800558a:	f000 fe23 	bl	80061d4 <fabs>
 800558e:	ec57 6b10 	vmov	r6, r7, d0
 8005592:	ee10 0a10 	vmov	r0, s0
 8005596:	a374      	add	r3, pc, #464	; (adr r3, 8005768 <__ieee754_rem_pio2+0x300>)
 8005598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559c:	4639      	mov	r1, r7
 800559e:	f7fb f84b 	bl	8000638 <__aeabi_dmul>
 80055a2:	2200      	movs	r2, #0
 80055a4:	4b7a      	ldr	r3, [pc, #488]	; (8005790 <__ieee754_rem_pio2+0x328>)
 80055a6:	f7fa fe91 	bl	80002cc <__adddf3>
 80055aa:	f7fb fadf 	bl	8000b6c <__aeabi_d2iz>
 80055ae:	4605      	mov	r5, r0
 80055b0:	f7fa ffd8 	bl	8000564 <__aeabi_i2d>
 80055b4:	a364      	add	r3, pc, #400	; (adr r3, 8005748 <__ieee754_rem_pio2+0x2e0>)
 80055b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055be:	f7fb f83b 	bl	8000638 <__aeabi_dmul>
 80055c2:	4602      	mov	r2, r0
 80055c4:	460b      	mov	r3, r1
 80055c6:	4630      	mov	r0, r6
 80055c8:	4639      	mov	r1, r7
 80055ca:	f7fa fe7d 	bl	80002c8 <__aeabi_dsub>
 80055ce:	a360      	add	r3, pc, #384	; (adr r3, 8005750 <__ieee754_rem_pio2+0x2e8>)
 80055d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d4:	4682      	mov	sl, r0
 80055d6:	468b      	mov	fp, r1
 80055d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055dc:	f7fb f82c 	bl	8000638 <__aeabi_dmul>
 80055e0:	2d1f      	cmp	r5, #31
 80055e2:	4606      	mov	r6, r0
 80055e4:	460f      	mov	r7, r1
 80055e6:	dc0c      	bgt.n	8005602 <__ieee754_rem_pio2+0x19a>
 80055e8:	1e6a      	subs	r2, r5, #1
 80055ea:	4b6a      	ldr	r3, [pc, #424]	; (8005794 <__ieee754_rem_pio2+0x32c>)
 80055ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055f0:	4543      	cmp	r3, r8
 80055f2:	d006      	beq.n	8005602 <__ieee754_rem_pio2+0x19a>
 80055f4:	4632      	mov	r2, r6
 80055f6:	463b      	mov	r3, r7
 80055f8:	4650      	mov	r0, sl
 80055fa:	4659      	mov	r1, fp
 80055fc:	f7fa fe64 	bl	80002c8 <__aeabi_dsub>
 8005600:	e00e      	b.n	8005620 <__ieee754_rem_pio2+0x1b8>
 8005602:	4632      	mov	r2, r6
 8005604:	463b      	mov	r3, r7
 8005606:	4650      	mov	r0, sl
 8005608:	4659      	mov	r1, fp
 800560a:	f7fa fe5d 	bl	80002c8 <__aeabi_dsub>
 800560e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005612:	9305      	str	r3, [sp, #20]
 8005614:	9a05      	ldr	r2, [sp, #20]
 8005616:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	2b10      	cmp	r3, #16
 800561e:	dc02      	bgt.n	8005626 <__ieee754_rem_pio2+0x1be>
 8005620:	e9c4 0100 	strd	r0, r1, [r4]
 8005624:	e039      	b.n	800569a <__ieee754_rem_pio2+0x232>
 8005626:	a34c      	add	r3, pc, #304	; (adr r3, 8005758 <__ieee754_rem_pio2+0x2f0>)
 8005628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005630:	f7fb f802 	bl	8000638 <__aeabi_dmul>
 8005634:	4606      	mov	r6, r0
 8005636:	460f      	mov	r7, r1
 8005638:	4602      	mov	r2, r0
 800563a:	460b      	mov	r3, r1
 800563c:	4650      	mov	r0, sl
 800563e:	4659      	mov	r1, fp
 8005640:	f7fa fe42 	bl	80002c8 <__aeabi_dsub>
 8005644:	4602      	mov	r2, r0
 8005646:	460b      	mov	r3, r1
 8005648:	4680      	mov	r8, r0
 800564a:	4689      	mov	r9, r1
 800564c:	4650      	mov	r0, sl
 800564e:	4659      	mov	r1, fp
 8005650:	f7fa fe3a 	bl	80002c8 <__aeabi_dsub>
 8005654:	4632      	mov	r2, r6
 8005656:	463b      	mov	r3, r7
 8005658:	f7fa fe36 	bl	80002c8 <__aeabi_dsub>
 800565c:	a340      	add	r3, pc, #256	; (adr r3, 8005760 <__ieee754_rem_pio2+0x2f8>)
 800565e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005662:	4606      	mov	r6, r0
 8005664:	460f      	mov	r7, r1
 8005666:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800566a:	f7fa ffe5 	bl	8000638 <__aeabi_dmul>
 800566e:	4632      	mov	r2, r6
 8005670:	463b      	mov	r3, r7
 8005672:	f7fa fe29 	bl	80002c8 <__aeabi_dsub>
 8005676:	4602      	mov	r2, r0
 8005678:	460b      	mov	r3, r1
 800567a:	4606      	mov	r6, r0
 800567c:	460f      	mov	r7, r1
 800567e:	4640      	mov	r0, r8
 8005680:	4649      	mov	r1, r9
 8005682:	f7fa fe21 	bl	80002c8 <__aeabi_dsub>
 8005686:	9a05      	ldr	r2, [sp, #20]
 8005688:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	2b31      	cmp	r3, #49	; 0x31
 8005690:	dc20      	bgt.n	80056d4 <__ieee754_rem_pio2+0x26c>
 8005692:	e9c4 0100 	strd	r0, r1, [r4]
 8005696:	46c2      	mov	sl, r8
 8005698:	46cb      	mov	fp, r9
 800569a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800569e:	4650      	mov	r0, sl
 80056a0:	4642      	mov	r2, r8
 80056a2:	464b      	mov	r3, r9
 80056a4:	4659      	mov	r1, fp
 80056a6:	f7fa fe0f 	bl	80002c8 <__aeabi_dsub>
 80056aa:	463b      	mov	r3, r7
 80056ac:	4632      	mov	r2, r6
 80056ae:	f7fa fe0b 	bl	80002c8 <__aeabi_dsub>
 80056b2:	9b04      	ldr	r3, [sp, #16]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80056ba:	f6bf af11 	bge.w	80054e0 <__ieee754_rem_pio2+0x78>
 80056be:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80056c2:	6063      	str	r3, [r4, #4]
 80056c4:	f8c4 8000 	str.w	r8, [r4]
 80056c8:	60a0      	str	r0, [r4, #8]
 80056ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056ce:	60e3      	str	r3, [r4, #12]
 80056d0:	426d      	negs	r5, r5
 80056d2:	e705      	b.n	80054e0 <__ieee754_rem_pio2+0x78>
 80056d4:	a326      	add	r3, pc, #152	; (adr r3, 8005770 <__ieee754_rem_pio2+0x308>)
 80056d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056de:	f7fa ffab 	bl	8000638 <__aeabi_dmul>
 80056e2:	4606      	mov	r6, r0
 80056e4:	460f      	mov	r7, r1
 80056e6:	4602      	mov	r2, r0
 80056e8:	460b      	mov	r3, r1
 80056ea:	4640      	mov	r0, r8
 80056ec:	4649      	mov	r1, r9
 80056ee:	f7fa fdeb 	bl	80002c8 <__aeabi_dsub>
 80056f2:	4602      	mov	r2, r0
 80056f4:	460b      	mov	r3, r1
 80056f6:	4682      	mov	sl, r0
 80056f8:	468b      	mov	fp, r1
 80056fa:	4640      	mov	r0, r8
 80056fc:	4649      	mov	r1, r9
 80056fe:	f7fa fde3 	bl	80002c8 <__aeabi_dsub>
 8005702:	4632      	mov	r2, r6
 8005704:	463b      	mov	r3, r7
 8005706:	f7fa fddf 	bl	80002c8 <__aeabi_dsub>
 800570a:	a31b      	add	r3, pc, #108	; (adr r3, 8005778 <__ieee754_rem_pio2+0x310>)
 800570c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005710:	4606      	mov	r6, r0
 8005712:	460f      	mov	r7, r1
 8005714:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005718:	f7fa ff8e 	bl	8000638 <__aeabi_dmul>
 800571c:	4632      	mov	r2, r6
 800571e:	463b      	mov	r3, r7
 8005720:	f7fa fdd2 	bl	80002c8 <__aeabi_dsub>
 8005724:	4606      	mov	r6, r0
 8005726:	460f      	mov	r7, r1
 8005728:	e764      	b.n	80055f4 <__ieee754_rem_pio2+0x18c>
 800572a:	4b1b      	ldr	r3, [pc, #108]	; (8005798 <__ieee754_rem_pio2+0x330>)
 800572c:	4598      	cmp	r8, r3
 800572e:	dd35      	ble.n	800579c <__ieee754_rem_pio2+0x334>
 8005730:	ee10 2a10 	vmov	r2, s0
 8005734:	463b      	mov	r3, r7
 8005736:	4630      	mov	r0, r6
 8005738:	4639      	mov	r1, r7
 800573a:	f7fa fdc5 	bl	80002c8 <__aeabi_dsub>
 800573e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005742:	e9c4 0100 	strd	r0, r1, [r4]
 8005746:	e6a1      	b.n	800548c <__ieee754_rem_pio2+0x24>
 8005748:	54400000 	.word	0x54400000
 800574c:	3ff921fb 	.word	0x3ff921fb
 8005750:	1a626331 	.word	0x1a626331
 8005754:	3dd0b461 	.word	0x3dd0b461
 8005758:	1a600000 	.word	0x1a600000
 800575c:	3dd0b461 	.word	0x3dd0b461
 8005760:	2e037073 	.word	0x2e037073
 8005764:	3ba3198a 	.word	0x3ba3198a
 8005768:	6dc9c883 	.word	0x6dc9c883
 800576c:	3fe45f30 	.word	0x3fe45f30
 8005770:	2e000000 	.word	0x2e000000
 8005774:	3ba3198a 	.word	0x3ba3198a
 8005778:	252049c1 	.word	0x252049c1
 800577c:	397b839a 	.word	0x397b839a
 8005780:	3fe921fb 	.word	0x3fe921fb
 8005784:	4002d97b 	.word	0x4002d97b
 8005788:	3ff921fb 	.word	0x3ff921fb
 800578c:	413921fb 	.word	0x413921fb
 8005790:	3fe00000 	.word	0x3fe00000
 8005794:	08006484 	.word	0x08006484
 8005798:	7fefffff 	.word	0x7fefffff
 800579c:	ea4f 5528 	mov.w	r5, r8, asr #20
 80057a0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80057a4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80057a8:	4630      	mov	r0, r6
 80057aa:	460f      	mov	r7, r1
 80057ac:	f7fb f9de 	bl	8000b6c <__aeabi_d2iz>
 80057b0:	f7fa fed8 	bl	8000564 <__aeabi_i2d>
 80057b4:	4602      	mov	r2, r0
 80057b6:	460b      	mov	r3, r1
 80057b8:	4630      	mov	r0, r6
 80057ba:	4639      	mov	r1, r7
 80057bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80057c0:	f7fa fd82 	bl	80002c8 <__aeabi_dsub>
 80057c4:	2200      	movs	r2, #0
 80057c6:	4b1f      	ldr	r3, [pc, #124]	; (8005844 <__ieee754_rem_pio2+0x3dc>)
 80057c8:	f7fa ff36 	bl	8000638 <__aeabi_dmul>
 80057cc:	460f      	mov	r7, r1
 80057ce:	4606      	mov	r6, r0
 80057d0:	f7fb f9cc 	bl	8000b6c <__aeabi_d2iz>
 80057d4:	f7fa fec6 	bl	8000564 <__aeabi_i2d>
 80057d8:	4602      	mov	r2, r0
 80057da:	460b      	mov	r3, r1
 80057dc:	4630      	mov	r0, r6
 80057de:	4639      	mov	r1, r7
 80057e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80057e4:	f7fa fd70 	bl	80002c8 <__aeabi_dsub>
 80057e8:	2200      	movs	r2, #0
 80057ea:	4b16      	ldr	r3, [pc, #88]	; (8005844 <__ieee754_rem_pio2+0x3dc>)
 80057ec:	f7fa ff24 	bl	8000638 <__aeabi_dmul>
 80057f0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80057f4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80057f8:	f04f 0803 	mov.w	r8, #3
 80057fc:	2600      	movs	r6, #0
 80057fe:	2700      	movs	r7, #0
 8005800:	4632      	mov	r2, r6
 8005802:	463b      	mov	r3, r7
 8005804:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8005808:	f108 3aff 	add.w	sl, r8, #4294967295
 800580c:	f7fb f97c 	bl	8000b08 <__aeabi_dcmpeq>
 8005810:	b9b0      	cbnz	r0, 8005840 <__ieee754_rem_pio2+0x3d8>
 8005812:	4b0d      	ldr	r3, [pc, #52]	; (8005848 <__ieee754_rem_pio2+0x3e0>)
 8005814:	9301      	str	r3, [sp, #4]
 8005816:	2302      	movs	r3, #2
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	462a      	mov	r2, r5
 800581c:	4643      	mov	r3, r8
 800581e:	4621      	mov	r1, r4
 8005820:	a806      	add	r0, sp, #24
 8005822:	f000 f8dd 	bl	80059e0 <__kernel_rem_pio2>
 8005826:	9b04      	ldr	r3, [sp, #16]
 8005828:	2b00      	cmp	r3, #0
 800582a:	4605      	mov	r5, r0
 800582c:	f6bf ae58 	bge.w	80054e0 <__ieee754_rem_pio2+0x78>
 8005830:	6863      	ldr	r3, [r4, #4]
 8005832:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005836:	6063      	str	r3, [r4, #4]
 8005838:	68e3      	ldr	r3, [r4, #12]
 800583a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800583e:	e746      	b.n	80056ce <__ieee754_rem_pio2+0x266>
 8005840:	46d0      	mov	r8, sl
 8005842:	e7dd      	b.n	8005800 <__ieee754_rem_pio2+0x398>
 8005844:	41700000 	.word	0x41700000
 8005848:	08006504 	.word	0x08006504
 800584c:	00000000 	.word	0x00000000

08005850 <__kernel_cos>:
 8005850:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005854:	ec59 8b10 	vmov	r8, r9, d0
 8005858:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800585c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8005860:	ed2d 8b02 	vpush	{d8}
 8005864:	eeb0 8a41 	vmov.f32	s16, s2
 8005868:	eef0 8a61 	vmov.f32	s17, s3
 800586c:	da07      	bge.n	800587e <__kernel_cos+0x2e>
 800586e:	ee10 0a10 	vmov	r0, s0
 8005872:	4649      	mov	r1, r9
 8005874:	f7fb f97a 	bl	8000b6c <__aeabi_d2iz>
 8005878:	2800      	cmp	r0, #0
 800587a:	f000 8089 	beq.w	8005990 <__kernel_cos+0x140>
 800587e:	4642      	mov	r2, r8
 8005880:	464b      	mov	r3, r9
 8005882:	4640      	mov	r0, r8
 8005884:	4649      	mov	r1, r9
 8005886:	f7fa fed7 	bl	8000638 <__aeabi_dmul>
 800588a:	2200      	movs	r2, #0
 800588c:	4b4e      	ldr	r3, [pc, #312]	; (80059c8 <__kernel_cos+0x178>)
 800588e:	4604      	mov	r4, r0
 8005890:	460d      	mov	r5, r1
 8005892:	f7fa fed1 	bl	8000638 <__aeabi_dmul>
 8005896:	a340      	add	r3, pc, #256	; (adr r3, 8005998 <__kernel_cos+0x148>)
 8005898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589c:	4682      	mov	sl, r0
 800589e:	468b      	mov	fp, r1
 80058a0:	4620      	mov	r0, r4
 80058a2:	4629      	mov	r1, r5
 80058a4:	f7fa fec8 	bl	8000638 <__aeabi_dmul>
 80058a8:	a33d      	add	r3, pc, #244	; (adr r3, 80059a0 <__kernel_cos+0x150>)
 80058aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ae:	f7fa fd0d 	bl	80002cc <__adddf3>
 80058b2:	4622      	mov	r2, r4
 80058b4:	462b      	mov	r3, r5
 80058b6:	f7fa febf 	bl	8000638 <__aeabi_dmul>
 80058ba:	a33b      	add	r3, pc, #236	; (adr r3, 80059a8 <__kernel_cos+0x158>)
 80058bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c0:	f7fa fd02 	bl	80002c8 <__aeabi_dsub>
 80058c4:	4622      	mov	r2, r4
 80058c6:	462b      	mov	r3, r5
 80058c8:	f7fa feb6 	bl	8000638 <__aeabi_dmul>
 80058cc:	a338      	add	r3, pc, #224	; (adr r3, 80059b0 <__kernel_cos+0x160>)
 80058ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d2:	f7fa fcfb 	bl	80002cc <__adddf3>
 80058d6:	4622      	mov	r2, r4
 80058d8:	462b      	mov	r3, r5
 80058da:	f7fa fead 	bl	8000638 <__aeabi_dmul>
 80058de:	a336      	add	r3, pc, #216	; (adr r3, 80059b8 <__kernel_cos+0x168>)
 80058e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e4:	f7fa fcf0 	bl	80002c8 <__aeabi_dsub>
 80058e8:	4622      	mov	r2, r4
 80058ea:	462b      	mov	r3, r5
 80058ec:	f7fa fea4 	bl	8000638 <__aeabi_dmul>
 80058f0:	a333      	add	r3, pc, #204	; (adr r3, 80059c0 <__kernel_cos+0x170>)
 80058f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f6:	f7fa fce9 	bl	80002cc <__adddf3>
 80058fa:	4622      	mov	r2, r4
 80058fc:	462b      	mov	r3, r5
 80058fe:	f7fa fe9b 	bl	8000638 <__aeabi_dmul>
 8005902:	4622      	mov	r2, r4
 8005904:	462b      	mov	r3, r5
 8005906:	f7fa fe97 	bl	8000638 <__aeabi_dmul>
 800590a:	ec53 2b18 	vmov	r2, r3, d8
 800590e:	4604      	mov	r4, r0
 8005910:	460d      	mov	r5, r1
 8005912:	4640      	mov	r0, r8
 8005914:	4649      	mov	r1, r9
 8005916:	f7fa fe8f 	bl	8000638 <__aeabi_dmul>
 800591a:	460b      	mov	r3, r1
 800591c:	4602      	mov	r2, r0
 800591e:	4629      	mov	r1, r5
 8005920:	4620      	mov	r0, r4
 8005922:	f7fa fcd1 	bl	80002c8 <__aeabi_dsub>
 8005926:	4b29      	ldr	r3, [pc, #164]	; (80059cc <__kernel_cos+0x17c>)
 8005928:	429e      	cmp	r6, r3
 800592a:	4680      	mov	r8, r0
 800592c:	4689      	mov	r9, r1
 800592e:	dc11      	bgt.n	8005954 <__kernel_cos+0x104>
 8005930:	4602      	mov	r2, r0
 8005932:	460b      	mov	r3, r1
 8005934:	4650      	mov	r0, sl
 8005936:	4659      	mov	r1, fp
 8005938:	f7fa fcc6 	bl	80002c8 <__aeabi_dsub>
 800593c:	460b      	mov	r3, r1
 800593e:	4924      	ldr	r1, [pc, #144]	; (80059d0 <__kernel_cos+0x180>)
 8005940:	4602      	mov	r2, r0
 8005942:	2000      	movs	r0, #0
 8005944:	f7fa fcc0 	bl	80002c8 <__aeabi_dsub>
 8005948:	ecbd 8b02 	vpop	{d8}
 800594c:	ec41 0b10 	vmov	d0, r0, r1
 8005950:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005954:	4b1f      	ldr	r3, [pc, #124]	; (80059d4 <__kernel_cos+0x184>)
 8005956:	491e      	ldr	r1, [pc, #120]	; (80059d0 <__kernel_cos+0x180>)
 8005958:	429e      	cmp	r6, r3
 800595a:	bfcc      	ite	gt
 800595c:	4d1e      	ldrgt	r5, [pc, #120]	; (80059d8 <__kernel_cos+0x188>)
 800595e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8005962:	2400      	movs	r4, #0
 8005964:	4622      	mov	r2, r4
 8005966:	462b      	mov	r3, r5
 8005968:	2000      	movs	r0, #0
 800596a:	f7fa fcad 	bl	80002c8 <__aeabi_dsub>
 800596e:	4622      	mov	r2, r4
 8005970:	4606      	mov	r6, r0
 8005972:	460f      	mov	r7, r1
 8005974:	462b      	mov	r3, r5
 8005976:	4650      	mov	r0, sl
 8005978:	4659      	mov	r1, fp
 800597a:	f7fa fca5 	bl	80002c8 <__aeabi_dsub>
 800597e:	4642      	mov	r2, r8
 8005980:	464b      	mov	r3, r9
 8005982:	f7fa fca1 	bl	80002c8 <__aeabi_dsub>
 8005986:	4602      	mov	r2, r0
 8005988:	460b      	mov	r3, r1
 800598a:	4630      	mov	r0, r6
 800598c:	4639      	mov	r1, r7
 800598e:	e7d9      	b.n	8005944 <__kernel_cos+0xf4>
 8005990:	2000      	movs	r0, #0
 8005992:	490f      	ldr	r1, [pc, #60]	; (80059d0 <__kernel_cos+0x180>)
 8005994:	e7d8      	b.n	8005948 <__kernel_cos+0xf8>
 8005996:	bf00      	nop
 8005998:	be8838d4 	.word	0xbe8838d4
 800599c:	bda8fae9 	.word	0xbda8fae9
 80059a0:	bdb4b1c4 	.word	0xbdb4b1c4
 80059a4:	3e21ee9e 	.word	0x3e21ee9e
 80059a8:	809c52ad 	.word	0x809c52ad
 80059ac:	3e927e4f 	.word	0x3e927e4f
 80059b0:	19cb1590 	.word	0x19cb1590
 80059b4:	3efa01a0 	.word	0x3efa01a0
 80059b8:	16c15177 	.word	0x16c15177
 80059bc:	3f56c16c 	.word	0x3f56c16c
 80059c0:	5555554c 	.word	0x5555554c
 80059c4:	3fa55555 	.word	0x3fa55555
 80059c8:	3fe00000 	.word	0x3fe00000
 80059cc:	3fd33332 	.word	0x3fd33332
 80059d0:	3ff00000 	.word	0x3ff00000
 80059d4:	3fe90000 	.word	0x3fe90000
 80059d8:	3fd20000 	.word	0x3fd20000
 80059dc:	00000000 	.word	0x00000000

080059e0 <__kernel_rem_pio2>:
 80059e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059e4:	ed2d 8b02 	vpush	{d8}
 80059e8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80059ec:	1ed4      	subs	r4, r2, #3
 80059ee:	9308      	str	r3, [sp, #32]
 80059f0:	9101      	str	r1, [sp, #4]
 80059f2:	4bc5      	ldr	r3, [pc, #788]	; (8005d08 <__kernel_rem_pio2+0x328>)
 80059f4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80059f6:	9009      	str	r0, [sp, #36]	; 0x24
 80059f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80059fc:	9304      	str	r3, [sp, #16]
 80059fe:	9b08      	ldr	r3, [sp, #32]
 8005a00:	3b01      	subs	r3, #1
 8005a02:	9307      	str	r3, [sp, #28]
 8005a04:	2318      	movs	r3, #24
 8005a06:	fb94 f4f3 	sdiv	r4, r4, r3
 8005a0a:	f06f 0317 	mvn.w	r3, #23
 8005a0e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8005a12:	fb04 3303 	mla	r3, r4, r3, r3
 8005a16:	eb03 0a02 	add.w	sl, r3, r2
 8005a1a:	9b04      	ldr	r3, [sp, #16]
 8005a1c:	9a07      	ldr	r2, [sp, #28]
 8005a1e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8005cf8 <__kernel_rem_pio2+0x318>
 8005a22:	eb03 0802 	add.w	r8, r3, r2
 8005a26:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005a28:	1aa7      	subs	r7, r4, r2
 8005a2a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005a2e:	ae22      	add	r6, sp, #136	; 0x88
 8005a30:	2500      	movs	r5, #0
 8005a32:	4545      	cmp	r5, r8
 8005a34:	dd13      	ble.n	8005a5e <__kernel_rem_pio2+0x7e>
 8005a36:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8005cf8 <__kernel_rem_pio2+0x318>
 8005a3a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8005a3e:	2600      	movs	r6, #0
 8005a40:	9b04      	ldr	r3, [sp, #16]
 8005a42:	429e      	cmp	r6, r3
 8005a44:	dc32      	bgt.n	8005aac <__kernel_rem_pio2+0xcc>
 8005a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a48:	9302      	str	r3, [sp, #8]
 8005a4a:	9b08      	ldr	r3, [sp, #32]
 8005a4c:	199d      	adds	r5, r3, r6
 8005a4e:	ab22      	add	r3, sp, #136	; 0x88
 8005a50:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005a54:	9306      	str	r3, [sp, #24]
 8005a56:	ec59 8b18 	vmov	r8, r9, d8
 8005a5a:	2700      	movs	r7, #0
 8005a5c:	e01f      	b.n	8005a9e <__kernel_rem_pio2+0xbe>
 8005a5e:	42ef      	cmn	r7, r5
 8005a60:	d407      	bmi.n	8005a72 <__kernel_rem_pio2+0x92>
 8005a62:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005a66:	f7fa fd7d 	bl	8000564 <__aeabi_i2d>
 8005a6a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005a6e:	3501      	adds	r5, #1
 8005a70:	e7df      	b.n	8005a32 <__kernel_rem_pio2+0x52>
 8005a72:	ec51 0b18 	vmov	r0, r1, d8
 8005a76:	e7f8      	b.n	8005a6a <__kernel_rem_pio2+0x8a>
 8005a78:	9906      	ldr	r1, [sp, #24]
 8005a7a:	9d02      	ldr	r5, [sp, #8]
 8005a7c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8005a80:	9106      	str	r1, [sp, #24]
 8005a82:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8005a86:	9502      	str	r5, [sp, #8]
 8005a88:	f7fa fdd6 	bl	8000638 <__aeabi_dmul>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4640      	mov	r0, r8
 8005a92:	4649      	mov	r1, r9
 8005a94:	f7fa fc1a 	bl	80002cc <__adddf3>
 8005a98:	3701      	adds	r7, #1
 8005a9a:	4680      	mov	r8, r0
 8005a9c:	4689      	mov	r9, r1
 8005a9e:	9b07      	ldr	r3, [sp, #28]
 8005aa0:	429f      	cmp	r7, r3
 8005aa2:	dde9      	ble.n	8005a78 <__kernel_rem_pio2+0x98>
 8005aa4:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005aa8:	3601      	adds	r6, #1
 8005aaa:	e7c9      	b.n	8005a40 <__kernel_rem_pio2+0x60>
 8005aac:	9b04      	ldr	r3, [sp, #16]
 8005aae:	aa0e      	add	r2, sp, #56	; 0x38
 8005ab0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005ab4:	930c      	str	r3, [sp, #48]	; 0x30
 8005ab6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005ab8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005abc:	9c04      	ldr	r4, [sp, #16]
 8005abe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ac0:	ab9a      	add	r3, sp, #616	; 0x268
 8005ac2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8005ac6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005aca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005ace:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8005ad2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8005ad6:	ab9a      	add	r3, sp, #616	; 0x268
 8005ad8:	445b      	add	r3, fp
 8005ada:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8005ade:	2500      	movs	r5, #0
 8005ae0:	1b63      	subs	r3, r4, r5
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	dc78      	bgt.n	8005bd8 <__kernel_rem_pio2+0x1f8>
 8005ae6:	4650      	mov	r0, sl
 8005ae8:	ec49 8b10 	vmov	d0, r8, r9
 8005aec:	f000 fc00 	bl	80062f0 <scalbn>
 8005af0:	ec57 6b10 	vmov	r6, r7, d0
 8005af4:	2200      	movs	r2, #0
 8005af6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005afa:	ee10 0a10 	vmov	r0, s0
 8005afe:	4639      	mov	r1, r7
 8005b00:	f7fa fd9a 	bl	8000638 <__aeabi_dmul>
 8005b04:	ec41 0b10 	vmov	d0, r0, r1
 8005b08:	f000 fb6e 	bl	80061e8 <floor>
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	ec51 0b10 	vmov	r0, r1, d0
 8005b12:	4b7e      	ldr	r3, [pc, #504]	; (8005d0c <__kernel_rem_pio2+0x32c>)
 8005b14:	f7fa fd90 	bl	8000638 <__aeabi_dmul>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	4630      	mov	r0, r6
 8005b1e:	4639      	mov	r1, r7
 8005b20:	f7fa fbd2 	bl	80002c8 <__aeabi_dsub>
 8005b24:	460f      	mov	r7, r1
 8005b26:	4606      	mov	r6, r0
 8005b28:	f7fb f820 	bl	8000b6c <__aeabi_d2iz>
 8005b2c:	9006      	str	r0, [sp, #24]
 8005b2e:	f7fa fd19 	bl	8000564 <__aeabi_i2d>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	4630      	mov	r0, r6
 8005b38:	4639      	mov	r1, r7
 8005b3a:	f7fa fbc5 	bl	80002c8 <__aeabi_dsub>
 8005b3e:	f1ba 0f00 	cmp.w	sl, #0
 8005b42:	4606      	mov	r6, r0
 8005b44:	460f      	mov	r7, r1
 8005b46:	dd6c      	ble.n	8005c22 <__kernel_rem_pio2+0x242>
 8005b48:	1e62      	subs	r2, r4, #1
 8005b4a:	ab0e      	add	r3, sp, #56	; 0x38
 8005b4c:	f1ca 0118 	rsb	r1, sl, #24
 8005b50:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005b54:	9d06      	ldr	r5, [sp, #24]
 8005b56:	fa40 f301 	asr.w	r3, r0, r1
 8005b5a:	441d      	add	r5, r3
 8005b5c:	408b      	lsls	r3, r1
 8005b5e:	1ac0      	subs	r0, r0, r3
 8005b60:	ab0e      	add	r3, sp, #56	; 0x38
 8005b62:	9506      	str	r5, [sp, #24]
 8005b64:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005b68:	f1ca 0317 	rsb	r3, sl, #23
 8005b6c:	fa40 f303 	asr.w	r3, r0, r3
 8005b70:	9302      	str	r3, [sp, #8]
 8005b72:	9b02      	ldr	r3, [sp, #8]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	dd62      	ble.n	8005c3e <__kernel_rem_pio2+0x25e>
 8005b78:	9b06      	ldr	r3, [sp, #24]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	9306      	str	r3, [sp, #24]
 8005b80:	4615      	mov	r5, r2
 8005b82:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005b86:	4294      	cmp	r4, r2
 8005b88:	f300 8095 	bgt.w	8005cb6 <__kernel_rem_pio2+0x2d6>
 8005b8c:	f1ba 0f00 	cmp.w	sl, #0
 8005b90:	dd07      	ble.n	8005ba2 <__kernel_rem_pio2+0x1c2>
 8005b92:	f1ba 0f01 	cmp.w	sl, #1
 8005b96:	f000 80a2 	beq.w	8005cde <__kernel_rem_pio2+0x2fe>
 8005b9a:	f1ba 0f02 	cmp.w	sl, #2
 8005b9e:	f000 80c1 	beq.w	8005d24 <__kernel_rem_pio2+0x344>
 8005ba2:	9b02      	ldr	r3, [sp, #8]
 8005ba4:	2b02      	cmp	r3, #2
 8005ba6:	d14a      	bne.n	8005c3e <__kernel_rem_pio2+0x25e>
 8005ba8:	4632      	mov	r2, r6
 8005baa:	463b      	mov	r3, r7
 8005bac:	2000      	movs	r0, #0
 8005bae:	4958      	ldr	r1, [pc, #352]	; (8005d10 <__kernel_rem_pio2+0x330>)
 8005bb0:	f7fa fb8a 	bl	80002c8 <__aeabi_dsub>
 8005bb4:	4606      	mov	r6, r0
 8005bb6:	460f      	mov	r7, r1
 8005bb8:	2d00      	cmp	r5, #0
 8005bba:	d040      	beq.n	8005c3e <__kernel_rem_pio2+0x25e>
 8005bbc:	4650      	mov	r0, sl
 8005bbe:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8005d00 <__kernel_rem_pio2+0x320>
 8005bc2:	f000 fb95 	bl	80062f0 <scalbn>
 8005bc6:	4630      	mov	r0, r6
 8005bc8:	4639      	mov	r1, r7
 8005bca:	ec53 2b10 	vmov	r2, r3, d0
 8005bce:	f7fa fb7b 	bl	80002c8 <__aeabi_dsub>
 8005bd2:	4606      	mov	r6, r0
 8005bd4:	460f      	mov	r7, r1
 8005bd6:	e032      	b.n	8005c3e <__kernel_rem_pio2+0x25e>
 8005bd8:	2200      	movs	r2, #0
 8005bda:	4b4e      	ldr	r3, [pc, #312]	; (8005d14 <__kernel_rem_pio2+0x334>)
 8005bdc:	4640      	mov	r0, r8
 8005bde:	4649      	mov	r1, r9
 8005be0:	f7fa fd2a 	bl	8000638 <__aeabi_dmul>
 8005be4:	f7fa ffc2 	bl	8000b6c <__aeabi_d2iz>
 8005be8:	f7fa fcbc 	bl	8000564 <__aeabi_i2d>
 8005bec:	2200      	movs	r2, #0
 8005bee:	4b4a      	ldr	r3, [pc, #296]	; (8005d18 <__kernel_rem_pio2+0x338>)
 8005bf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bf4:	f7fa fd20 	bl	8000638 <__aeabi_dmul>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	4640      	mov	r0, r8
 8005bfe:	4649      	mov	r1, r9
 8005c00:	f7fa fb62 	bl	80002c8 <__aeabi_dsub>
 8005c04:	f7fa ffb2 	bl	8000b6c <__aeabi_d2iz>
 8005c08:	ab0e      	add	r3, sp, #56	; 0x38
 8005c0a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8005c0e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8005c12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c16:	f7fa fb59 	bl	80002cc <__adddf3>
 8005c1a:	3501      	adds	r5, #1
 8005c1c:	4680      	mov	r8, r0
 8005c1e:	4689      	mov	r9, r1
 8005c20:	e75e      	b.n	8005ae0 <__kernel_rem_pio2+0x100>
 8005c22:	d105      	bne.n	8005c30 <__kernel_rem_pio2+0x250>
 8005c24:	1e63      	subs	r3, r4, #1
 8005c26:	aa0e      	add	r2, sp, #56	; 0x38
 8005c28:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005c2c:	15c3      	asrs	r3, r0, #23
 8005c2e:	e79f      	b.n	8005b70 <__kernel_rem_pio2+0x190>
 8005c30:	2200      	movs	r2, #0
 8005c32:	4b3a      	ldr	r3, [pc, #232]	; (8005d1c <__kernel_rem_pio2+0x33c>)
 8005c34:	f7fa ff86 	bl	8000b44 <__aeabi_dcmpge>
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	d139      	bne.n	8005cb0 <__kernel_rem_pio2+0x2d0>
 8005c3c:	9002      	str	r0, [sp, #8]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	2300      	movs	r3, #0
 8005c42:	4630      	mov	r0, r6
 8005c44:	4639      	mov	r1, r7
 8005c46:	f7fa ff5f 	bl	8000b08 <__aeabi_dcmpeq>
 8005c4a:	2800      	cmp	r0, #0
 8005c4c:	f000 80c7 	beq.w	8005dde <__kernel_rem_pio2+0x3fe>
 8005c50:	1e65      	subs	r5, r4, #1
 8005c52:	462b      	mov	r3, r5
 8005c54:	2200      	movs	r2, #0
 8005c56:	9904      	ldr	r1, [sp, #16]
 8005c58:	428b      	cmp	r3, r1
 8005c5a:	da6a      	bge.n	8005d32 <__kernel_rem_pio2+0x352>
 8005c5c:	2a00      	cmp	r2, #0
 8005c5e:	f000 8088 	beq.w	8005d72 <__kernel_rem_pio2+0x392>
 8005c62:	ab0e      	add	r3, sp, #56	; 0x38
 8005c64:	f1aa 0a18 	sub.w	sl, sl, #24
 8005c68:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f000 80b4 	beq.w	8005dda <__kernel_rem_pio2+0x3fa>
 8005c72:	4650      	mov	r0, sl
 8005c74:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005d00 <__kernel_rem_pio2+0x320>
 8005c78:	f000 fb3a 	bl	80062f0 <scalbn>
 8005c7c:	00ec      	lsls	r4, r5, #3
 8005c7e:	ab72      	add	r3, sp, #456	; 0x1c8
 8005c80:	191e      	adds	r6, r3, r4
 8005c82:	ec59 8b10 	vmov	r8, r9, d0
 8005c86:	f106 0a08 	add.w	sl, r6, #8
 8005c8a:	462f      	mov	r7, r5
 8005c8c:	2f00      	cmp	r7, #0
 8005c8e:	f280 80df 	bge.w	8005e50 <__kernel_rem_pio2+0x470>
 8005c92:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8005cf8 <__kernel_rem_pio2+0x318>
 8005c96:	f04f 0a00 	mov.w	sl, #0
 8005c9a:	eba5 030a 	sub.w	r3, r5, sl
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f2c0 810a 	blt.w	8005eb8 <__kernel_rem_pio2+0x4d8>
 8005ca4:	f8df b078 	ldr.w	fp, [pc, #120]	; 8005d20 <__kernel_rem_pio2+0x340>
 8005ca8:	ec59 8b18 	vmov	r8, r9, d8
 8005cac:	2700      	movs	r7, #0
 8005cae:	e0f5      	b.n	8005e9c <__kernel_rem_pio2+0x4bc>
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	9302      	str	r3, [sp, #8]
 8005cb4:	e760      	b.n	8005b78 <__kernel_rem_pio2+0x198>
 8005cb6:	ab0e      	add	r3, sp, #56	; 0x38
 8005cb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cbc:	b94d      	cbnz	r5, 8005cd2 <__kernel_rem_pio2+0x2f2>
 8005cbe:	b12b      	cbz	r3, 8005ccc <__kernel_rem_pio2+0x2ec>
 8005cc0:	a80e      	add	r0, sp, #56	; 0x38
 8005cc2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005cc6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005cca:	2301      	movs	r3, #1
 8005ccc:	3201      	adds	r2, #1
 8005cce:	461d      	mov	r5, r3
 8005cd0:	e759      	b.n	8005b86 <__kernel_rem_pio2+0x1a6>
 8005cd2:	a80e      	add	r0, sp, #56	; 0x38
 8005cd4:	1acb      	subs	r3, r1, r3
 8005cd6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005cda:	462b      	mov	r3, r5
 8005cdc:	e7f6      	b.n	8005ccc <__kernel_rem_pio2+0x2ec>
 8005cde:	1e62      	subs	r2, r4, #1
 8005ce0:	ab0e      	add	r3, sp, #56	; 0x38
 8005ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ce6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005cea:	a90e      	add	r1, sp, #56	; 0x38
 8005cec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005cf0:	e757      	b.n	8005ba2 <__kernel_rem_pio2+0x1c2>
 8005cf2:	bf00      	nop
 8005cf4:	f3af 8000 	nop.w
	...
 8005d04:	3ff00000 	.word	0x3ff00000
 8005d08:	08006650 	.word	0x08006650
 8005d0c:	40200000 	.word	0x40200000
 8005d10:	3ff00000 	.word	0x3ff00000
 8005d14:	3e700000 	.word	0x3e700000
 8005d18:	41700000 	.word	0x41700000
 8005d1c:	3fe00000 	.word	0x3fe00000
 8005d20:	08006610 	.word	0x08006610
 8005d24:	1e62      	subs	r2, r4, #1
 8005d26:	ab0e      	add	r3, sp, #56	; 0x38
 8005d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d2c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005d30:	e7db      	b.n	8005cea <__kernel_rem_pio2+0x30a>
 8005d32:	a90e      	add	r1, sp, #56	; 0x38
 8005d34:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	430a      	orrs	r2, r1
 8005d3c:	e78b      	b.n	8005c56 <__kernel_rem_pio2+0x276>
 8005d3e:	3301      	adds	r3, #1
 8005d40:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005d44:	2900      	cmp	r1, #0
 8005d46:	d0fa      	beq.n	8005d3e <__kernel_rem_pio2+0x35e>
 8005d48:	9a08      	ldr	r2, [sp, #32]
 8005d4a:	4422      	add	r2, r4
 8005d4c:	00d2      	lsls	r2, r2, #3
 8005d4e:	a922      	add	r1, sp, #136	; 0x88
 8005d50:	18e3      	adds	r3, r4, r3
 8005d52:	9206      	str	r2, [sp, #24]
 8005d54:	440a      	add	r2, r1
 8005d56:	9302      	str	r3, [sp, #8]
 8005d58:	f10b 0108 	add.w	r1, fp, #8
 8005d5c:	f102 0308 	add.w	r3, r2, #8
 8005d60:	1c66      	adds	r6, r4, #1
 8005d62:	910a      	str	r1, [sp, #40]	; 0x28
 8005d64:	2500      	movs	r5, #0
 8005d66:	930d      	str	r3, [sp, #52]	; 0x34
 8005d68:	9b02      	ldr	r3, [sp, #8]
 8005d6a:	42b3      	cmp	r3, r6
 8005d6c:	da04      	bge.n	8005d78 <__kernel_rem_pio2+0x398>
 8005d6e:	461c      	mov	r4, r3
 8005d70:	e6a6      	b.n	8005ac0 <__kernel_rem_pio2+0xe0>
 8005d72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d74:	2301      	movs	r3, #1
 8005d76:	e7e3      	b.n	8005d40 <__kernel_rem_pio2+0x360>
 8005d78:	9b06      	ldr	r3, [sp, #24]
 8005d7a:	18ef      	adds	r7, r5, r3
 8005d7c:	ab22      	add	r3, sp, #136	; 0x88
 8005d7e:	441f      	add	r7, r3
 8005d80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d82:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005d86:	f7fa fbed 	bl	8000564 <__aeabi_i2d>
 8005d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d8c:	461c      	mov	r4, r3
 8005d8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d90:	e9c7 0100 	strd	r0, r1, [r7]
 8005d94:	eb03 0b05 	add.w	fp, r3, r5
 8005d98:	2700      	movs	r7, #0
 8005d9a:	f04f 0800 	mov.w	r8, #0
 8005d9e:	f04f 0900 	mov.w	r9, #0
 8005da2:	9b07      	ldr	r3, [sp, #28]
 8005da4:	429f      	cmp	r7, r3
 8005da6:	dd08      	ble.n	8005dba <__kernel_rem_pio2+0x3da>
 8005da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005daa:	aa72      	add	r2, sp, #456	; 0x1c8
 8005dac:	18eb      	adds	r3, r5, r3
 8005dae:	4413      	add	r3, r2
 8005db0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8005db4:	3601      	adds	r6, #1
 8005db6:	3508      	adds	r5, #8
 8005db8:	e7d6      	b.n	8005d68 <__kernel_rem_pio2+0x388>
 8005dba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005dbe:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005dc2:	f7fa fc39 	bl	8000638 <__aeabi_dmul>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	460b      	mov	r3, r1
 8005dca:	4640      	mov	r0, r8
 8005dcc:	4649      	mov	r1, r9
 8005dce:	f7fa fa7d 	bl	80002cc <__adddf3>
 8005dd2:	3701      	adds	r7, #1
 8005dd4:	4680      	mov	r8, r0
 8005dd6:	4689      	mov	r9, r1
 8005dd8:	e7e3      	b.n	8005da2 <__kernel_rem_pio2+0x3c2>
 8005dda:	3d01      	subs	r5, #1
 8005ddc:	e741      	b.n	8005c62 <__kernel_rem_pio2+0x282>
 8005dde:	f1ca 0000 	rsb	r0, sl, #0
 8005de2:	ec47 6b10 	vmov	d0, r6, r7
 8005de6:	f000 fa83 	bl	80062f0 <scalbn>
 8005dea:	ec57 6b10 	vmov	r6, r7, d0
 8005dee:	2200      	movs	r2, #0
 8005df0:	4b99      	ldr	r3, [pc, #612]	; (8006058 <__kernel_rem_pio2+0x678>)
 8005df2:	ee10 0a10 	vmov	r0, s0
 8005df6:	4639      	mov	r1, r7
 8005df8:	f7fa fea4 	bl	8000b44 <__aeabi_dcmpge>
 8005dfc:	b1f8      	cbz	r0, 8005e3e <__kernel_rem_pio2+0x45e>
 8005dfe:	2200      	movs	r2, #0
 8005e00:	4b96      	ldr	r3, [pc, #600]	; (800605c <__kernel_rem_pio2+0x67c>)
 8005e02:	4630      	mov	r0, r6
 8005e04:	4639      	mov	r1, r7
 8005e06:	f7fa fc17 	bl	8000638 <__aeabi_dmul>
 8005e0a:	f7fa feaf 	bl	8000b6c <__aeabi_d2iz>
 8005e0e:	4680      	mov	r8, r0
 8005e10:	f7fa fba8 	bl	8000564 <__aeabi_i2d>
 8005e14:	2200      	movs	r2, #0
 8005e16:	4b90      	ldr	r3, [pc, #576]	; (8006058 <__kernel_rem_pio2+0x678>)
 8005e18:	f7fa fc0e 	bl	8000638 <__aeabi_dmul>
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	4602      	mov	r2, r0
 8005e20:	4639      	mov	r1, r7
 8005e22:	4630      	mov	r0, r6
 8005e24:	f7fa fa50 	bl	80002c8 <__aeabi_dsub>
 8005e28:	f7fa fea0 	bl	8000b6c <__aeabi_d2iz>
 8005e2c:	1c65      	adds	r5, r4, #1
 8005e2e:	ab0e      	add	r3, sp, #56	; 0x38
 8005e30:	f10a 0a18 	add.w	sl, sl, #24
 8005e34:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005e38:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005e3c:	e719      	b.n	8005c72 <__kernel_rem_pio2+0x292>
 8005e3e:	4630      	mov	r0, r6
 8005e40:	4639      	mov	r1, r7
 8005e42:	f7fa fe93 	bl	8000b6c <__aeabi_d2iz>
 8005e46:	ab0e      	add	r3, sp, #56	; 0x38
 8005e48:	4625      	mov	r5, r4
 8005e4a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005e4e:	e710      	b.n	8005c72 <__kernel_rem_pio2+0x292>
 8005e50:	ab0e      	add	r3, sp, #56	; 0x38
 8005e52:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005e56:	f7fa fb85 	bl	8000564 <__aeabi_i2d>
 8005e5a:	4642      	mov	r2, r8
 8005e5c:	464b      	mov	r3, r9
 8005e5e:	f7fa fbeb 	bl	8000638 <__aeabi_dmul>
 8005e62:	2200      	movs	r2, #0
 8005e64:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8005e68:	4b7c      	ldr	r3, [pc, #496]	; (800605c <__kernel_rem_pio2+0x67c>)
 8005e6a:	4640      	mov	r0, r8
 8005e6c:	4649      	mov	r1, r9
 8005e6e:	f7fa fbe3 	bl	8000638 <__aeabi_dmul>
 8005e72:	3f01      	subs	r7, #1
 8005e74:	4680      	mov	r8, r0
 8005e76:	4689      	mov	r9, r1
 8005e78:	e708      	b.n	8005c8c <__kernel_rem_pio2+0x2ac>
 8005e7a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8005e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e82:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8005e86:	f7fa fbd7 	bl	8000638 <__aeabi_dmul>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	4640      	mov	r0, r8
 8005e90:	4649      	mov	r1, r9
 8005e92:	f7fa fa1b 	bl	80002cc <__adddf3>
 8005e96:	3701      	adds	r7, #1
 8005e98:	4680      	mov	r8, r0
 8005e9a:	4689      	mov	r9, r1
 8005e9c:	9b04      	ldr	r3, [sp, #16]
 8005e9e:	429f      	cmp	r7, r3
 8005ea0:	dc01      	bgt.n	8005ea6 <__kernel_rem_pio2+0x4c6>
 8005ea2:	45ba      	cmp	sl, r7
 8005ea4:	dae9      	bge.n	8005e7a <__kernel_rem_pio2+0x49a>
 8005ea6:	ab4a      	add	r3, sp, #296	; 0x128
 8005ea8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005eac:	e9c3 8900 	strd	r8, r9, [r3]
 8005eb0:	f10a 0a01 	add.w	sl, sl, #1
 8005eb4:	3e08      	subs	r6, #8
 8005eb6:	e6f0      	b.n	8005c9a <__kernel_rem_pio2+0x2ba>
 8005eb8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005eba:	2b03      	cmp	r3, #3
 8005ebc:	d85b      	bhi.n	8005f76 <__kernel_rem_pio2+0x596>
 8005ebe:	e8df f003 	tbb	[pc, r3]
 8005ec2:	264a      	.short	0x264a
 8005ec4:	0226      	.short	0x0226
 8005ec6:	ab9a      	add	r3, sp, #616	; 0x268
 8005ec8:	441c      	add	r4, r3
 8005eca:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005ece:	46a2      	mov	sl, r4
 8005ed0:	46ab      	mov	fp, r5
 8005ed2:	f1bb 0f00 	cmp.w	fp, #0
 8005ed6:	dc6c      	bgt.n	8005fb2 <__kernel_rem_pio2+0x5d2>
 8005ed8:	46a2      	mov	sl, r4
 8005eda:	46ab      	mov	fp, r5
 8005edc:	f1bb 0f01 	cmp.w	fp, #1
 8005ee0:	f300 8086 	bgt.w	8005ff0 <__kernel_rem_pio2+0x610>
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	2100      	movs	r1, #0
 8005ee8:	2d01      	cmp	r5, #1
 8005eea:	f300 80a0 	bgt.w	800602e <__kernel_rem_pio2+0x64e>
 8005eee:	9b02      	ldr	r3, [sp, #8]
 8005ef0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8005ef4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	f040 809e 	bne.w	800603a <__kernel_rem_pio2+0x65a>
 8005efe:	9b01      	ldr	r3, [sp, #4]
 8005f00:	e9c3 7800 	strd	r7, r8, [r3]
 8005f04:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005f08:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005f0c:	e033      	b.n	8005f76 <__kernel_rem_pio2+0x596>
 8005f0e:	3408      	adds	r4, #8
 8005f10:	ab4a      	add	r3, sp, #296	; 0x128
 8005f12:	441c      	add	r4, r3
 8005f14:	462e      	mov	r6, r5
 8005f16:	2000      	movs	r0, #0
 8005f18:	2100      	movs	r1, #0
 8005f1a:	2e00      	cmp	r6, #0
 8005f1c:	da3a      	bge.n	8005f94 <__kernel_rem_pio2+0x5b4>
 8005f1e:	9b02      	ldr	r3, [sp, #8]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d03d      	beq.n	8005fa0 <__kernel_rem_pio2+0x5c0>
 8005f24:	4602      	mov	r2, r0
 8005f26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f2a:	9c01      	ldr	r4, [sp, #4]
 8005f2c:	e9c4 2300 	strd	r2, r3, [r4]
 8005f30:	4602      	mov	r2, r0
 8005f32:	460b      	mov	r3, r1
 8005f34:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8005f38:	f7fa f9c6 	bl	80002c8 <__aeabi_dsub>
 8005f3c:	ae4c      	add	r6, sp, #304	; 0x130
 8005f3e:	2401      	movs	r4, #1
 8005f40:	42a5      	cmp	r5, r4
 8005f42:	da30      	bge.n	8005fa6 <__kernel_rem_pio2+0x5c6>
 8005f44:	9b02      	ldr	r3, [sp, #8]
 8005f46:	b113      	cbz	r3, 8005f4e <__kernel_rem_pio2+0x56e>
 8005f48:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	9b01      	ldr	r3, [sp, #4]
 8005f50:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005f54:	e00f      	b.n	8005f76 <__kernel_rem_pio2+0x596>
 8005f56:	ab9a      	add	r3, sp, #616	; 0x268
 8005f58:	441c      	add	r4, r3
 8005f5a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005f5e:	2000      	movs	r0, #0
 8005f60:	2100      	movs	r1, #0
 8005f62:	2d00      	cmp	r5, #0
 8005f64:	da10      	bge.n	8005f88 <__kernel_rem_pio2+0x5a8>
 8005f66:	9b02      	ldr	r3, [sp, #8]
 8005f68:	b113      	cbz	r3, 8005f70 <__kernel_rem_pio2+0x590>
 8005f6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f6e:	4619      	mov	r1, r3
 8005f70:	9b01      	ldr	r3, [sp, #4]
 8005f72:	e9c3 0100 	strd	r0, r1, [r3]
 8005f76:	9b06      	ldr	r3, [sp, #24]
 8005f78:	f003 0007 	and.w	r0, r3, #7
 8005f7c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005f80:	ecbd 8b02 	vpop	{d8}
 8005f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f88:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005f8c:	f7fa f99e 	bl	80002cc <__adddf3>
 8005f90:	3d01      	subs	r5, #1
 8005f92:	e7e6      	b.n	8005f62 <__kernel_rem_pio2+0x582>
 8005f94:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005f98:	f7fa f998 	bl	80002cc <__adddf3>
 8005f9c:	3e01      	subs	r6, #1
 8005f9e:	e7bc      	b.n	8005f1a <__kernel_rem_pio2+0x53a>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	460b      	mov	r3, r1
 8005fa4:	e7c1      	b.n	8005f2a <__kernel_rem_pio2+0x54a>
 8005fa6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005faa:	f7fa f98f 	bl	80002cc <__adddf3>
 8005fae:	3401      	adds	r4, #1
 8005fb0:	e7c6      	b.n	8005f40 <__kernel_rem_pio2+0x560>
 8005fb2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8005fb6:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005fba:	4640      	mov	r0, r8
 8005fbc:	ec53 2b17 	vmov	r2, r3, d7
 8005fc0:	4649      	mov	r1, r9
 8005fc2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005fc6:	f7fa f981 	bl	80002cc <__adddf3>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	460b      	mov	r3, r1
 8005fce:	4606      	mov	r6, r0
 8005fd0:	460f      	mov	r7, r1
 8005fd2:	4640      	mov	r0, r8
 8005fd4:	4649      	mov	r1, r9
 8005fd6:	f7fa f977 	bl	80002c8 <__aeabi_dsub>
 8005fda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fde:	f7fa f975 	bl	80002cc <__adddf3>
 8005fe2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fe6:	e9ca 0100 	strd	r0, r1, [sl]
 8005fea:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8005fee:	e770      	b.n	8005ed2 <__kernel_rem_pio2+0x4f2>
 8005ff0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8005ff4:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005ff8:	4630      	mov	r0, r6
 8005ffa:	ec53 2b17 	vmov	r2, r3, d7
 8005ffe:	4639      	mov	r1, r7
 8006000:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006004:	f7fa f962 	bl	80002cc <__adddf3>
 8006008:	4602      	mov	r2, r0
 800600a:	460b      	mov	r3, r1
 800600c:	4680      	mov	r8, r0
 800600e:	4689      	mov	r9, r1
 8006010:	4630      	mov	r0, r6
 8006012:	4639      	mov	r1, r7
 8006014:	f7fa f958 	bl	80002c8 <__aeabi_dsub>
 8006018:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800601c:	f7fa f956 	bl	80002cc <__adddf3>
 8006020:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006024:	e9ca 0100 	strd	r0, r1, [sl]
 8006028:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800602c:	e756      	b.n	8005edc <__kernel_rem_pio2+0x4fc>
 800602e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006032:	f7fa f94b 	bl	80002cc <__adddf3>
 8006036:	3d01      	subs	r5, #1
 8006038:	e756      	b.n	8005ee8 <__kernel_rem_pio2+0x508>
 800603a:	9b01      	ldr	r3, [sp, #4]
 800603c:	9a01      	ldr	r2, [sp, #4]
 800603e:	601f      	str	r7, [r3, #0]
 8006040:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8006044:	605c      	str	r4, [r3, #4]
 8006046:	609d      	str	r5, [r3, #8]
 8006048:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800604c:	60d3      	str	r3, [r2, #12]
 800604e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006052:	6110      	str	r0, [r2, #16]
 8006054:	6153      	str	r3, [r2, #20]
 8006056:	e78e      	b.n	8005f76 <__kernel_rem_pio2+0x596>
 8006058:	41700000 	.word	0x41700000
 800605c:	3e700000 	.word	0x3e700000

08006060 <__kernel_sin>:
 8006060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006064:	ec55 4b10 	vmov	r4, r5, d0
 8006068:	b085      	sub	sp, #20
 800606a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800606e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8006072:	ed8d 1b00 	vstr	d1, [sp]
 8006076:	9002      	str	r0, [sp, #8]
 8006078:	da06      	bge.n	8006088 <__kernel_sin+0x28>
 800607a:	ee10 0a10 	vmov	r0, s0
 800607e:	4629      	mov	r1, r5
 8006080:	f7fa fd74 	bl	8000b6c <__aeabi_d2iz>
 8006084:	2800      	cmp	r0, #0
 8006086:	d051      	beq.n	800612c <__kernel_sin+0xcc>
 8006088:	4622      	mov	r2, r4
 800608a:	462b      	mov	r3, r5
 800608c:	4620      	mov	r0, r4
 800608e:	4629      	mov	r1, r5
 8006090:	f7fa fad2 	bl	8000638 <__aeabi_dmul>
 8006094:	4682      	mov	sl, r0
 8006096:	468b      	mov	fp, r1
 8006098:	4602      	mov	r2, r0
 800609a:	460b      	mov	r3, r1
 800609c:	4620      	mov	r0, r4
 800609e:	4629      	mov	r1, r5
 80060a0:	f7fa faca 	bl	8000638 <__aeabi_dmul>
 80060a4:	a341      	add	r3, pc, #260	; (adr r3, 80061ac <__kernel_sin+0x14c>)
 80060a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060aa:	4680      	mov	r8, r0
 80060ac:	4689      	mov	r9, r1
 80060ae:	4650      	mov	r0, sl
 80060b0:	4659      	mov	r1, fp
 80060b2:	f7fa fac1 	bl	8000638 <__aeabi_dmul>
 80060b6:	a33f      	add	r3, pc, #252	; (adr r3, 80061b4 <__kernel_sin+0x154>)
 80060b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060bc:	f7fa f904 	bl	80002c8 <__aeabi_dsub>
 80060c0:	4652      	mov	r2, sl
 80060c2:	465b      	mov	r3, fp
 80060c4:	f7fa fab8 	bl	8000638 <__aeabi_dmul>
 80060c8:	a33c      	add	r3, pc, #240	; (adr r3, 80061bc <__kernel_sin+0x15c>)
 80060ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ce:	f7fa f8fd 	bl	80002cc <__adddf3>
 80060d2:	4652      	mov	r2, sl
 80060d4:	465b      	mov	r3, fp
 80060d6:	f7fa faaf 	bl	8000638 <__aeabi_dmul>
 80060da:	a33a      	add	r3, pc, #232	; (adr r3, 80061c4 <__kernel_sin+0x164>)
 80060dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e0:	f7fa f8f2 	bl	80002c8 <__aeabi_dsub>
 80060e4:	4652      	mov	r2, sl
 80060e6:	465b      	mov	r3, fp
 80060e8:	f7fa faa6 	bl	8000638 <__aeabi_dmul>
 80060ec:	a337      	add	r3, pc, #220	; (adr r3, 80061cc <__kernel_sin+0x16c>)
 80060ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f2:	f7fa f8eb 	bl	80002cc <__adddf3>
 80060f6:	9b02      	ldr	r3, [sp, #8]
 80060f8:	4606      	mov	r6, r0
 80060fa:	460f      	mov	r7, r1
 80060fc:	b9db      	cbnz	r3, 8006136 <__kernel_sin+0xd6>
 80060fe:	4602      	mov	r2, r0
 8006100:	460b      	mov	r3, r1
 8006102:	4650      	mov	r0, sl
 8006104:	4659      	mov	r1, fp
 8006106:	f7fa fa97 	bl	8000638 <__aeabi_dmul>
 800610a:	a325      	add	r3, pc, #148	; (adr r3, 80061a0 <__kernel_sin+0x140>)
 800610c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006110:	f7fa f8da 	bl	80002c8 <__aeabi_dsub>
 8006114:	4642      	mov	r2, r8
 8006116:	464b      	mov	r3, r9
 8006118:	f7fa fa8e 	bl	8000638 <__aeabi_dmul>
 800611c:	4602      	mov	r2, r0
 800611e:	460b      	mov	r3, r1
 8006120:	4620      	mov	r0, r4
 8006122:	4629      	mov	r1, r5
 8006124:	f7fa f8d2 	bl	80002cc <__adddf3>
 8006128:	4604      	mov	r4, r0
 800612a:	460d      	mov	r5, r1
 800612c:	ec45 4b10 	vmov	d0, r4, r5
 8006130:	b005      	add	sp, #20
 8006132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006136:	2200      	movs	r2, #0
 8006138:	4b1b      	ldr	r3, [pc, #108]	; (80061a8 <__kernel_sin+0x148>)
 800613a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800613e:	f7fa fa7b 	bl	8000638 <__aeabi_dmul>
 8006142:	4632      	mov	r2, r6
 8006144:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006148:	463b      	mov	r3, r7
 800614a:	4640      	mov	r0, r8
 800614c:	4649      	mov	r1, r9
 800614e:	f7fa fa73 	bl	8000638 <__aeabi_dmul>
 8006152:	4602      	mov	r2, r0
 8006154:	460b      	mov	r3, r1
 8006156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800615a:	f7fa f8b5 	bl	80002c8 <__aeabi_dsub>
 800615e:	4652      	mov	r2, sl
 8006160:	465b      	mov	r3, fp
 8006162:	f7fa fa69 	bl	8000638 <__aeabi_dmul>
 8006166:	e9dd 2300 	ldrd	r2, r3, [sp]
 800616a:	f7fa f8ad 	bl	80002c8 <__aeabi_dsub>
 800616e:	a30c      	add	r3, pc, #48	; (adr r3, 80061a0 <__kernel_sin+0x140>)
 8006170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006174:	4606      	mov	r6, r0
 8006176:	460f      	mov	r7, r1
 8006178:	4640      	mov	r0, r8
 800617a:	4649      	mov	r1, r9
 800617c:	f7fa fa5c 	bl	8000638 <__aeabi_dmul>
 8006180:	4602      	mov	r2, r0
 8006182:	460b      	mov	r3, r1
 8006184:	4630      	mov	r0, r6
 8006186:	4639      	mov	r1, r7
 8006188:	f7fa f8a0 	bl	80002cc <__adddf3>
 800618c:	4602      	mov	r2, r0
 800618e:	460b      	mov	r3, r1
 8006190:	4620      	mov	r0, r4
 8006192:	4629      	mov	r1, r5
 8006194:	f7fa f898 	bl	80002c8 <__aeabi_dsub>
 8006198:	e7c6      	b.n	8006128 <__kernel_sin+0xc8>
 800619a:	bf00      	nop
 800619c:	f3af 8000 	nop.w
 80061a0:	55555549 	.word	0x55555549
 80061a4:	3fc55555 	.word	0x3fc55555
 80061a8:	3fe00000 	.word	0x3fe00000
 80061ac:	5acfd57c 	.word	0x5acfd57c
 80061b0:	3de5d93a 	.word	0x3de5d93a
 80061b4:	8a2b9ceb 	.word	0x8a2b9ceb
 80061b8:	3e5ae5e6 	.word	0x3e5ae5e6
 80061bc:	57b1fe7d 	.word	0x57b1fe7d
 80061c0:	3ec71de3 	.word	0x3ec71de3
 80061c4:	19c161d5 	.word	0x19c161d5
 80061c8:	3f2a01a0 	.word	0x3f2a01a0
 80061cc:	1110f8a6 	.word	0x1110f8a6
 80061d0:	3f811111 	.word	0x3f811111

080061d4 <fabs>:
 80061d4:	ec51 0b10 	vmov	r0, r1, d0
 80061d8:	ee10 2a10 	vmov	r2, s0
 80061dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80061e0:	ec43 2b10 	vmov	d0, r2, r3
 80061e4:	4770      	bx	lr
	...

080061e8 <floor>:
 80061e8:	ec51 0b10 	vmov	r0, r1, d0
 80061ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061f0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80061f4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80061f8:	2e13      	cmp	r6, #19
 80061fa:	460c      	mov	r4, r1
 80061fc:	ee10 5a10 	vmov	r5, s0
 8006200:	4680      	mov	r8, r0
 8006202:	dc34      	bgt.n	800626e <floor+0x86>
 8006204:	2e00      	cmp	r6, #0
 8006206:	da16      	bge.n	8006236 <floor+0x4e>
 8006208:	a335      	add	r3, pc, #212	; (adr r3, 80062e0 <floor+0xf8>)
 800620a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800620e:	f7fa f85d 	bl	80002cc <__adddf3>
 8006212:	2200      	movs	r2, #0
 8006214:	2300      	movs	r3, #0
 8006216:	f7fa fc9f 	bl	8000b58 <__aeabi_dcmpgt>
 800621a:	b148      	cbz	r0, 8006230 <floor+0x48>
 800621c:	2c00      	cmp	r4, #0
 800621e:	da59      	bge.n	80062d4 <floor+0xec>
 8006220:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006224:	4a30      	ldr	r2, [pc, #192]	; (80062e8 <floor+0x100>)
 8006226:	432b      	orrs	r3, r5
 8006228:	2500      	movs	r5, #0
 800622a:	42ab      	cmp	r3, r5
 800622c:	bf18      	it	ne
 800622e:	4614      	movne	r4, r2
 8006230:	4621      	mov	r1, r4
 8006232:	4628      	mov	r0, r5
 8006234:	e025      	b.n	8006282 <floor+0x9a>
 8006236:	4f2d      	ldr	r7, [pc, #180]	; (80062ec <floor+0x104>)
 8006238:	4137      	asrs	r7, r6
 800623a:	ea01 0307 	and.w	r3, r1, r7
 800623e:	4303      	orrs	r3, r0
 8006240:	d01f      	beq.n	8006282 <floor+0x9a>
 8006242:	a327      	add	r3, pc, #156	; (adr r3, 80062e0 <floor+0xf8>)
 8006244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006248:	f7fa f840 	bl	80002cc <__adddf3>
 800624c:	2200      	movs	r2, #0
 800624e:	2300      	movs	r3, #0
 8006250:	f7fa fc82 	bl	8000b58 <__aeabi_dcmpgt>
 8006254:	2800      	cmp	r0, #0
 8006256:	d0eb      	beq.n	8006230 <floor+0x48>
 8006258:	2c00      	cmp	r4, #0
 800625a:	bfbe      	ittt	lt
 800625c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006260:	fa43 f606 	asrlt.w	r6, r3, r6
 8006264:	19a4      	addlt	r4, r4, r6
 8006266:	ea24 0407 	bic.w	r4, r4, r7
 800626a:	2500      	movs	r5, #0
 800626c:	e7e0      	b.n	8006230 <floor+0x48>
 800626e:	2e33      	cmp	r6, #51	; 0x33
 8006270:	dd0b      	ble.n	800628a <floor+0xa2>
 8006272:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006276:	d104      	bne.n	8006282 <floor+0x9a>
 8006278:	ee10 2a10 	vmov	r2, s0
 800627c:	460b      	mov	r3, r1
 800627e:	f7fa f825 	bl	80002cc <__adddf3>
 8006282:	ec41 0b10 	vmov	d0, r0, r1
 8006286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800628a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800628e:	f04f 33ff 	mov.w	r3, #4294967295
 8006292:	fa23 f707 	lsr.w	r7, r3, r7
 8006296:	4207      	tst	r7, r0
 8006298:	d0f3      	beq.n	8006282 <floor+0x9a>
 800629a:	a311      	add	r3, pc, #68	; (adr r3, 80062e0 <floor+0xf8>)
 800629c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a0:	f7fa f814 	bl	80002cc <__adddf3>
 80062a4:	2200      	movs	r2, #0
 80062a6:	2300      	movs	r3, #0
 80062a8:	f7fa fc56 	bl	8000b58 <__aeabi_dcmpgt>
 80062ac:	2800      	cmp	r0, #0
 80062ae:	d0bf      	beq.n	8006230 <floor+0x48>
 80062b0:	2c00      	cmp	r4, #0
 80062b2:	da02      	bge.n	80062ba <floor+0xd2>
 80062b4:	2e14      	cmp	r6, #20
 80062b6:	d103      	bne.n	80062c0 <floor+0xd8>
 80062b8:	3401      	adds	r4, #1
 80062ba:	ea25 0507 	bic.w	r5, r5, r7
 80062be:	e7b7      	b.n	8006230 <floor+0x48>
 80062c0:	2301      	movs	r3, #1
 80062c2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80062c6:	fa03 f606 	lsl.w	r6, r3, r6
 80062ca:	4435      	add	r5, r6
 80062cc:	4545      	cmp	r5, r8
 80062ce:	bf38      	it	cc
 80062d0:	18e4      	addcc	r4, r4, r3
 80062d2:	e7f2      	b.n	80062ba <floor+0xd2>
 80062d4:	2500      	movs	r5, #0
 80062d6:	462c      	mov	r4, r5
 80062d8:	e7aa      	b.n	8006230 <floor+0x48>
 80062da:	bf00      	nop
 80062dc:	f3af 8000 	nop.w
 80062e0:	8800759c 	.word	0x8800759c
 80062e4:	7e37e43c 	.word	0x7e37e43c
 80062e8:	bff00000 	.word	0xbff00000
 80062ec:	000fffff 	.word	0x000fffff

080062f0 <scalbn>:
 80062f0:	b570      	push	{r4, r5, r6, lr}
 80062f2:	ec55 4b10 	vmov	r4, r5, d0
 80062f6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80062fa:	4606      	mov	r6, r0
 80062fc:	462b      	mov	r3, r5
 80062fe:	b9aa      	cbnz	r2, 800632c <scalbn+0x3c>
 8006300:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006304:	4323      	orrs	r3, r4
 8006306:	d03b      	beq.n	8006380 <scalbn+0x90>
 8006308:	4b31      	ldr	r3, [pc, #196]	; (80063d0 <scalbn+0xe0>)
 800630a:	4629      	mov	r1, r5
 800630c:	2200      	movs	r2, #0
 800630e:	ee10 0a10 	vmov	r0, s0
 8006312:	f7fa f991 	bl	8000638 <__aeabi_dmul>
 8006316:	4b2f      	ldr	r3, [pc, #188]	; (80063d4 <scalbn+0xe4>)
 8006318:	429e      	cmp	r6, r3
 800631a:	4604      	mov	r4, r0
 800631c:	460d      	mov	r5, r1
 800631e:	da12      	bge.n	8006346 <scalbn+0x56>
 8006320:	a327      	add	r3, pc, #156	; (adr r3, 80063c0 <scalbn+0xd0>)
 8006322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006326:	f7fa f987 	bl	8000638 <__aeabi_dmul>
 800632a:	e009      	b.n	8006340 <scalbn+0x50>
 800632c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006330:	428a      	cmp	r2, r1
 8006332:	d10c      	bne.n	800634e <scalbn+0x5e>
 8006334:	ee10 2a10 	vmov	r2, s0
 8006338:	4620      	mov	r0, r4
 800633a:	4629      	mov	r1, r5
 800633c:	f7f9 ffc6 	bl	80002cc <__adddf3>
 8006340:	4604      	mov	r4, r0
 8006342:	460d      	mov	r5, r1
 8006344:	e01c      	b.n	8006380 <scalbn+0x90>
 8006346:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800634a:	460b      	mov	r3, r1
 800634c:	3a36      	subs	r2, #54	; 0x36
 800634e:	4432      	add	r2, r6
 8006350:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006354:	428a      	cmp	r2, r1
 8006356:	dd0b      	ble.n	8006370 <scalbn+0x80>
 8006358:	ec45 4b11 	vmov	d1, r4, r5
 800635c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80063c8 <scalbn+0xd8>
 8006360:	f000 f83c 	bl	80063dc <copysign>
 8006364:	a318      	add	r3, pc, #96	; (adr r3, 80063c8 <scalbn+0xd8>)
 8006366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636a:	ec51 0b10 	vmov	r0, r1, d0
 800636e:	e7da      	b.n	8006326 <scalbn+0x36>
 8006370:	2a00      	cmp	r2, #0
 8006372:	dd08      	ble.n	8006386 <scalbn+0x96>
 8006374:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006378:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800637c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006380:	ec45 4b10 	vmov	d0, r4, r5
 8006384:	bd70      	pop	{r4, r5, r6, pc}
 8006386:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800638a:	da0d      	bge.n	80063a8 <scalbn+0xb8>
 800638c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006390:	429e      	cmp	r6, r3
 8006392:	ec45 4b11 	vmov	d1, r4, r5
 8006396:	dce1      	bgt.n	800635c <scalbn+0x6c>
 8006398:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80063c0 <scalbn+0xd0>
 800639c:	f000 f81e 	bl	80063dc <copysign>
 80063a0:	a307      	add	r3, pc, #28	; (adr r3, 80063c0 <scalbn+0xd0>)
 80063a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a6:	e7e0      	b.n	800636a <scalbn+0x7a>
 80063a8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80063ac:	3236      	adds	r2, #54	; 0x36
 80063ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80063b2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80063b6:	4620      	mov	r0, r4
 80063b8:	4629      	mov	r1, r5
 80063ba:	2200      	movs	r2, #0
 80063bc:	4b06      	ldr	r3, [pc, #24]	; (80063d8 <scalbn+0xe8>)
 80063be:	e7b2      	b.n	8006326 <scalbn+0x36>
 80063c0:	c2f8f359 	.word	0xc2f8f359
 80063c4:	01a56e1f 	.word	0x01a56e1f
 80063c8:	8800759c 	.word	0x8800759c
 80063cc:	7e37e43c 	.word	0x7e37e43c
 80063d0:	43500000 	.word	0x43500000
 80063d4:	ffff3cb0 	.word	0xffff3cb0
 80063d8:	3c900000 	.word	0x3c900000

080063dc <copysign>:
 80063dc:	ec51 0b10 	vmov	r0, r1, d0
 80063e0:	ee11 0a90 	vmov	r0, s3
 80063e4:	ee10 2a10 	vmov	r2, s0
 80063e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80063ec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80063f0:	ea41 0300 	orr.w	r3, r1, r0
 80063f4:	ec43 2b10 	vmov	d0, r2, r3
 80063f8:	4770      	bx	lr
	...

080063fc <_init>:
 80063fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063fe:	bf00      	nop
 8006400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006402:	bc08      	pop	{r3}
 8006404:	469e      	mov	lr, r3
 8006406:	4770      	bx	lr

08006408 <_fini>:
 8006408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800640a:	bf00      	nop
 800640c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800640e:	bc08      	pop	{r3}
 8006410:	469e      	mov	lr, r3
 8006412:	4770      	bx	lr
