;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	MOV -1, @20
	DAT #210, #30
	CMP #12, @200
	DJN -1, @-20
	ADD 30, 9
	SUB @271, 107
	MOV -1, @20
	MOV 0, 402
	SUB 12, @10
	SUB @-127, 100
	CMP 0, @0
	DAT #210, #10
	ADD 30, 9
	SUB #80, @2
	JMP @12, #200
	ADD 30, 9
	ADD 30, 9
	ADD 30, 49
	SPL @0, <402
	ADD 330, -9
	ADD 330, -9
	SPL 0, <402
	CMP @327, @106
	SUB @-127, 100
	JMZ -207, @-120
	CMP @121, 106
	SUB 1, 6
	JMP -1, @-20
	SUB <0, @-2
	JMP -1, @-20
	SLT 30, 9
	ADD -271, 60
	ADD 710, 71
	ADD 30, 9
	MOV -1, @20
	MOV -1, @20
	ADD 30, 9
	SUB @121, 103
	SUB @121, 103
	ADD <7, 20
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	ADD 30, 9
	MOV -1, <-20
