
finalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a868  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  0800aa28  0800aa28  0000ba28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae48  0800ae48  0000c208  2**0
                  CONTENTS
  4 .ARM          00000008  0800ae48  0800ae48  0000be48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ae50  0800ae50  0000c208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae50  0800ae50  0000be50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ae54  0800ae54  0000be54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  0800ae58  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  20000208  0800b060  0000c208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d0  0800b060  0000c5d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a5db  00000000  00000000  0000c238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000336b  00000000  00000000  00026813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001648  00000000  00000000  00029b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000112e  00000000  00000000  0002b1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002edf1  00000000  00000000  0002c2f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019d5a  00000000  00000000  0005b0e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011fa4d  00000000  00000000  00074e41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019488e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e80  00000000  00000000  001948d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0019b754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000208 	.word	0x20000208
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800aa10 	.word	0x0800aa10

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000020c 	.word	0x2000020c
 80001fc:	0800aa10 	.word	0x0800aa10

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b96a 	b.w	8000ec4 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	460c      	mov	r4, r1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d14e      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c14:	4694      	mov	ip, r2
 8000c16:	458c      	cmp	ip, r1
 8000c18:	4686      	mov	lr, r0
 8000c1a:	fab2 f282 	clz	r2, r2
 8000c1e:	d962      	bls.n	8000ce6 <__udivmoddi4+0xde>
 8000c20:	b14a      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c22:	f1c2 0320 	rsb	r3, r2, #32
 8000c26:	4091      	lsls	r1, r2
 8000c28:	fa20 f303 	lsr.w	r3, r0, r3
 8000c2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c30:	4319      	orrs	r1, r3
 8000c32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c3a:	fa1f f68c 	uxth.w	r6, ip
 8000c3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c46:	fb07 1114 	mls	r1, r7, r4, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb04 f106 	mul.w	r1, r4, r6
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c5e:	f080 8112 	bcs.w	8000e86 <__udivmoddi4+0x27e>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 810f 	bls.w	8000e86 <__udivmoddi4+0x27e>
 8000c68:	3c02      	subs	r4, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a59      	subs	r1, r3, r1
 8000c6e:	fa1f f38e 	uxth.w	r3, lr
 8000c72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c76:	fb07 1110 	mls	r1, r7, r0, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb00 f606 	mul.w	r6, r0, r6
 8000c82:	429e      	cmp	r6, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x94>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c8e:	f080 80fc 	bcs.w	8000e8a <__udivmoddi4+0x282>
 8000c92:	429e      	cmp	r6, r3
 8000c94:	f240 80f9 	bls.w	8000e8a <__udivmoddi4+0x282>
 8000c98:	4463      	add	r3, ip
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	1b9b      	subs	r3, r3, r6
 8000c9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b11d      	cbz	r5, 8000cae <__udivmoddi4+0xa6>
 8000ca6:	40d3      	lsrs	r3, r2
 8000ca8:	2200      	movs	r2, #0
 8000caa:	e9c5 3200 	strd	r3, r2, [r5]
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d905      	bls.n	8000cc2 <__udivmoddi4+0xba>
 8000cb6:	b10d      	cbz	r5, 8000cbc <__udivmoddi4+0xb4>
 8000cb8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e7f5      	b.n	8000cae <__udivmoddi4+0xa6>
 8000cc2:	fab3 f183 	clz	r1, r3
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d146      	bne.n	8000d58 <__udivmoddi4+0x150>
 8000cca:	42a3      	cmp	r3, r4
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xcc>
 8000cce:	4290      	cmp	r0, r2
 8000cd0:	f0c0 80f0 	bcc.w	8000eb4 <__udivmoddi4+0x2ac>
 8000cd4:	1a86      	subs	r6, r0, r2
 8000cd6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	2d00      	cmp	r5, #0
 8000cde:	d0e6      	beq.n	8000cae <__udivmoddi4+0xa6>
 8000ce0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce4:	e7e3      	b.n	8000cae <__udivmoddi4+0xa6>
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	f040 8090 	bne.w	8000e0c <__udivmoddi4+0x204>
 8000cec:	eba1 040c 	sub.w	r4, r1, ip
 8000cf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d02:	fb08 4416 	mls	r4, r8, r6, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb07 f006 	mul.w	r0, r7, r6
 8000d0e:	4298      	cmp	r0, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x11c>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x11a>
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	f200 80cd 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000d22:	4626      	mov	r6, r4
 8000d24:	1a1c      	subs	r4, r3, r0
 8000d26:	fa1f f38e 	uxth.w	r3, lr
 8000d2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d36:	fb00 f707 	mul.w	r7, r0, r7
 8000d3a:	429f      	cmp	r7, r3
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x148>
 8000d3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d42:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x146>
 8000d48:	429f      	cmp	r7, r3
 8000d4a:	f200 80b0 	bhi.w	8000eae <__udivmoddi4+0x2a6>
 8000d4e:	4620      	mov	r0, r4
 8000d50:	1bdb      	subs	r3, r3, r7
 8000d52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d56:	e7a5      	b.n	8000ca4 <__udivmoddi4+0x9c>
 8000d58:	f1c1 0620 	rsb	r6, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d68:	fa04 f301 	lsl.w	r3, r4, r1
 8000d6c:	ea43 030c 	orr.w	r3, r3, ip
 8000d70:	40f4      	lsrs	r4, r6
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	0c38      	lsrs	r0, r7, #16
 8000d78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d80:	fa1f fc87 	uxth.w	ip, r7
 8000d84:	fb00 441e 	mls	r4, r0, lr, r4
 8000d88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	fa02 f201 	lsl.w	r2, r2, r1
 8000d96:	d90a      	bls.n	8000dae <__udivmoddi4+0x1a6>
 8000d98:	193c      	adds	r4, r7, r4
 8000d9a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d9e:	f080 8084 	bcs.w	8000eaa <__udivmoddi4+0x2a2>
 8000da2:	45a1      	cmp	r9, r4
 8000da4:	f240 8081 	bls.w	8000eaa <__udivmoddi4+0x2a2>
 8000da8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	eba4 0409 	sub.w	r4, r4, r9
 8000db2:	fa1f f983 	uxth.w	r9, r3
 8000db6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dba:	fb00 4413 	mls	r4, r0, r3, r4
 8000dbe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc6:	45a4      	cmp	ip, r4
 8000dc8:	d907      	bls.n	8000dda <__udivmoddi4+0x1d2>
 8000dca:	193c      	adds	r4, r7, r4
 8000dcc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000dd0:	d267      	bcs.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd2:	45a4      	cmp	ip, r4
 8000dd4:	d965      	bls.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd6:	3b02      	subs	r3, #2
 8000dd8:	443c      	add	r4, r7
 8000dda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dde:	fba0 9302 	umull	r9, r3, r0, r2
 8000de2:	eba4 040c 	sub.w	r4, r4, ip
 8000de6:	429c      	cmp	r4, r3
 8000de8:	46ce      	mov	lr, r9
 8000dea:	469c      	mov	ip, r3
 8000dec:	d351      	bcc.n	8000e92 <__udivmoddi4+0x28a>
 8000dee:	d04e      	beq.n	8000e8e <__udivmoddi4+0x286>
 8000df0:	b155      	cbz	r5, 8000e08 <__udivmoddi4+0x200>
 8000df2:	ebb8 030e 	subs.w	r3, r8, lr
 8000df6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dfa:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfe:	40cb      	lsrs	r3, r1
 8000e00:	431e      	orrs	r6, r3
 8000e02:	40cc      	lsrs	r4, r1
 8000e04:	e9c5 6400 	strd	r6, r4, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e750      	b.n	8000cae <__udivmoddi4+0xa6>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f103 	lsr.w	r1, r0, r3
 8000e14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e18:	fa24 f303 	lsr.w	r3, r4, r3
 8000e1c:	4094      	lsls	r4, r2
 8000e1e:	430c      	orrs	r4, r1
 8000e20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e28:	fa1f f78c 	uxth.w	r7, ip
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3110 	mls	r1, r8, r0, r3
 8000e34:	0c23      	lsrs	r3, r4, #16
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb00 f107 	mul.w	r1, r0, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x24c>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e4a:	d22c      	bcs.n	8000ea6 <__udivmoddi4+0x29e>
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d92a      	bls.n	8000ea6 <__udivmoddi4+0x29e>
 8000e50:	3802      	subs	r0, #2
 8000e52:	4463      	add	r3, ip
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e64:	fb01 f307 	mul.w	r3, r1, r7
 8000e68:	42a3      	cmp	r3, r4
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x276>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e74:	d213      	bcs.n	8000e9e <__udivmoddi4+0x296>
 8000e76:	42a3      	cmp	r3, r4
 8000e78:	d911      	bls.n	8000e9e <__udivmoddi4+0x296>
 8000e7a:	3902      	subs	r1, #2
 8000e7c:	4464      	add	r4, ip
 8000e7e:	1ae4      	subs	r4, r4, r3
 8000e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e84:	e739      	b.n	8000cfa <__udivmoddi4+0xf2>
 8000e86:	4604      	mov	r4, r0
 8000e88:	e6f0      	b.n	8000c6c <__udivmoddi4+0x64>
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	e706      	b.n	8000c9c <__udivmoddi4+0x94>
 8000e8e:	45c8      	cmp	r8, r9
 8000e90:	d2ae      	bcs.n	8000df0 <__udivmoddi4+0x1e8>
 8000e92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e9a:	3801      	subs	r0, #1
 8000e9c:	e7a8      	b.n	8000df0 <__udivmoddi4+0x1e8>
 8000e9e:	4631      	mov	r1, r6
 8000ea0:	e7ed      	b.n	8000e7e <__udivmoddi4+0x276>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	e799      	b.n	8000dda <__udivmoddi4+0x1d2>
 8000ea6:	4630      	mov	r0, r6
 8000ea8:	e7d4      	b.n	8000e54 <__udivmoddi4+0x24c>
 8000eaa:	46d6      	mov	lr, sl
 8000eac:	e77f      	b.n	8000dae <__udivmoddi4+0x1a6>
 8000eae:	4463      	add	r3, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e74d      	b.n	8000d50 <__udivmoddi4+0x148>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e70f      	b.n	8000cdc <__udivmoddi4+0xd4>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	4463      	add	r3, ip
 8000ec0:	e730      	b.n	8000d24 <__udivmoddi4+0x11c>
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ed0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ed4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d013      	beq.n	8000f08 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000ee0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ee4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000ee8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d00b      	beq.n	8000f08 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000ef0:	e000      	b.n	8000ef4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000ef2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ef4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d0f9      	beq.n	8000ef2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000efe:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	b2d2      	uxtb	r2, r2
 8000f06:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f08:	687b      	ldr	r3, [r7, #4]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
	...

08000f18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f1e:	f001 fac3 	bl	80024a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f22:	f000 f8a7 	bl	8001074 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000f26:	f000 f907 	bl	8001138 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f2a:	f000 fabb 	bl	80014a4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000f2e:	f000 f933 	bl	8001198 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 8000f32:	f000 f995 	bl	8001260 <MX_DFSDM1_Init>
  MX_OCTOSPI1_Init();
 8000f36:	f000 fa0b 	bl	8001350 <MX_OCTOSPI1_Init>
  MX_USART1_UART_Init();
 8000f3a:	f000 fa5f 	bl	80013fc <MX_USART1_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 8000f3e:	f000 faa9 	bl	8001494 <MX_USB_OTG_FS_USB_Init>
  MX_I2C2_Init();
 8000f42:	f000 f9c5 	bl	80012d0 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  //BSP_TSENSOR_Init();
  //BSP_HSENSOR_Init(); //HTS221
  //BSP_MAGNETO_Init(); //LIS3MDL
  BSP_ACCELERO_Init(); //LSM6DSL
 8000f46:	f000 fdef 	bl	8001b28 <BSP_ACCELERO_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		int16_t acc[3];
		BSP_ACCELERO_AccGetXYZ(acc);
 8000f4a:	463b      	mov	r3, r7
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f000 fe29 	bl	8001ba4 <BSP_ACCELERO_AccGetXYZ>
		printf("accelerometer -> x: %d, y: %d, z: %d\n", acc[0], acc[1], acc[2]);
 8000f52:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000f56:	4619      	mov	r1, r3
 8000f58:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f62:	483d      	ldr	r0, [pc, #244]	@ (8001058 <main+0x140>)
 8000f64:	f007 fddc 	bl	8008b20 <iprintf>

		//Measure the voltage ref+ since need for temp and voltage
		change_channel(0);
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f000 fc37 	bl	80017dc <change_channel>
		HAL_ADC_Start(&hadc1);
 8000f6e:	483b      	ldr	r0, [pc, #236]	@ (800105c <main+0x144>)
 8000f70:	f001 fea0 	bl	8002cb4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY); //Delay to ensure end of operation
 8000f74:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f78:	4838      	ldr	r0, [pc, #224]	@ (800105c <main+0x144>)
 8000f7a:	f001 ff31 	bl	8002de0 <HAL_ADC_PollForConversion>
		ADC_value = (float)HAL_ADC_GetValue(&hadc1);
 8000f7e:	4837      	ldr	r0, [pc, #220]	@ (800105c <main+0x144>)
 8000f80:	f001 ffbd 	bl	8002efe <HAL_ADC_GetValue>
 8000f84:	ee07 0a90 	vmov	s15, r0
 8000f88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f8c:	edc7 7a05 	vstr	s15, [r7, #20]
		HAL_ADC_Stop(&hadc1);
 8000f90:	4832      	ldr	r0, [pc, #200]	@ (800105c <main+0x144>)
 8000f92:	f001 fef2 	bl	8002d7a <HAL_ADC_Stop>
		vref_plus = 3.0f * (float)(*V_REFINT)/ADC_value;
 8000f96:	4b32      	ldr	r3, [pc, #200]	@ (8001060 <main+0x148>)
 8000f98:	881b      	ldrh	r3, [r3, #0]
 8000f9a:	ee07 3a90 	vmov	s15, r3
 8000f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fa2:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8000fa6:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000faa:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fb2:	edc7 7a04 	vstr	s15, [r7, #16]

		change_channel(1);
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f000 fc10 	bl	80017dc <change_channel>
		HAL_ADC_Start(&hadc1);
 8000fbc:	4827      	ldr	r0, [pc, #156]	@ (800105c <main+0x144>)
 8000fbe:	f001 fe79 	bl	8002cb4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY); //Delay to ensure end of operation
 8000fc2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000fc6:	4825      	ldr	r0, [pc, #148]	@ (800105c <main+0x144>)
 8000fc8:	f001 ff0a 	bl	8002de0 <HAL_ADC_PollForConversion>
		V_temp = (float)HAL_ADC_GetValue(&hadc1);
 8000fcc:	4823      	ldr	r0, [pc, #140]	@ (800105c <main+0x144>)
 8000fce:	f001 ff96 	bl	8002efe <HAL_ADC_GetValue>
 8000fd2:	ee07 0a90 	vmov	s15, r0
 8000fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fda:	edc7 7a03 	vstr	s15, [r7, #12]
		HAL_ADC_Stop(&hadc1);
 8000fde:	481f      	ldr	r0, [pc, #124]	@ (800105c <main+0x144>)
 8000fe0:	f001 fecb 	bl	8002d7a <HAL_ADC_Stop>
		temp = (((TS_CAL2_TEMP - TS_CAL1_TEMP)/((float)(*TS_CAL2) - (float)(*TS_CAL1))) * ((V_temp * vref_plus/3.0f)-(float)(*TS_CAL1))) + TS_CAL1_TEMP;
 8000fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8001064 <main+0x14c>)
 8000fe6:	881b      	ldrh	r3, [r3, #0]
 8000fe8:	ee07 3a90 	vmov	s15, r3
 8000fec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ff0:	4b1d      	ldr	r3, [pc, #116]	@ (8001068 <main+0x150>)
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	ee07 3a90 	vmov	s15, r3
 8000ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ffc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001000:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 800106c <main+0x154>
 8001004:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001008:	edd7 6a03 	vldr	s13, [r7, #12]
 800100c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001010:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001014:	eeb0 6a08 	vmov.f32	s12, #8	@ 0x40400000  3.0
 8001018:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <main+0x150>)
 800101e:	881b      	ldrh	r3, [r3, #0]
 8001020:	ee07 3a90 	vmov	s15, r3
 8001024:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001028:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800102c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001030:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001034:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001038:	edc7 7a02 	vstr	s15, [r7, #8]
		printf("Temp value: %f C \n", temp);
 800103c:	68b8      	ldr	r0, [r7, #8]
 800103e:	f7ff fa9b 	bl	8000578 <__aeabi_f2d>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	480a      	ldr	r0, [pc, #40]	@ (8001070 <main+0x158>)
 8001048:	f007 fd6a 	bl	8008b20 <iprintf>

		HAL_Delay(1000);
 800104c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001050:	f001 fa9e 	bl	8002590 <HAL_Delay>
  {
 8001054:	bf00      	nop
 8001056:	e778      	b.n	8000f4a <main+0x32>
 8001058:	0800aa28 	.word	0x0800aa28
 800105c:	20000224 	.word	0x20000224
 8001060:	1fff75aa 	.word	0x1fff75aa
 8001064:	1fff75ca 	.word	0x1fff75ca
 8001068:	1fff75a8 	.word	0x1fff75a8
 800106c:	42c80000 	.word	0x42c80000
 8001070:	0800aa50 	.word	0x0800aa50

08001074 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b096      	sub	sp, #88	@ 0x58
 8001078:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	2244      	movs	r2, #68	@ 0x44
 8001080:	2100      	movs	r1, #0
 8001082:	4618      	mov	r0, r3
 8001084:	f007 fd5e 	bl	8008b44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001088:	463b      	mov	r3, r7
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]
 8001094:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001096:	2000      	movs	r0, #0
 8001098:	f004 fd16 	bl	8005ac8 <HAL_PWREx_ControlVoltageScaling>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80010a2:	f000 fbeb 	bl	800187c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010a6:	f004 fcdf 	bl	8005a68 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010aa:	4b22      	ldr	r3, [pc, #136]	@ (8001134 <SystemClock_Config+0xc0>)
 80010ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010b0:	4a20      	ldr	r2, [pc, #128]	@ (8001134 <SystemClock_Config+0xc0>)
 80010b2:	f023 0318 	bic.w	r3, r3, #24
 80010b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80010ba:	2314      	movs	r3, #20
 80010bc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010be:	2301      	movs	r3, #1
 80010c0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010c2:	2301      	movs	r3, #1
 80010c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010ca:	2360      	movs	r3, #96	@ 0x60
 80010cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ce:	2302      	movs	r3, #2
 80010d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010d2:	2301      	movs	r3, #1
 80010d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010d6:	2301      	movs	r3, #1
 80010d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80010da:	233c      	movs	r3, #60	@ 0x3c
 80010dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010de:	2302      	movs	r3, #2
 80010e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010e2:	2302      	movs	r3, #2
 80010e4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010e6:	2302      	movs	r3, #2
 80010e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ea:	f107 0314 	add.w	r3, r7, #20
 80010ee:	4618      	mov	r0, r3
 80010f0:	f004 fd8e 	bl	8005c10 <HAL_RCC_OscConfig>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80010fa:	f000 fbbf 	bl	800187c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010fe:	230f      	movs	r3, #15
 8001100:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001102:	2303      	movs	r3, #3
 8001104:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001112:	463b      	mov	r3, r7
 8001114:	2105      	movs	r1, #5
 8001116:	4618      	mov	r0, r3
 8001118:	f005 f994 	bl	8006444 <HAL_RCC_ClockConfig>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001122:	f000 fbab 	bl	800187c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001126:	f005 ff7b 	bl	8007020 <HAL_RCCEx_EnableMSIPLLMode>
}
 800112a:	bf00      	nop
 800112c:	3758      	adds	r7, #88	@ 0x58
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000

08001138 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b0a6      	sub	sp, #152	@ 0x98
 800113c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	2294      	movs	r2, #148	@ 0x94
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f007 fcfd 	bl	8008b44 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 800114a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800114e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001150:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001154:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001158:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800115c:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800115e:	2301      	movs	r3, #1
 8001160:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001162:	2301      	movs	r3, #1
 8001164:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001166:	2318      	movs	r3, #24
 8001168:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800116a:	2302      	movs	r3, #2
 800116c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800116e:	2302      	movs	r3, #2
 8001170:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001172:	2302      	movs	r3, #2
 8001174:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001176:	f04f 7388 	mov.w	r3, #17825792	@ 0x1100000
 800117a:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800117c:	1d3b      	adds	r3, r7, #4
 800117e:	4618      	mov	r0, r3
 8001180:	f005 fc1e 	bl	80069c0 <HAL_RCCEx_PeriphCLKConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800118a:	f000 fb77 	bl	800187c <Error_Handler>
  }
}
 800118e:	bf00      	nop
 8001190:	3798      	adds	r7, #152	@ 0x98
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef Config = {0};
 800119e:	463b      	mov	r3, r7
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]
 80011ac:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011ae:	4b29      	ldr	r3, [pc, #164]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011b0:	4a29      	ldr	r2, [pc, #164]	@ (8001258 <MX_ADC1_Init+0xc0>)
 80011b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011b4:	4b27      	ldr	r3, [pc, #156]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011ba:	4b26      	ldr	r3, [pc, #152]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011c0:	4b24      	ldr	r3, [pc, #144]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011c6:	4b23      	ldr	r3, [pc, #140]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011cc:	4b21      	ldr	r3, [pc, #132]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011ce:	2204      	movs	r2, #4
 80011d0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011d2:	4b20      	ldr	r3, [pc, #128]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011da:	2200      	movs	r2, #0
 80011dc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80011de:	4b1d      	ldr	r3, [pc, #116]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011ec:	4b19      	ldr	r3, [pc, #100]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011f2:	4b18      	ldr	r3, [pc, #96]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011f8:	4b16      	ldr	r3, [pc, #88]	@ (8001254 <MX_ADC1_Init+0xbc>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001200:	4b14      	ldr	r3, [pc, #80]	@ (8001254 <MX_ADC1_Init+0xbc>)
 8001202:	2200      	movs	r2, #0
 8001204:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001206:	4b13      	ldr	r3, [pc, #76]	@ (8001254 <MX_ADC1_Init+0xbc>)
 8001208:	2200      	movs	r2, #0
 800120a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800120e:	4811      	ldr	r0, [pc, #68]	@ (8001254 <MX_ADC1_Init+0xbc>)
 8001210:	f001 fc0a 	bl	8002a28 <HAL_ADC_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800121a:	f000 fb2f 	bl	800187c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  Config.Channel = ADC_CHANNEL_TEMPSENSOR;
 800121e:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <MX_ADC1_Init+0xc4>)
 8001220:	603b      	str	r3, [r7, #0]
  Config.Rank = ADC_REGULAR_RANK_1;
 8001222:	2306      	movs	r3, #6
 8001224:	607b      	str	r3, [r7, #4]
  Config.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
  Config.SingleDiff = ADC_SINGLE_ENDED;
 800122a:	237f      	movs	r3, #127	@ 0x7f
 800122c:	60fb      	str	r3, [r7, #12]
  Config.OffsetNumber = ADC_OFFSET_NONE;
 800122e:	2304      	movs	r3, #4
 8001230:	613b      	str	r3, [r7, #16]
  Config.Offset = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &Config) != HAL_OK)
 8001236:	463b      	mov	r3, r7
 8001238:	4619      	mov	r1, r3
 800123a:	4806      	ldr	r0, [pc, #24]	@ (8001254 <MX_ADC1_Init+0xbc>)
 800123c:	f001 fe6c 	bl	8002f18 <HAL_ADC_ConfigChannel>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001246:	f000 fb19 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	3718      	adds	r7, #24
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000224 	.word	0x20000224
 8001258:	50040000 	.word	0x50040000
 800125c:	c7520000 	.word	0xc7520000

08001260 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8001264:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 8001266:	4a19      	ldr	r2, [pc, #100]	@ (80012cc <MX_DFSDM1_Init+0x6c>)
 8001268:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 800126a:	4b17      	ldr	r3, [pc, #92]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 800126c:	2201      	movs	r2, #1
 800126e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001270:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 8001276:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 8001278:	2202      	movs	r2, #2
 800127a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 800127e:	2200      	movs	r2, #0
 8001280:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001282:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 8001284:	2200      	movs	r2, #0
 8001286:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8001288:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 800128a:	2200      	movs	r2, #0
 800128c:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800128e:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 8001290:	2200      	movs	r2, #0
 8001292:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001294:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 8001296:	2204      	movs	r2, #4
 8001298:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800129a:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 800129c:	2200      	movs	r2, #0
 800129e:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80012a0:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80012a6:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80012ac:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80012b2:	4805      	ldr	r0, [pc, #20]	@ (80012c8 <MX_DFSDM1_Init+0x68>)
 80012b4:	f002 fce0 	bl	8003c78 <HAL_DFSDM_ChannelInit>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 80012be:	f000 fadd 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	2000028c 	.word	0x2000028c
 80012cc:	40016040 	.word	0x40016040

080012d0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80012d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001344 <MX_I2C2_Init+0x74>)
 80012d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001348 <MX_I2C2_Init+0x78>)
 80012d8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 80012da:	4b1a      	ldr	r3, [pc, #104]	@ (8001344 <MX_I2C2_Init+0x74>)
 80012dc:	4a1b      	ldr	r2, [pc, #108]	@ (800134c <MX_I2C2_Init+0x7c>)
 80012de:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80012e0:	4b18      	ldr	r3, [pc, #96]	@ (8001344 <MX_I2C2_Init+0x74>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e6:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <MX_I2C2_Init+0x74>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012ec:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <MX_I2C2_Init+0x74>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80012f2:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <MX_I2C2_Init+0x74>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012f8:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <MX_I2C2_Init+0x74>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012fe:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <MX_I2C2_Init+0x74>)
 8001300:	2200      	movs	r2, #0
 8001302:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <MX_I2C2_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800130a:	480e      	ldr	r0, [pc, #56]	@ (8001344 <MX_I2C2_Init+0x74>)
 800130c:	f003 f87f 	bl	800440e <HAL_I2C_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001316:	f000 fab1 	bl	800187c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800131a:	2100      	movs	r1, #0
 800131c:	4809      	ldr	r0, [pc, #36]	@ (8001344 <MX_I2C2_Init+0x74>)
 800131e:	f003 fe31 	bl	8004f84 <HAL_I2CEx_ConfigAnalogFilter>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001328:	f000 faa8 	bl	800187c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800132c:	2100      	movs	r1, #0
 800132e:	4805      	ldr	r0, [pc, #20]	@ (8001344 <MX_I2C2_Init+0x74>)
 8001330:	f003 fe73 	bl	800501a <HAL_I2CEx_ConfigDigitalFilter>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800133a:	f000 fa9f 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200002c4 	.word	0x200002c4
 8001348:	40005800 	.word	0x40005800
 800134c:	30a175ab 	.word	0x30a175ab

08001350 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001364:	4b23      	ldr	r3, [pc, #140]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 8001366:	4a24      	ldr	r2, [pc, #144]	@ (80013f8 <MX_OCTOSPI1_Init+0xa8>)
 8001368:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800136a:	4b22      	ldr	r3, [pc, #136]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 800136c:	2201      	movs	r2, #1
 800136e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001370:	4b20      	ldr	r3, [pc, #128]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 8001376:	4b1f      	ldr	r3, [pc, #124]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 8001378:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800137c:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 800137e:	4b1d      	ldr	r3, [pc, #116]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 8001380:	2220      	movs	r2, #32
 8001382:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001384:	4b1b      	ldr	r3, [pc, #108]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 8001386:	2201      	movs	r2, #1
 8001388:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 800138a:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 800138c:	2200      	movs	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001390:	4b18      	ldr	r3, [pc, #96]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 8001392:	2200      	movs	r2, #0
 8001394:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001396:	4b17      	ldr	r3, [pc, #92]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 8001398:	2201      	movs	r2, #1
 800139a:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800139c:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 800139e:	2200      	movs	r2, #0
 80013a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80013a2:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 80013a8:	4b12      	ldr	r3, [pc, #72]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80013ae:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 80013b0:	2208      	movs	r2, #8
 80013b2:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80013b4:	480f      	ldr	r0, [pc, #60]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 80013b6:	f003 fe7d 	bl	80050b4 <HAL_OSPI_Init>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 80013c0:	f000 fa5c 	bl	800187c <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 80013c4:	2301      	movs	r3, #1
 80013c6:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 80013cc:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80013d0:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013d8:	4619      	mov	r1, r3
 80013da:	4806      	ldr	r0, [pc, #24]	@ (80013f4 <MX_OCTOSPI1_Init+0xa4>)
 80013dc:	f003 ff24 	bl	8005228 <HAL_OSPIM_Config>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 80013e6:	f000 fa49 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	3718      	adds	r7, #24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000318 	.word	0x20000318
 80013f8:	a0001000 	.word	0xa0001000

080013fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001400:	4b22      	ldr	r3, [pc, #136]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001402:	4a23      	ldr	r2, [pc, #140]	@ (8001490 <MX_USART1_UART_Init+0x94>)
 8001404:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001406:	4b21      	ldr	r3, [pc, #132]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001408:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800140c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800140e:	4b1f      	ldr	r3, [pc, #124]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001410:	2200      	movs	r2, #0
 8001412:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001414:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001416:	2200      	movs	r2, #0
 8001418:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800141a:	4b1c      	ldr	r3, [pc, #112]	@ (800148c <MX_USART1_UART_Init+0x90>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001420:	4b1a      	ldr	r3, [pc, #104]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001422:	220c      	movs	r2, #12
 8001424:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001426:	4b19      	ldr	r3, [pc, #100]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800142c:	4b17      	ldr	r3, [pc, #92]	@ (800148c <MX_USART1_UART_Init+0x90>)
 800142e:	2200      	movs	r2, #0
 8001430:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001432:	4b16      	ldr	r3, [pc, #88]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001434:	2200      	movs	r2, #0
 8001436:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001438:	4b14      	ldr	r3, [pc, #80]	@ (800148c <MX_USART1_UART_Init+0x90>)
 800143a:	2200      	movs	r2, #0
 800143c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800143e:	4b13      	ldr	r3, [pc, #76]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001440:	2200      	movs	r2, #0
 8001442:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001444:	4811      	ldr	r0, [pc, #68]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001446:	f005 ffe3 	bl	8007410 <HAL_UART_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001450:	f000 fa14 	bl	800187c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001454:	2100      	movs	r1, #0
 8001456:	480d      	ldr	r0, [pc, #52]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001458:	f006 fd7e 	bl	8007f58 <HAL_UARTEx_SetTxFifoThreshold>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001462:	f000 fa0b 	bl	800187c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001466:	2100      	movs	r1, #0
 8001468:	4808      	ldr	r0, [pc, #32]	@ (800148c <MX_USART1_UART_Init+0x90>)
 800146a:	f006 fdb3 	bl	8007fd4 <HAL_UARTEx_SetRxFifoThreshold>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001474:	f000 fa02 	bl	800187c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001478:	4804      	ldr	r0, [pc, #16]	@ (800148c <MX_USART1_UART_Init+0x90>)
 800147a:	f006 fd34 	bl	8007ee6 <HAL_UARTEx_DisableFifoMode>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001484:	f000 f9fa 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000368 	.word	0x20000368
 8001490:	40013800 	.word	0x40013800

08001494 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
	...

080014a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08c      	sub	sp, #48	@ 0x30
 80014a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014aa:	f107 031c 	add.w	r3, r7, #28
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
 80014b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ba:	4bba      	ldr	r3, [pc, #744]	@ (80017a4 <MX_GPIO_Init+0x300>)
 80014bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014be:	4ab9      	ldr	r2, [pc, #740]	@ (80017a4 <MX_GPIO_Init+0x300>)
 80014c0:	f043 0310 	orr.w	r3, r3, #16
 80014c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014c6:	4bb7      	ldr	r3, [pc, #732]	@ (80017a4 <MX_GPIO_Init+0x300>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ca:	f003 0310 	and.w	r3, r3, #16
 80014ce:	61bb      	str	r3, [r7, #24]
 80014d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d2:	4bb4      	ldr	r3, [pc, #720]	@ (80017a4 <MX_GPIO_Init+0x300>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d6:	4ab3      	ldr	r2, [pc, #716]	@ (80017a4 <MX_GPIO_Init+0x300>)
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014de:	4bb1      	ldr	r3, [pc, #708]	@ (80017a4 <MX_GPIO_Init+0x300>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e2:	f003 0304 	and.w	r3, r3, #4
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ea:	4bae      	ldr	r3, [pc, #696]	@ (80017a4 <MX_GPIO_Init+0x300>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ee:	4aad      	ldr	r2, [pc, #692]	@ (80017a4 <MX_GPIO_Init+0x300>)
 80014f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f6:	4bab      	ldr	r3, [pc, #684]	@ (80017a4 <MX_GPIO_Init+0x300>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	4ba8      	ldr	r3, [pc, #672]	@ (80017a4 <MX_GPIO_Init+0x300>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001506:	4aa7      	ldr	r2, [pc, #668]	@ (80017a4 <MX_GPIO_Init+0x300>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800150e:	4ba5      	ldr	r3, [pc, #660]	@ (80017a4 <MX_GPIO_Init+0x300>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	4ba2      	ldr	r3, [pc, #648]	@ (80017a4 <MX_GPIO_Init+0x300>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151e:	4aa1      	ldr	r2, [pc, #644]	@ (80017a4 <MX_GPIO_Init+0x300>)
 8001520:	f043 0302 	orr.w	r3, r3, #2
 8001524:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001526:	4b9f      	ldr	r3, [pc, #636]	@ (80017a4 <MX_GPIO_Init+0x300>)
 8001528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	60bb      	str	r3, [r7, #8]
 8001530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001532:	4b9c      	ldr	r3, [pc, #624]	@ (80017a4 <MX_GPIO_Init+0x300>)
 8001534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001536:	4a9b      	ldr	r2, [pc, #620]	@ (80017a4 <MX_GPIO_Init+0x300>)
 8001538:	f043 0308 	orr.w	r3, r3, #8
 800153c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800153e:	4b99      	ldr	r3, [pc, #612]	@ (80017a4 <MX_GPIO_Init+0x300>)
 8001540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	607b      	str	r3, [r7, #4]
 8001548:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 800154a:	2200      	movs	r2, #0
 800154c:	f240 1105 	movw	r1, #261	@ 0x105
 8001550:	4895      	ldr	r0, [pc, #596]	@ (80017a8 <MX_GPIO_Init+0x304>)
 8001552:	f002 ff21 	bl	8004398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8001556:	2200      	movs	r2, #0
 8001558:	f248 111c 	movw	r1, #33052	@ 0x811c
 800155c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001560:	f002 ff1a 	bl	8004398 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|greenLed_Pin
 8001564:	2200      	movs	r2, #0
 8001566:	f24f 0134 	movw	r1, #61492	@ 0xf034
 800156a:	4890      	ldr	r0, [pc, #576]	@ (80017ac <MX_GPIO_Init+0x308>)
 800156c:	f002 ff14 	bl	8004398 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	f242 0183 	movw	r1, #8323	@ 0x2083
 8001576:	488e      	ldr	r0, [pc, #568]	@ (80017b0 <MX_GPIO_Init+0x30c>)
 8001578:	f002 ff0e 	bl	8004398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 800157c:	2200      	movs	r2, #0
 800157e:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8001582:	488c      	ldr	r0, [pc, #560]	@ (80017b4 <MX_GPIO_Init+0x310>)
 8001584:	f002 ff08 	bl	8004398 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001588:	f240 1305 	movw	r3, #261	@ 0x105
 800158c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158e:	2301      	movs	r3, #1
 8001590:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001596:	2300      	movs	r3, #0
 8001598:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800159a:	f107 031c 	add.w	r3, r7, #28
 800159e:	4619      	mov	r1, r3
 80015a0:	4881      	ldr	r0, [pc, #516]	@ (80017a8 <MX_GPIO_Init+0x304>)
 80015a2:	f002 fc75 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 80015a6:	237a      	movs	r3, #122	@ 0x7a
 80015a8:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015b4:	f107 031c 	add.w	r3, r7, #28
 80015b8:	4619      	mov	r1, r3
 80015ba:	487b      	ldr	r0, [pc, #492]	@ (80017a8 <MX_GPIO_Init+0x304>)
 80015bc:	f002 fc68 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : blue_button_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = blue_button_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80015c0:	f44f 5306 	mov.w	r3, #8576	@ 0x2180
 80015c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015c6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015d0:	f107 031c 	add.w	r3, r7, #28
 80015d4:	4619      	mov	r1, r3
 80015d6:	4877      	ldr	r0, [pc, #476]	@ (80017b4 <MX_GPIO_Init+0x310>)
 80015d8:	f002 fc5a 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80015dc:	2303      	movs	r3, #3
 80015de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e0:	2302      	movs	r3, #2
 80015e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e8:	2303      	movs	r3, #3
 80015ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80015ec:	2308      	movs	r3, #8
 80015ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f0:	f107 031c 	add.w	r3, r7, #28
 80015f4:	4619      	mov	r1, r3
 80015f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015fa:	f002 fc49 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 80015fe:	f248 131c 	movw	r3, #33052	@ 0x811c
 8001602:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001604:	2301      	movs	r3, #1
 8001606:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160c:	2300      	movs	r3, #0
 800160e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001610:	f107 031c 	add.w	r3, r7, #28
 8001614:	4619      	mov	r1, r3
 8001616:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800161a:	f002 fc39 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800161e:	23e0      	movs	r3, #224	@ 0xe0
 8001620:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162a:	2303      	movs	r3, #3
 800162c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800162e:	2305      	movs	r3, #5
 8001630:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001632:	f107 031c 	add.w	r3, r7, #28
 8001636:	4619      	mov	r1, r3
 8001638:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800163c:	f002 fc28 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001640:	2301      	movs	r3, #1
 8001642:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001644:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001648:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800164e:	f107 031c 	add.w	r3, r7, #28
 8001652:	4619      	mov	r1, r3
 8001654:	4855      	ldr	r0, [pc, #340]	@ (80017ac <MX_GPIO_Init+0x308>)
 8001656:	f002 fc1b 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800165a:	2302      	movs	r3, #2
 800165c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165e:	2302      	movs	r3, #2
 8001660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001666:	2300      	movs	r3, #0
 8001668:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800166a:	2302      	movs	r3, #2
 800166c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800166e:	f107 031c 	add.w	r3, r7, #28
 8001672:	4619      	mov	r1, r3
 8001674:	484d      	ldr	r0, [pc, #308]	@ (80017ac <MX_GPIO_Init+0x308>)
 8001676:	f002 fc0b 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin greenLed_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|greenLed_Pin
 800167a:	f24f 0334 	movw	r3, #61492	@ 0xf034
 800167e:	61fb      	str	r3, [r7, #28]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001680:	2301      	movs	r3, #1
 8001682:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	2300      	movs	r3, #0
 800168a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800168c:	f107 031c 	add.w	r3, r7, #28
 8001690:	4619      	mov	r1, r3
 8001692:	4846      	ldr	r0, [pc, #280]	@ (80017ac <MX_GPIO_Init+0x308>)
 8001694:	f002 fbfc 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001698:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800169c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169e:	2302      	movs	r3, #2
 80016a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a6:	2303      	movs	r3, #3
 80016a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016aa:	2307      	movs	r3, #7
 80016ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016ae:	f107 031c 	add.w	r3, r7, #28
 80016b2:	4619      	mov	r1, r3
 80016b4:	483e      	ldr	r0, [pc, #248]	@ (80017b0 <MX_GPIO_Init+0x30c>)
 80016b6:	f002 fbeb 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 80016ba:	f64d 4304 	movw	r3, #56324	@ 0xdc04
 80016be:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016c0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016ca:	f107 031c 	add.w	r3, r7, #28
 80016ce:	4619      	mov	r1, r3
 80016d0:	4837      	ldr	r0, [pc, #220]	@ (80017b0 <MX_GPIO_Init+0x30c>)
 80016d2:	f002 fbdd 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 80016d6:	f242 0383 	movw	r3, #8323	@ 0x2083
 80016da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016dc:	2301      	movs	r3, #1
 80016de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e4:	2300      	movs	r3, #0
 80016e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e8:	f107 031c 	add.w	r3, r7, #28
 80016ec:	4619      	mov	r1, r3
 80016ee:	4830      	ldr	r0, [pc, #192]	@ (80017b0 <MX_GPIO_Init+0x30c>)
 80016f0:	f002 fbce 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80016f4:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80016f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	2301      	movs	r3, #1
 80016fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2300      	movs	r3, #0
 8001704:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001706:	f107 031c 	add.w	r3, r7, #28
 800170a:	4619      	mov	r1, r3
 800170c:	4829      	ldr	r0, [pc, #164]	@ (80017b4 <MX_GPIO_Init+0x310>)
 800170e:	f002 fbbf 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001712:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001718:	2302      	movs	r3, #2
 800171a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001720:	2303      	movs	r3, #3
 8001722:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001724:	230a      	movs	r3, #10
 8001726:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001728:	f107 031c 	add.w	r3, r7, #28
 800172c:	4619      	mov	r1, r3
 800172e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001732:	f002 fbad 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_SPI3_SCK_Pin INTERNAL_SPI3_MISO_Pin INTERNAL_SPI3_MOSI_Pin */
  GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001736:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800173a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173c:	2302      	movs	r3, #2
 800173e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001744:	2303      	movs	r3, #3
 8001746:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001748:	2306      	movs	r3, #6
 800174a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800174c:	f107 031c 	add.w	r3, r7, #28
 8001750:	4619      	mov	r1, r3
 8001752:	4818      	ldr	r0, [pc, #96]	@ (80017b4 <MX_GPIO_Init+0x310>)
 8001754:	f002 fb9c 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001758:	2378      	movs	r3, #120	@ 0x78
 800175a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175c:	2302      	movs	r3, #2
 800175e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001764:	2303      	movs	r3, #3
 8001766:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001768:	2307      	movs	r3, #7
 800176a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800176c:	f107 031c 	add.w	r3, r7, #28
 8001770:	4619      	mov	r1, r3
 8001772:	480f      	ldr	r0, [pc, #60]	@ (80017b0 <MX_GPIO_Init+0x30c>)
 8001774:	f002 fb8c 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001778:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800177c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800177e:	2312      	movs	r3, #18
 8001780:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001782:	2301      	movs	r3, #1
 8001784:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800178a:	2304      	movs	r3, #4
 800178c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178e:	f107 031c 	add.w	r3, r7, #28
 8001792:	4619      	mov	r1, r3
 8001794:	4805      	ldr	r0, [pc, #20]	@ (80017ac <MX_GPIO_Init+0x308>)
 8001796:	f002 fb7b 	bl	8003e90 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800179a:	2200      	movs	r2, #0
 800179c:	2100      	movs	r1, #0
 800179e:	2017      	movs	r0, #23
 80017a0:	e00a      	b.n	80017b8 <MX_GPIO_Init+0x314>
 80017a2:	bf00      	nop
 80017a4:	40021000 	.word	0x40021000
 80017a8:	48001000 	.word	0x48001000
 80017ac:	48000400 	.word	0x48000400
 80017b0:	48000c00 	.word	0x48000c00
 80017b4:	48000800 	.word	0x48000800
 80017b8:	f002 fa27 	bl	8003c0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017bc:	2017      	movs	r0, #23
 80017be:	f002 fa40 	bl	8003c42 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017c2:	2200      	movs	r2, #0
 80017c4:	2100      	movs	r1, #0
 80017c6:	2028      	movs	r0, #40	@ 0x28
 80017c8:	f002 fa1f 	bl	8003c0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017cc:	2028      	movs	r0, #40	@ 0x28
 80017ce:	f002 fa38 	bl	8003c42 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017d2:	bf00      	nop
 80017d4:	3730      	adds	r7, #48	@ 0x30
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop

080017dc <change_channel>:

/* USER CODE BEGIN 4 */
void change_channel (int i) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef Config = {0};
 80017e4:	f107 0308 	add.w	r3, r7, #8
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
 80017f2:	611a      	str	r2, [r3, #16]
 80017f4:	615a      	str	r2, [r3, #20]

	if (i){
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d002      	beq.n	8001802 <change_channel+0x26>
		Config.Channel = ADC_CHANNEL_TEMPSENSOR;
 80017fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <change_channel+0x5c>)
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	e001      	b.n	8001806 <change_channel+0x2a>
	}
	else{
		Config.Channel = ADC_CHANNEL_VREFINT;
 8001802:	4b0e      	ldr	r3, [pc, #56]	@ (800183c <change_channel+0x60>)
 8001804:	60bb      	str	r3, [r7, #8]
	}

	Config.Rank = ADC_REGULAR_RANK_1,
 8001806:	2306      	movs	r3, #6
 8001808:	60fb      	str	r3, [r7, #12]
	Config.SamplingTime = ADC_SAMPLETIME_640CYCLES_5,
 800180a:	2307      	movs	r3, #7
 800180c:	613b      	str	r3, [r7, #16]
	Config.SingleDiff = ADC_SINGLE_ENDED,
 800180e:	237f      	movs	r3, #127	@ 0x7f
 8001810:	617b      	str	r3, [r7, #20]
	Config.OffsetNumber = ADC_OFFSET_NONE,
 8001812:	2304      	movs	r3, #4
 8001814:	61bb      	str	r3, [r7, #24]
	Config.Offset = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	61fb      	str	r3, [r7, #28]


	if (HAL_ADC_ConfigChannel(&hadc1, &Config) != HAL_OK){
 800181a:	f107 0308 	add.w	r3, r7, #8
 800181e:	4619      	mov	r1, r3
 8001820:	4807      	ldr	r0, [pc, #28]	@ (8001840 <change_channel+0x64>)
 8001822:	f001 fb79 	bl	8002f18 <HAL_ADC_ConfigChannel>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <change_channel+0x54>
		Error_Handler();
 800182c:	f000 f826 	bl	800187c <Error_Handler>
	}
}
 8001830:	bf00      	nop
 8001832:	3720      	adds	r7, #32
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	c7520000 	.word	0xc7520000
 800183c:	80000001 	.word	0x80000001
 8001840:	20000224 	.word	0x20000224

08001844 <_write>:

int _write(int file, char *ptr, int len)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
    // Send each character via ITM
    for (int i = 0; i < len; i++)
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]
 8001854:	e009      	b.n	800186a <_write+0x26>
    {
        ITM_SendChar(*ptr++);
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	1c5a      	adds	r2, r3, #1
 800185a:	60ba      	str	r2, [r7, #8]
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff fb32 	bl	8000ec8 <ITM_SendChar>
    for (int i = 0; i < len; i++)
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	3301      	adds	r3, #1
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	697a      	ldr	r2, [r7, #20]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	429a      	cmp	r2, r3
 8001870:	dbf1      	blt.n	8001856 <_write+0x12>
    }
    return len;
 8001872:	687b      	ldr	r3, [r7, #4]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001880:	b672      	cpsid	i
}
 8001882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001884:	bf00      	nop
 8001886:	e7fd      	b.n	8001884 <Error_Handler+0x8>

08001888 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08a      	sub	sp, #40	@ 0x28
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001890:	4b27      	ldr	r3, [pc, #156]	@ (8001930 <I2Cx_MspInit+0xa8>)
 8001892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001894:	4a26      	ldr	r2, [pc, #152]	@ (8001930 <I2Cx_MspInit+0xa8>)
 8001896:	f043 0302 	orr.w	r3, r3, #2
 800189a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800189c:	4b24      	ldr	r3, [pc, #144]	@ (8001930 <I2Cx_MspInit+0xa8>)
 800189e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a0:	f003 0302 	and.w	r3, r3, #2
 80018a4:	613b      	str	r3, [r7, #16]
 80018a6:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80018a8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018ac:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80018ae:	2312      	movs	r3, #18
 80018b0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80018b2:	2301      	movs	r3, #1
 80018b4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b6:	2303      	movs	r3, #3
 80018b8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80018ba:	2304      	movs	r3, #4
 80018bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	4619      	mov	r1, r3
 80018c4:	481b      	ldr	r0, [pc, #108]	@ (8001934 <I2Cx_MspInit+0xac>)
 80018c6:	f002 fae3 	bl	8003e90 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80018ca:	f107 0314 	add.w	r3, r7, #20
 80018ce:	4619      	mov	r1, r3
 80018d0:	4818      	ldr	r0, [pc, #96]	@ (8001934 <I2Cx_MspInit+0xac>)
 80018d2:	f002 fadd 	bl	8003e90 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80018d6:	4b16      	ldr	r3, [pc, #88]	@ (8001930 <I2Cx_MspInit+0xa8>)
 80018d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018da:	4a15      	ldr	r2, [pc, #84]	@ (8001930 <I2Cx_MspInit+0xa8>)
 80018dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80018e2:	4b13      	ldr	r3, [pc, #76]	@ (8001930 <I2Cx_MspInit+0xa8>)
 80018e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80018ee:	4b10      	ldr	r3, [pc, #64]	@ (8001930 <I2Cx_MspInit+0xa8>)
 80018f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001930 <I2Cx_MspInit+0xa8>)
 80018f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018f8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80018fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001930 <I2Cx_MspInit+0xa8>)
 80018fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001930 <I2Cx_MspInit+0xa8>)
 8001900:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001904:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	210f      	movs	r1, #15
 800190a:	2021      	movs	r0, #33	@ 0x21
 800190c:	f002 f97d 	bl	8003c0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001910:	2021      	movs	r0, #33	@ 0x21
 8001912:	f002 f996 	bl	8003c42 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	210f      	movs	r1, #15
 800191a:	2022      	movs	r0, #34	@ 0x22
 800191c:	f002 f975 	bl	8003c0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001920:	2022      	movs	r0, #34	@ 0x22
 8001922:	f002 f98e 	bl	8003c42 <HAL_NVIC_EnableIRQ>
}
 8001926:	bf00      	nop
 8001928:	3728      	adds	r7, #40	@ 0x28
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000
 8001934:	48000400 	.word	0x48000400

08001938 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a12      	ldr	r2, [pc, #72]	@ (800198c <I2Cx_Init+0x54>)
 8001944:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a11      	ldr	r2, [pc, #68]	@ (8001990 <I2Cx_Init+0x58>)
 800194a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2201      	movs	r2, #1
 8001956:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff ff89 	bl	8001888 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f002 fd49 	bl	800440e <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 800197c:	2100      	movs	r1, #0
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f003 fb00 	bl	8004f84 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40005800 	.word	0x40005800
 8001990:	00702681 	.word	0x00702681

08001994 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	@ 0x28
 8001998:	af04      	add	r7, sp, #16
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	4608      	mov	r0, r1
 800199e:	4611      	mov	r1, r2
 80019a0:	461a      	mov	r2, r3
 80019a2:	4603      	mov	r3, r0
 80019a4:	72fb      	strb	r3, [r7, #11]
 80019a6:	460b      	mov	r3, r1
 80019a8:	813b      	strh	r3, [r7, #8]
 80019aa:	4613      	mov	r3, r2
 80019ac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80019ae:	2300      	movs	r3, #0
 80019b0:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80019b2:	7afb      	ldrb	r3, [r7, #11]
 80019b4:	b299      	uxth	r1, r3
 80019b6:	88f8      	ldrh	r0, [r7, #6]
 80019b8:	893a      	ldrh	r2, [r7, #8]
 80019ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019be:	9302      	str	r3, [sp, #8]
 80019c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80019c2:	9301      	str	r3, [sp, #4]
 80019c4:	6a3b      	ldr	r3, [r7, #32]
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	4603      	mov	r3, r0
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	f002 fefe 	bl	80047cc <HAL_I2C_Mem_Read>
 80019d0:	4603      	mov	r3, r0
 80019d2:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80019d4:	7dfb      	ldrb	r3, [r7, #23]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d004      	beq.n	80019e4 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80019da:	7afb      	ldrb	r3, [r7, #11]
 80019dc:	4619      	mov	r1, r3
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	f000 f832 	bl	8001a48 <I2Cx_Error>
  }
  return status;
 80019e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3718      	adds	r7, #24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b08a      	sub	sp, #40	@ 0x28
 80019f2:	af04      	add	r7, sp, #16
 80019f4:	60f8      	str	r0, [r7, #12]
 80019f6:	4608      	mov	r0, r1
 80019f8:	4611      	mov	r1, r2
 80019fa:	461a      	mov	r2, r3
 80019fc:	4603      	mov	r3, r0
 80019fe:	72fb      	strb	r3, [r7, #11]
 8001a00:	460b      	mov	r3, r1
 8001a02:	813b      	strh	r3, [r7, #8]
 8001a04:	4613      	mov	r3, r2
 8001a06:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001a0c:	7afb      	ldrb	r3, [r7, #11]
 8001a0e:	b299      	uxth	r1, r3
 8001a10:	88f8      	ldrh	r0, [r7, #6]
 8001a12:	893a      	ldrh	r2, [r7, #8]
 8001a14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a18:	9302      	str	r3, [sp, #8]
 8001a1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001a1c:	9301      	str	r3, [sp, #4]
 8001a1e:	6a3b      	ldr	r3, [r7, #32]
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	4603      	mov	r3, r0
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f002 fdbd 	bl	80045a4 <HAL_I2C_Mem_Write>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001a2e:	7dfb      	ldrb	r3, [r7, #23]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d004      	beq.n	8001a3e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001a34:	7afb      	ldrb	r3, [r7, #11]
 8001a36:	4619      	mov	r1, r3
 8001a38:	68f8      	ldr	r0, [r7, #12]
 8001a3a:	f000 f805 	bl	8001a48 <I2Cx_Error>
  }
  return status;
 8001a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f002 fd75 	bl	8004544 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7ff ff6c 	bl	8001938 <I2Cx_Init>
}
 8001a60:	bf00      	nop
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001a6c:	4802      	ldr	r0, [pc, #8]	@ (8001a78 <SENSOR_IO_Init+0x10>)
 8001a6e:	f7ff ff63 	bl	8001938 <I2Cx_Init>
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	200003fc 	.word	0x200003fc

08001a7c <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af02      	add	r7, sp, #8
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
 8001a86:	460b      	mov	r3, r1
 8001a88:	71bb      	strb	r3, [r7, #6]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001a8e:	79bb      	ldrb	r3, [r7, #6]
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	79f9      	ldrb	r1, [r7, #7]
 8001a94:	2301      	movs	r3, #1
 8001a96:	9301      	str	r3, [sp, #4]
 8001a98:	1d7b      	adds	r3, r7, #5
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	4803      	ldr	r0, [pc, #12]	@ (8001aac <SENSOR_IO_Write+0x30>)
 8001aa0:	f7ff ffa5 	bl	80019ee <I2Cx_WriteMultiple>
}
 8001aa4:	bf00      	nop
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	200003fc 	.word	0x200003fc

08001ab0 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af02      	add	r7, sp, #8
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	460a      	mov	r2, r1
 8001aba:	71fb      	strb	r3, [r7, #7]
 8001abc:	4613      	mov	r3, r2
 8001abe:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001ac4:	79bb      	ldrb	r3, [r7, #6]
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	79f9      	ldrb	r1, [r7, #7]
 8001aca:	2301      	movs	r3, #1
 8001acc:	9301      	str	r3, [sp, #4]
 8001ace:	f107 030f 	add.w	r3, r7, #15
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	4804      	ldr	r0, [pc, #16]	@ (8001ae8 <SENSOR_IO_Read+0x38>)
 8001ad8:	f7ff ff5c 	bl	8001994 <I2Cx_ReadMultiple>

  return read_value;
 8001adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200003fc 	.word	0x200003fc

08001aec <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af02      	add	r7, sp, #8
 8001af2:	603a      	str	r2, [r7, #0]
 8001af4:	461a      	mov	r2, r3
 8001af6:	4603      	mov	r3, r0
 8001af8:	71fb      	strb	r3, [r7, #7]
 8001afa:	460b      	mov	r3, r1
 8001afc:	71bb      	strb	r3, [r7, #6]
 8001afe:	4613      	mov	r3, r2
 8001b00:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001b02:	79bb      	ldrb	r3, [r7, #6]
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	79f9      	ldrb	r1, [r7, #7]
 8001b08:	88bb      	ldrh	r3, [r7, #4]
 8001b0a:	9301      	str	r3, [sp, #4]
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	9300      	str	r3, [sp, #0]
 8001b10:	2301      	movs	r3, #1
 8001b12:	4804      	ldr	r0, [pc, #16]	@ (8001b24 <SENSOR_IO_ReadMultiple+0x38>)
 8001b14:	f7ff ff3e 	bl	8001994 <I2Cx_ReadMultiple>
 8001b18:	4603      	mov	r3, r0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200003fc 	.word	0x200003fc

08001b28 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8001b32:	2300      	movs	r3, #0
 8001b34:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001b36:	4b19      	ldr	r3, [pc, #100]	@ (8001b9c <BSP_ACCELERO_Init+0x74>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	4798      	blx	r3
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b6a      	cmp	r3, #106	@ 0x6a
 8001b40:	d002      	beq.n	8001b48 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	73fb      	strb	r3, [r7, #15]
 8001b46:	e024      	b.n	8001b92 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001b48:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <BSP_ACCELERO_Init+0x78>)
 8001b4a:	4a14      	ldr	r2, [pc, #80]	@ (8001b9c <BSP_ACCELERO_Init+0x74>)
 8001b4c:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8001b4e:	2330      	movs	r3, #48	@ 0x30
 8001b50:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8001b56:	2300      	movs	r3, #0
 8001b58:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8001b5a:	2340      	movs	r3, #64	@ 0x40
 8001b5c:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8001b66:	797a      	ldrb	r2, [r7, #5]
 8001b68:	7abb      	ldrb	r3, [r7, #10]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8001b70:	7a3b      	ldrb	r3, [r7, #8]
 8001b72:	f043 0304 	orr.w	r3, r3, #4
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	021b      	lsls	r3, r3, #8
 8001b7a:	b21a      	sxth	r2, r3
 8001b7c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	b21b      	sxth	r3, r3
 8001b84:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001b86:	4b06      	ldr	r3, [pc, #24]	@ (8001ba0 <BSP_ACCELERO_Init+0x78>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	89ba      	ldrh	r2, [r7, #12]
 8001b8e:	4610      	mov	r0, r2
 8001b90:	4798      	blx	r3
  }  

  return ret;
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3710      	adds	r7, #16
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20000004 	.word	0x20000004
 8001ba0:	20000450 	.word	0x20000450

08001ba4 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8001bac:	4b08      	ldr	r3, [pc, #32]	@ (8001bd0 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d009      	beq.n	8001bc8 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d004      	beq.n	8001bc8 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8001bbe:	4b04      	ldr	r3, [pc, #16]	@ (8001bd0 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	4798      	blx	r3
    }
  }
}
 8001bc8:	bf00      	nop
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20000450 	.word	0x20000450

08001bd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bda:	4b0f      	ldr	r3, [pc, #60]	@ (8001c18 <HAL_MspInit+0x44>)
 8001bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bde:	4a0e      	ldr	r2, [pc, #56]	@ (8001c18 <HAL_MspInit+0x44>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001be6:	4b0c      	ldr	r3, [pc, #48]	@ (8001c18 <HAL_MspInit+0x44>)
 8001be8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bf2:	4b09      	ldr	r3, [pc, #36]	@ (8001c18 <HAL_MspInit+0x44>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf6:	4a08      	ldr	r2, [pc, #32]	@ (8001c18 <HAL_MspInit+0x44>)
 8001bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bfe:	4b06      	ldr	r3, [pc, #24]	@ (8001c18 <HAL_MspInit+0x44>)
 8001c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c06:	603b      	str	r3, [r7, #0]
 8001c08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40021000 	.word	0x40021000

08001c1c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08a      	sub	sp, #40	@ 0x28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a15      	ldr	r2, [pc, #84]	@ (8001c90 <HAL_ADC_MspInit+0x74>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d123      	bne.n	8001c86 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001c3e:	4b15      	ldr	r3, [pc, #84]	@ (8001c94 <HAL_ADC_MspInit+0x78>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c42:	4a14      	ldr	r2, [pc, #80]	@ (8001c94 <HAL_ADC_MspInit+0x78>)
 8001c44:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c4a:	4b12      	ldr	r3, [pc, #72]	@ (8001c94 <HAL_ADC_MspInit+0x78>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c56:	4b0f      	ldr	r3, [pc, #60]	@ (8001c94 <HAL_ADC_MspInit+0x78>)
 8001c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c94 <HAL_ADC_MspInit+0x78>)
 8001c5c:	f043 0304 	orr.w	r3, r3, #4
 8001c60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c62:	4b0c      	ldr	r3, [pc, #48]	@ (8001c94 <HAL_ADC_MspInit+0x78>)
 8001c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c66:	f003 0304 	and.w	r3, r3, #4
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001c6e:	233f      	movs	r3, #63	@ 0x3f
 8001c70:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c72:	230b      	movs	r3, #11
 8001c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c7a:	f107 0314 	add.w	r3, r7, #20
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4805      	ldr	r0, [pc, #20]	@ (8001c98 <HAL_ADC_MspInit+0x7c>)
 8001c82:	f002 f905 	bl	8003e90 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c86:	bf00      	nop
 8001c88:	3728      	adds	r7, #40	@ 0x28
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	50040000 	.word	0x50040000
 8001c94:	40021000 	.word	0x40021000
 8001c98:	48000800 	.word	0x48000800

08001c9c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b0ae      	sub	sp, #184	@ 0xb8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cb4:	f107 0310 	add.w	r3, r7, #16
 8001cb8:	2294      	movs	r2, #148	@ 0x94
 8001cba:	2100      	movs	r1, #0
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f006 ff41 	bl	8008b44 <memset>
  if(DFSDM1_Init == 0)
 8001cc2:	4b25      	ldr	r3, [pc, #148]	@ (8001d58 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d142      	bne.n	8001d50 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001cca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cd6:	f107 0310 	add.w	r3, r7, #16
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f004 fe70 	bl	80069c0 <HAL_RCCEx_PeriphCLKConfig>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001ce6:	f7ff fdc9 	bl	800187c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001cea:	4b1c      	ldr	r3, [pc, #112]	@ (8001d5c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cee:	4a1b      	ldr	r2, [pc, #108]	@ (8001d5c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001cf0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cf4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cf6:	4b19      	ldr	r3, [pc, #100]	@ (8001d5c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001cf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cfa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d02:	4b16      	ldr	r3, [pc, #88]	@ (8001d5c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d06:	4a15      	ldr	r2, [pc, #84]	@ (8001d5c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001d08:	f043 0310 	orr.w	r3, r3, #16
 8001d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d0e:	4b13      	ldr	r3, [pc, #76]	@ (8001d5c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d12:	f003 0310 	and.w	r3, r3, #16
 8001d16:	60bb      	str	r3, [r7, #8]
 8001d18:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001d1a:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001d1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d22:	2302      	movs	r3, #2
 8001d24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001d34:	2306      	movs	r3, #6
 8001d36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d3a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4807      	ldr	r0, [pc, #28]	@ (8001d60 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001d42:	f002 f8a5 	bl	8003e90 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8001d46:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	4a02      	ldr	r2, [pc, #8]	@ (8001d58 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001d4e:	6013      	str	r3, [r2, #0]
  }

}
 8001d50:	bf00      	nop
 8001d52:	37b8      	adds	r7, #184	@ 0xb8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20000454 	.word	0x20000454
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	48001000 	.word	0x48001000

08001d64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b0ae      	sub	sp, #184	@ 0xb8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d7c:	f107 0310 	add.w	r3, r7, #16
 8001d80:	2294      	movs	r2, #148	@ 0x94
 8001d82:	2100      	movs	r1, #0
 8001d84:	4618      	mov	r0, r3
 8001d86:	f006 fedd 	bl	8008b44 <memset>
  if(hi2c->Instance==I2C2)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a21      	ldr	r2, [pc, #132]	@ (8001e14 <HAL_I2C_MspInit+0xb0>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d13b      	bne.n	8001e0c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001d94:	2380      	movs	r3, #128	@ 0x80
 8001d96:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d9c:	f107 0310 	add.w	r3, r7, #16
 8001da0:	4618      	mov	r0, r3
 8001da2:	f004 fe0d 	bl	80069c0 <HAL_RCCEx_PeriphCLKConfig>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001dac:	f7ff fd66 	bl	800187c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001db0:	4b19      	ldr	r3, [pc, #100]	@ (8001e18 <HAL_I2C_MspInit+0xb4>)
 8001db2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db4:	4a18      	ldr	r2, [pc, #96]	@ (8001e18 <HAL_I2C_MspInit+0xb4>)
 8001db6:	f043 0302 	orr.w	r3, r3, #2
 8001dba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dbc:	4b16      	ldr	r3, [pc, #88]	@ (8001e18 <HAL_I2C_MspInit+0xb4>)
 8001dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	60fb      	str	r3, [r7, #12]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001dc8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001dcc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dd0:	2312      	movs	r3, #18
 8001dd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001de2:	2304      	movs	r3, #4
 8001de4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001dec:	4619      	mov	r1, r3
 8001dee:	480b      	ldr	r0, [pc, #44]	@ (8001e1c <HAL_I2C_MspInit+0xb8>)
 8001df0:	f002 f84e 	bl	8003e90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001df4:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <HAL_I2C_MspInit+0xb4>)
 8001df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df8:	4a07      	ldr	r2, [pc, #28]	@ (8001e18 <HAL_I2C_MspInit+0xb4>)
 8001dfa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001dfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e00:	4b05      	ldr	r3, [pc, #20]	@ (8001e18 <HAL_I2C_MspInit+0xb4>)
 8001e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e08:	60bb      	str	r3, [r7, #8]
 8001e0a:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001e0c:	bf00      	nop
 8001e0e:	37b8      	adds	r7, #184	@ 0xb8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40005800 	.word	0x40005800
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	48000400 	.word	0x48000400

08001e20 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a0b      	ldr	r2, [pc, #44]	@ (8001e5c <HAL_I2C_MspDeInit+0x3c>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d10f      	bne.n	8001e52 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001e32:	4b0b      	ldr	r3, [pc, #44]	@ (8001e60 <HAL_I2C_MspDeInit+0x40>)
 8001e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e36:	4a0a      	ldr	r2, [pc, #40]	@ (8001e60 <HAL_I2C_MspDeInit+0x40>)
 8001e38:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001e3c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001e3e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e42:	4808      	ldr	r0, [pc, #32]	@ (8001e64 <HAL_I2C_MspDeInit+0x44>)
 8001e44:	f002 f9b6 	bl	80041b4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001e48:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e4c:	4805      	ldr	r0, [pc, #20]	@ (8001e64 <HAL_I2C_MspDeInit+0x44>)
 8001e4e:	f002 f9b1 	bl	80041b4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40005800 	.word	0x40005800
 8001e60:	40021000 	.word	0x40021000
 8001e64:	48000400 	.word	0x48000400

08001e68 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b0b0      	sub	sp, #192	@ 0xc0
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e80:	f107 0318 	add.w	r3, r7, #24
 8001e84:	2294      	movs	r2, #148	@ 0x94
 8001e86:	2100      	movs	r1, #0
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f006 fe5b 	bl	8008b44 <memset>
  if(hospi->Instance==OCTOSPI1)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a28      	ldr	r2, [pc, #160]	@ (8001f34 <HAL_OSPI_MspInit+0xcc>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d149      	bne.n	8001f2c <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001e98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e9c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ea4:	f107 0318 	add.w	r3, r7, #24
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f004 fd89 	bl	80069c0 <HAL_RCCEx_PeriphCLKConfig>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8001eb4:	f7ff fce2 	bl	800187c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f38 <HAL_OSPI_MspInit+0xd0>)
 8001eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebc:	4a1e      	ldr	r2, [pc, #120]	@ (8001f38 <HAL_OSPI_MspInit+0xd0>)
 8001ebe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ec2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f38 <HAL_OSPI_MspInit+0xd0>)
 8001ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ecc:	617b      	str	r3, [r7, #20]
 8001ece:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001ed0:	4b19      	ldr	r3, [pc, #100]	@ (8001f38 <HAL_OSPI_MspInit+0xd0>)
 8001ed2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ed4:	4a18      	ldr	r2, [pc, #96]	@ (8001f38 <HAL_OSPI_MspInit+0xd0>)
 8001ed6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eda:	6513      	str	r3, [r2, #80]	@ 0x50
 8001edc:	4b16      	ldr	r3, [pc, #88]	@ (8001f38 <HAL_OSPI_MspInit+0xd0>)
 8001ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee4:	613b      	str	r3, [r7, #16]
 8001ee6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ee8:	4b13      	ldr	r3, [pc, #76]	@ (8001f38 <HAL_OSPI_MspInit+0xd0>)
 8001eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eec:	4a12      	ldr	r2, [pc, #72]	@ (8001f38 <HAL_OSPI_MspInit+0xd0>)
 8001eee:	f043 0310 	orr.w	r3, r3, #16
 8001ef2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ef4:	4b10      	ldr	r3, [pc, #64]	@ (8001f38 <HAL_OSPI_MspInit+0xd0>)
 8001ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef8:	f003 0310 	and.w	r3, r3, #16
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001f00:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001f04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f14:	2303      	movs	r3, #3
 8001f16:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001f1a:	230a      	movs	r3, #10
 8001f1c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f20:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001f24:	4619      	mov	r1, r3
 8001f26:	4805      	ldr	r0, [pc, #20]	@ (8001f3c <HAL_OSPI_MspInit+0xd4>)
 8001f28:	f001 ffb2 	bl	8003e90 <HAL_GPIO_Init>

  /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8001f2c:	bf00      	nop
 8001f2e:	37c0      	adds	r7, #192	@ 0xc0
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	a0001000 	.word	0xa0001000
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	48001000 	.word	0x48001000

08001f40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b0ae      	sub	sp, #184	@ 0xb8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f48:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	609a      	str	r2, [r3, #8]
 8001f54:	60da      	str	r2, [r3, #12]
 8001f56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f58:	f107 0310 	add.w	r3, r7, #16
 8001f5c:	2294      	movs	r2, #148	@ 0x94
 8001f5e:	2100      	movs	r1, #0
 8001f60:	4618      	mov	r0, r3
 8001f62:	f006 fdef 	bl	8008b44 <memset>
  if(huart->Instance==USART1)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a21      	ldr	r2, [pc, #132]	@ (8001ff0 <HAL_UART_MspInit+0xb0>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d13a      	bne.n	8001fe6 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001f70:	2301      	movs	r3, #1
 8001f72:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001f74:	2300      	movs	r3, #0
 8001f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f78:	f107 0310 	add.w	r3, r7, #16
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f004 fd1f 	bl	80069c0 <HAL_RCCEx_PeriphCLKConfig>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f88:	f7ff fc78 	bl	800187c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ff4 <HAL_UART_MspInit+0xb4>)
 8001f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f90:	4a18      	ldr	r2, [pc, #96]	@ (8001ff4 <HAL_UART_MspInit+0xb4>)
 8001f92:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f96:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f98:	4b16      	ldr	r3, [pc, #88]	@ (8001ff4 <HAL_UART_MspInit+0xb4>)
 8001f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa4:	4b13      	ldr	r3, [pc, #76]	@ (8001ff4 <HAL_UART_MspInit+0xb4>)
 8001fa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fa8:	4a12      	ldr	r2, [pc, #72]	@ (8001ff4 <HAL_UART_MspInit+0xb4>)
 8001faa:	f043 0302 	orr.w	r3, r3, #2
 8001fae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fb0:	4b10      	ldr	r3, [pc, #64]	@ (8001ff4 <HAL_UART_MspInit+0xb4>)
 8001fb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	60bb      	str	r3, [r7, #8]
 8001fba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|GPIO_PIN_7;
 8001fbc:	23c0      	movs	r3, #192	@ 0xc0
 8001fbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fd4:	2307      	movs	r3, #7
 8001fd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fda:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4805      	ldr	r0, [pc, #20]	@ (8001ff8 <HAL_UART_MspInit+0xb8>)
 8001fe2:	f001 ff55 	bl	8003e90 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001fe6:	bf00      	nop
 8001fe8:	37b8      	adds	r7, #184	@ 0xb8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40013800 	.word	0x40013800
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	48000400 	.word	0x48000400

08001ffc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002000:	bf00      	nop
 8002002:	e7fd      	b.n	8002000 <NMI_Handler+0x4>

08002004 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002008:	bf00      	nop
 800200a:	e7fd      	b.n	8002008 <HardFault_Handler+0x4>

0800200c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <MemManage_Handler+0x4>

08002014 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002018:	bf00      	nop
 800201a:	e7fd      	b.n	8002018 <BusFault_Handler+0x4>

0800201c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002020:	bf00      	nop
 8002022:	e7fd      	b.n	8002020 <UsageFault_Handler+0x4>

08002024 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002032:	b480      	push	{r7}
 8002034:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr

0800204e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002052:	f000 fa7d 	bl	8002550 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}

0800205a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800205e:	2020      	movs	r0, #32
 8002060:	f002 f9b2 	bl	80043c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8002064:	2040      	movs	r0, #64	@ 0x40
 8002066:	f002 f9af 	bl	80043c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 800206a:	2080      	movs	r0, #128	@ 0x80
 800206c:	f002 f9ac 	bl	80043c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8002070:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002074:	f002 f9a8 	bl	80043c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002078:	bf00      	nop
 800207a:	bd80      	pop	{r7, pc}

0800207c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8002080:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002084:	f002 f9a0 	bl	80043c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002088:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800208c:	f002 f99c 	bl	80043c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 8002090:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002094:	f002 f998 	bl	80043c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(blue_button_Pin);
 8002098:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800209c:	f002 f994 	bl	80043c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80020a0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80020a4:	f002 f990 	bl	80043c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80020a8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80020ac:	f002 f98c 	bl	80043c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  return 1;
 80020b8:	2301      	movs	r3, #1
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <_kill>:

int _kill(int pid, int sig)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020ce:	f006 fd45 	bl	8008b5c <__errno>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2216      	movs	r2, #22
 80020d6:	601a      	str	r2, [r3, #0]
  return -1;
 80020d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <_exit>:

void _exit (int status)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f7ff ffe7 	bl	80020c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020f6:	bf00      	nop
 80020f8:	e7fd      	b.n	80020f6 <_exit+0x12>

080020fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b086      	sub	sp, #24
 80020fe:	af00      	add	r7, sp, #0
 8002100:	60f8      	str	r0, [r7, #12]
 8002102:	60b9      	str	r1, [r7, #8]
 8002104:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]
 800210a:	e00a      	b.n	8002122 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800210c:	f3af 8000 	nop.w
 8002110:	4601      	mov	r1, r0
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	1c5a      	adds	r2, r3, #1
 8002116:	60ba      	str	r2, [r7, #8]
 8002118:	b2ca      	uxtb	r2, r1
 800211a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	3301      	adds	r3, #1
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	429a      	cmp	r2, r3
 8002128:	dbf0      	blt.n	800210c <_read+0x12>
  }

  return len;
 800212a:	687b      	ldr	r3, [r7, #4]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800213c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800215c:	605a      	str	r2, [r3, #4]
  return 0;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <_isatty>:

int _isatty(int file)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002174:	2301      	movs	r3, #1
}
 8002176:	4618      	mov	r0, r3
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002182:	b480      	push	{r7}
 8002184:	b085      	sub	sp, #20
 8002186:	af00      	add	r7, sp, #0
 8002188:	60f8      	str	r0, [r7, #12]
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021a4:	4a14      	ldr	r2, [pc, #80]	@ (80021f8 <_sbrk+0x5c>)
 80021a6:	4b15      	ldr	r3, [pc, #84]	@ (80021fc <_sbrk+0x60>)
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021b0:	4b13      	ldr	r3, [pc, #76]	@ (8002200 <_sbrk+0x64>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d102      	bne.n	80021be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b8:	4b11      	ldr	r3, [pc, #68]	@ (8002200 <_sbrk+0x64>)
 80021ba:	4a12      	ldr	r2, [pc, #72]	@ (8002204 <_sbrk+0x68>)
 80021bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021be:	4b10      	ldr	r3, [pc, #64]	@ (8002200 <_sbrk+0x64>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d207      	bcs.n	80021dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021cc:	f006 fcc6 	bl	8008b5c <__errno>
 80021d0:	4603      	mov	r3, r0
 80021d2:	220c      	movs	r2, #12
 80021d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021da:	e009      	b.n	80021f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021dc:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <_sbrk+0x64>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021e2:	4b07      	ldr	r3, [pc, #28]	@ (8002200 <_sbrk+0x64>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	4a05      	ldr	r2, [pc, #20]	@ (8002200 <_sbrk+0x64>)
 80021ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ee:	68fb      	ldr	r3, [r7, #12]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	200a0000 	.word	0x200a0000
 80021fc:	00000400 	.word	0x00000400
 8002200:	20000458 	.word	0x20000458
 8002204:	200005d0 	.word	0x200005d0

08002208 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800220c:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <SystemInit+0x20>)
 800220e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002212:	4a05      	ldr	r2, [pc, #20]	@ (8002228 <SystemInit+0x20>)
 8002214:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002218:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800222c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002264 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002230:	f7ff ffea 	bl	8002208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002234:	480c      	ldr	r0, [pc, #48]	@ (8002268 <LoopForever+0x6>)
  ldr r1, =_edata
 8002236:	490d      	ldr	r1, [pc, #52]	@ (800226c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002238:	4a0d      	ldr	r2, [pc, #52]	@ (8002270 <LoopForever+0xe>)
  movs r3, #0
 800223a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800223c:	e002      	b.n	8002244 <LoopCopyDataInit>

0800223e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002242:	3304      	adds	r3, #4

08002244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002248:	d3f9      	bcc.n	800223e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800224a:	4a0a      	ldr	r2, [pc, #40]	@ (8002274 <LoopForever+0x12>)
  ldr r4, =_ebss
 800224c:	4c0a      	ldr	r4, [pc, #40]	@ (8002278 <LoopForever+0x16>)
  movs r3, #0
 800224e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002250:	e001      	b.n	8002256 <LoopFillZerobss>

08002252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002254:	3204      	adds	r2, #4

08002256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002258:	d3fb      	bcc.n	8002252 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800225a:	f006 fc85 	bl	8008b68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800225e:	f7fe fe5b 	bl	8000f18 <main>

08002262 <LoopForever>:

LoopForever:
    b LoopForever
 8002262:	e7fe      	b.n	8002262 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002264:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800226c:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002270:	0800ae58 	.word	0x0800ae58
  ldr r2, =_sbss
 8002274:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8002278:	200005d0 	.word	0x200005d0

0800227c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800227c:	e7fe      	b.n	800227c <ADC1_IRQHandler>

0800227e <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 800227e:	b580      	push	{r7, lr}
 8002280:	b084      	sub	sp, #16
 8002282:	af00      	add	r7, sp, #0
 8002284:	4603      	mov	r3, r0
 8002286:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002288:	2300      	movs	r3, #0
 800228a:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800228c:	2110      	movs	r1, #16
 800228e:	20d4      	movs	r0, #212	@ 0xd4
 8002290:	f7ff fc0e 	bl	8001ab0 <SENSOR_IO_Read>
 8002294:	4603      	mov	r3, r0
 8002296:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8002298:	88fb      	ldrh	r3, [r7, #6]
 800229a:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 800229c:	7bbb      	ldrb	r3, [r7, #14]
 800229e:	f003 0303 	and.w	r3, r3, #3
 80022a2:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80022a4:	7bba      	ldrb	r2, [r7, #14]
 80022a6:	7bfb      	ldrb	r3, [r7, #15]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80022ac:	7bbb      	ldrb	r3, [r7, #14]
 80022ae:	461a      	mov	r2, r3
 80022b0:	2110      	movs	r1, #16
 80022b2:	20d4      	movs	r0, #212	@ 0xd4
 80022b4:	f7ff fbe2 	bl	8001a7c <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80022b8:	2112      	movs	r1, #18
 80022ba:	20d4      	movs	r0, #212	@ 0xd4
 80022bc:	f7ff fbf8 	bl	8001ab0 <SENSOR_IO_Read>
 80022c0:	4603      	mov	r3, r0
 80022c2:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80022c4:	88fb      	ldrh	r3, [r7, #6]
 80022c6:	0a1b      	lsrs	r3, r3, #8
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80022cc:	7bbb      	ldrb	r3, [r7, #14]
 80022ce:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 80022d2:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80022d4:	7bba      	ldrb	r2, [r7, #14]
 80022d6:	7bfb      	ldrb	r3, [r7, #15]
 80022d8:	4313      	orrs	r3, r2
 80022da:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80022dc:	7bbb      	ldrb	r3, [r7, #14]
 80022de:	461a      	mov	r2, r3
 80022e0:	2112      	movs	r1, #18
 80022e2:	20d4      	movs	r0, #212	@ 0xd4
 80022e4:	f7ff fbca 	bl	8001a7c <SENSOR_IO_Write>
}
 80022e8:	bf00      	nop
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80022f6:	2300      	movs	r3, #0
 80022f8:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80022fa:	2110      	movs	r1, #16
 80022fc:	20d4      	movs	r0, #212	@ 0xd4
 80022fe:	f7ff fbd7 	bl	8001ab0 <SENSOR_IO_Read>
 8002302:	4603      	mov	r3, r0
 8002304:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	f003 030f 	and.w	r3, r3, #15
 800230c:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	461a      	mov	r2, r3
 8002312:	2110      	movs	r1, #16
 8002314:	20d4      	movs	r0, #212	@ 0xd4
 8002316:	f7ff fbb1 	bl	8001a7c <SENSOR_IO_Write>
}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8002322:	b580      	push	{r7, lr}
 8002324:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8002326:	f7ff fb9f 	bl	8001a68 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800232a:	210f      	movs	r1, #15
 800232c:	20d4      	movs	r0, #212	@ 0xd4
 800232e:	f7ff fbbf 	bl	8001ab0 <SENSOR_IO_Read>
 8002332:	4603      	mov	r3, r0
}
 8002334:	4618      	mov	r0, r3
 8002336:	bd80      	pop	{r7, pc}

08002338 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	4603      	mov	r3, r0
 8002340:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002342:	2300      	movs	r3, #0
 8002344:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8002346:	2115      	movs	r1, #21
 8002348:	20d4      	movs	r0, #212	@ 0xd4
 800234a:	f7ff fbb1 	bl	8001ab0 <SENSOR_IO_Read>
 800234e:	4603      	mov	r3, r0
 8002350:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8002352:	7bfb      	ldrb	r3, [r7, #15]
 8002354:	f023 0310 	bic.w	r3, r3, #16
 8002358:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800235a:	88fb      	ldrh	r3, [r7, #6]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d003      	beq.n	8002368 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	f043 0310 	orr.w	r3, r3, #16
 8002366:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8002368:	7bfb      	ldrb	r3, [r7, #15]
 800236a:	461a      	mov	r2, r3
 800236c:	2115      	movs	r1, #21
 800236e:	20d4      	movs	r0, #212	@ 0xd4
 8002370:	f7ff fb84 	bl	8001a7c <SENSOR_IO_Write>
}
 8002374:	bf00      	nop
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8002384:	2300      	movs	r3, #0
 8002386:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 800238c:	f04f 0300 	mov.w	r3, #0
 8002390:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002392:	2110      	movs	r1, #16
 8002394:	20d4      	movs	r0, #212	@ 0xd4
 8002396:	f7ff fb8b 	bl	8001ab0 <SENSOR_IO_Read>
 800239a:	4603      	mov	r3, r0
 800239c:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 800239e:	f107 0208 	add.w	r2, r7, #8
 80023a2:	2306      	movs	r3, #6
 80023a4:	2128      	movs	r1, #40	@ 0x28
 80023a6:	20d4      	movs	r0, #212	@ 0xd4
 80023a8:	f7ff fba0 	bl	8001aec <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80023ac:	2300      	movs	r3, #0
 80023ae:	77fb      	strb	r3, [r7, #31]
 80023b0:	e01a      	b.n	80023e8 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80023b2:	7ffb      	ldrb	r3, [r7, #31]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	3301      	adds	r3, #1
 80023b8:	3320      	adds	r3, #32
 80023ba:	443b      	add	r3, r7
 80023bc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80023c0:	021b      	lsls	r3, r3, #8
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	7ffa      	ldrb	r2, [r7, #31]
 80023c6:	0052      	lsls	r2, r2, #1
 80023c8:	3220      	adds	r2, #32
 80023ca:	443a      	add	r2, r7
 80023cc:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80023d0:	4413      	add	r3, r2
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	7ffb      	ldrb	r3, [r7, #31]
 80023d6:	b212      	sxth	r2, r2
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	3320      	adds	r3, #32
 80023dc:	443b      	add	r3, r7
 80023de:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80023e2:	7ffb      	ldrb	r3, [r7, #31]
 80023e4:	3301      	adds	r3, #1
 80023e6:	77fb      	strb	r3, [r7, #31]
 80023e8:	7ffb      	ldrb	r3, [r7, #31]
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d9e1      	bls.n	80023b2 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80023ee:	7dfb      	ldrb	r3, [r7, #23]
 80023f0:	f003 030c 	and.w	r3, r3, #12
 80023f4:	2b0c      	cmp	r3, #12
 80023f6:	d829      	bhi.n	800244c <LSM6DSL_AccReadXYZ+0xd0>
 80023f8:	a201      	add	r2, pc, #4	@ (adr r2, 8002400 <LSM6DSL_AccReadXYZ+0x84>)
 80023fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023fe:	bf00      	nop
 8002400:	08002435 	.word	0x08002435
 8002404:	0800244d 	.word	0x0800244d
 8002408:	0800244d 	.word	0x0800244d
 800240c:	0800244d 	.word	0x0800244d
 8002410:	08002447 	.word	0x08002447
 8002414:	0800244d 	.word	0x0800244d
 8002418:	0800244d 	.word	0x0800244d
 800241c:	0800244d 	.word	0x0800244d
 8002420:	0800243b 	.word	0x0800243b
 8002424:	0800244d 	.word	0x0800244d
 8002428:	0800244d 	.word	0x0800244d
 800242c:	0800244d 	.word	0x0800244d
 8002430:	08002441 	.word	0x08002441
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8002434:	4b18      	ldr	r3, [pc, #96]	@ (8002498 <LSM6DSL_AccReadXYZ+0x11c>)
 8002436:	61bb      	str	r3, [r7, #24]
    break;
 8002438:	e008      	b.n	800244c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800243a:	4b18      	ldr	r3, [pc, #96]	@ (800249c <LSM6DSL_AccReadXYZ+0x120>)
 800243c:	61bb      	str	r3, [r7, #24]
    break;
 800243e:	e005      	b.n	800244c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8002440:	4b17      	ldr	r3, [pc, #92]	@ (80024a0 <LSM6DSL_AccReadXYZ+0x124>)
 8002442:	61bb      	str	r3, [r7, #24]
    break;
 8002444:	e002      	b.n	800244c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8002446:	4b17      	ldr	r3, [pc, #92]	@ (80024a4 <LSM6DSL_AccReadXYZ+0x128>)
 8002448:	61bb      	str	r3, [r7, #24]
    break;    
 800244a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 800244c:	2300      	movs	r3, #0
 800244e:	77fb      	strb	r3, [r7, #31]
 8002450:	e01a      	b.n	8002488 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002452:	7ffb      	ldrb	r3, [r7, #31]
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	3320      	adds	r3, #32
 8002458:	443b      	add	r3, r7
 800245a:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800245e:	ee07 3a90 	vmov	s15, r3
 8002462:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002466:	edd7 7a06 	vldr	s15, [r7, #24]
 800246a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800246e:	7ffb      	ldrb	r3, [r7, #31]
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800247a:	ee17 2a90 	vmov	r2, s15
 800247e:	b212      	sxth	r2, r2
 8002480:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002482:	7ffb      	ldrb	r3, [r7, #31]
 8002484:	3301      	adds	r3, #1
 8002486:	77fb      	strb	r3, [r7, #31]
 8002488:	7ffb      	ldrb	r3, [r7, #31]
 800248a:	2b02      	cmp	r3, #2
 800248c:	d9e1      	bls.n	8002452 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 800248e:	bf00      	nop
 8002490:	bf00      	nop
 8002492:	3720      	adds	r7, #32
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	3d79db23 	.word	0x3d79db23
 800249c:	3df9db23 	.word	0x3df9db23
 80024a0:	3e79db23 	.word	0x3e79db23
 80024a4:	3ef9db23 	.word	0x3ef9db23

080024a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024ae:	2300      	movs	r3, #0
 80024b0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b2:	2003      	movs	r0, #3
 80024b4:	f001 fb9e 	bl	8003bf4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024b8:	2000      	movs	r0, #0
 80024ba:	f000 f80d 	bl	80024d8 <HAL_InitTick>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d002      	beq.n	80024ca <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	71fb      	strb	r3, [r7, #7]
 80024c8:	e001      	b.n	80024ce <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024ca:	f7ff fb83 	bl	8001bd4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024ce:	79fb      	ldrb	r3, [r7, #7]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024e0:	2300      	movs	r3, #0
 80024e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80024e4:	4b17      	ldr	r3, [pc, #92]	@ (8002544 <HAL_InitTick+0x6c>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d023      	beq.n	8002534 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80024ec:	4b16      	ldr	r3, [pc, #88]	@ (8002548 <HAL_InitTick+0x70>)
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	4b14      	ldr	r3, [pc, #80]	@ (8002544 <HAL_InitTick+0x6c>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	4619      	mov	r1, r3
 80024f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80024fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002502:	4618      	mov	r0, r3
 8002504:	f001 fbab 	bl	8003c5e <HAL_SYSTICK_Config>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10f      	bne.n	800252e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2b0f      	cmp	r3, #15
 8002512:	d809      	bhi.n	8002528 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002514:	2200      	movs	r2, #0
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800251c:	f001 fb75 	bl	8003c0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002520:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <HAL_InitTick+0x74>)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	e007      	b.n	8002538 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	73fb      	strb	r3, [r7, #15]
 800252c:	e004      	b.n	8002538 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	73fb      	strb	r3, [r7, #15]
 8002532:	e001      	b.n	8002538 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002538:	7bfb      	ldrb	r3, [r7, #15]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	2000003c 	.word	0x2000003c
 8002548:	20000000 	.word	0x20000000
 800254c:	20000038 	.word	0x20000038

08002550 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002554:	4b06      	ldr	r3, [pc, #24]	@ (8002570 <HAL_IncTick+0x20>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	461a      	mov	r2, r3
 800255a:	4b06      	ldr	r3, [pc, #24]	@ (8002574 <HAL_IncTick+0x24>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4413      	add	r3, r2
 8002560:	4a04      	ldr	r2, [pc, #16]	@ (8002574 <HAL_IncTick+0x24>)
 8002562:	6013      	str	r3, [r2, #0]
}
 8002564:	bf00      	nop
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	2000003c 	.word	0x2000003c
 8002574:	2000045c 	.word	0x2000045c

08002578 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return uwTick;
 800257c:	4b03      	ldr	r3, [pc, #12]	@ (800258c <HAL_GetTick+0x14>)
 800257e:	681b      	ldr	r3, [r3, #0]
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	2000045c 	.word	0x2000045c

08002590 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002598:	f7ff ffee 	bl	8002578 <HAL_GetTick>
 800259c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025a8:	d005      	beq.n	80025b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025aa:	4b0a      	ldr	r3, [pc, #40]	@ (80025d4 <HAL_Delay+0x44>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	461a      	mov	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	4413      	add	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025b6:	bf00      	nop
 80025b8:	f7ff ffde 	bl	8002578 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d8f7      	bhi.n	80025b8 <HAL_Delay+0x28>
  {
  }
}
 80025c8:	bf00      	nop
 80025ca:	bf00      	nop
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	2000003c 	.word	0x2000003c

080025d8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	431a      	orrs	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	609a      	str	r2, [r3, #8]
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80025fe:	b480      	push	{r7}
 8002600:	b083      	sub	sp, #12
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
 8002606:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	431a      	orrs	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	609a      	str	r2, [r3, #8]
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002634:	4618      	mov	r0, r3
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002640:	b480      	push	{r7}
 8002642:	b087      	sub	sp, #28
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
 800264c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	3360      	adds	r3, #96	@ 0x60
 8002652:	461a      	mov	r2, r3
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	4b08      	ldr	r3, [pc, #32]	@ (8002684 <LL_ADC_SetOffset+0x44>)
 8002662:	4013      	ands	r3, r2
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	430a      	orrs	r2, r1
 800266e:	4313      	orrs	r3, r2
 8002670:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002678:	bf00      	nop
 800267a:	371c      	adds	r7, #28
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr
 8002684:	03fff000 	.word	0x03fff000

08002688 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	3360      	adds	r3, #96	@ 0x60
 8002696:	461a      	mov	r2, r3
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3714      	adds	r7, #20
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b087      	sub	sp, #28
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	3360      	adds	r3, #96	@ 0x60
 80026c4:	461a      	mov	r2, r3
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	4413      	add	r3, r2
 80026cc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	431a      	orrs	r2, r3
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026de:	bf00      	nop
 80026e0:	371c      	adds	r7, #28
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
 80026f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	431a      	orrs	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	615a      	str	r2, [r3, #20]
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002720:	2b00      	cmp	r3, #0
 8002722:	d101      	bne.n	8002728 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002724:	2301      	movs	r3, #1
 8002726:	e000      	b.n	800272a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr

08002736 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002736:	b480      	push	{r7}
 8002738:	b087      	sub	sp, #28
 800273a:	af00      	add	r7, sp, #0
 800273c:	60f8      	str	r0, [r7, #12]
 800273e:	60b9      	str	r1, [r7, #8]
 8002740:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	3330      	adds	r3, #48	@ 0x30
 8002746:	461a      	mov	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	0a1b      	lsrs	r3, r3, #8
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	f003 030c 	and.w	r3, r3, #12
 8002752:	4413      	add	r3, r2
 8002754:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	f003 031f 	and.w	r3, r3, #31
 8002760:	211f      	movs	r1, #31
 8002762:	fa01 f303 	lsl.w	r3, r1, r3
 8002766:	43db      	mvns	r3, r3
 8002768:	401a      	ands	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	0e9b      	lsrs	r3, r3, #26
 800276e:	f003 011f 	and.w	r1, r3, #31
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	fa01 f303 	lsl.w	r3, r1, r3
 800277c:	431a      	orrs	r2, r3
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002782:	bf00      	nop
 8002784:	371c      	adds	r7, #28
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800278e:	b480      	push	{r7}
 8002790:	b087      	sub	sp, #28
 8002792:	af00      	add	r7, sp, #0
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	3314      	adds	r3, #20
 800279e:	461a      	mov	r2, r3
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	0e5b      	lsrs	r3, r3, #25
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	f003 0304 	and.w	r3, r3, #4
 80027aa:	4413      	add	r3, r2
 80027ac:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	0d1b      	lsrs	r3, r3, #20
 80027b6:	f003 031f 	and.w	r3, r3, #31
 80027ba:	2107      	movs	r1, #7
 80027bc:	fa01 f303 	lsl.w	r3, r1, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	401a      	ands	r2, r3
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	0d1b      	lsrs	r3, r3, #20
 80027c8:	f003 031f 	and.w	r3, r3, #31
 80027cc:	6879      	ldr	r1, [r7, #4]
 80027ce:	fa01 f303 	lsl.w	r3, r1, r3
 80027d2:	431a      	orrs	r2, r3
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80027d8:	bf00      	nop
 80027da:	371c      	adds	r7, #28
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027fc:	43db      	mvns	r3, r3
 80027fe:	401a      	ands	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f003 0318 	and.w	r3, r3, #24
 8002806:	4908      	ldr	r1, [pc, #32]	@ (8002828 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002808:	40d9      	lsrs	r1, r3
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	400b      	ands	r3, r1
 800280e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002812:	431a      	orrs	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800281a:	bf00      	nop
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	0007ffff 	.word	0x0007ffff

0800282c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800283c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6093      	str	r3, [r2, #8]
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002860:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002864:	d101      	bne.n	800286a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002866:	2301      	movs	r3, #1
 8002868:	e000      	b.n	800286c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002888:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800288c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80028b4:	d101      	bne.n	80028ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80028b6:	2301      	movs	r3, #1
 80028b8:	e000      	b.n	80028bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80028d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028dc:	f043 0201 	orr.w	r2, r3, #1
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002900:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002904:	f043 0202 	orr.w	r2, r3, #2
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800290c:	bf00      	nop
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f003 0301 	and.w	r3, r3, #1
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <LL_ADC_IsEnabled+0x18>
 800292c:	2301      	movs	r3, #1
 800292e:	e000      	b.n	8002932 <LL_ADC_IsEnabled+0x1a>
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr

0800293e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800293e:	b480      	push	{r7}
 8002940:	b083      	sub	sp, #12
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b02      	cmp	r3, #2
 8002950:	d101      	bne.n	8002956 <LL_ADC_IsDisableOngoing+0x18>
 8002952:	2301      	movs	r3, #1
 8002954:	e000      	b.n	8002958 <LL_ADC_IsDisableOngoing+0x1a>
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002974:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002978:	f043 0204 	orr.w	r2, r3, #4
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800299c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029a0:	f043 0210 	orr.w	r2, r3, #16
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 0304 	and.w	r3, r3, #4
 80029c4:	2b04      	cmp	r3, #4
 80029c6:	d101      	bne.n	80029cc <LL_ADC_REG_IsConversionOngoing+0x18>
 80029c8:	2301      	movs	r3, #1
 80029ca:	e000      	b.n	80029ce <LL_ADC_REG_IsConversionOngoing+0x1a>
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr

080029da <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029ea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029ee:	f043 0220 	orr.w	r2, r3, #32
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f003 0308 	and.w	r3, r3, #8
 8002a12:	2b08      	cmp	r3, #8
 8002a14:	d101      	bne.n	8002a1a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a16:	2301      	movs	r3, #1
 8002a18:	e000      	b.n	8002a1c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d101      	bne.n	8002a42 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e129      	b.n	8002c96 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d109      	bne.n	8002a64 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f7ff f8e3 	bl	8001c1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fef1 	bl	8002850 <LL_ADC_IsDeepPowerDownEnabled>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d004      	beq.n	8002a7e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff fed7 	bl	800282c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff ff0c 	bl	80028a0 <LL_ADC_IsInternalRegulatorEnabled>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d115      	bne.n	8002aba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff fef0 	bl	8002878 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a98:	4b81      	ldr	r3, [pc, #516]	@ (8002ca0 <HAL_ADC_Init+0x278>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	099b      	lsrs	r3, r3, #6
 8002a9e:	4a81      	ldr	r2, [pc, #516]	@ (8002ca4 <HAL_ADC_Init+0x27c>)
 8002aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa4:	099b      	lsrs	r3, r3, #6
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002aac:	e002      	b.n	8002ab4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f9      	bne.n	8002aae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff feee 	bl	80028a0 <LL_ADC_IsInternalRegulatorEnabled>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10d      	bne.n	8002ae6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ace:	f043 0210 	orr.w	r2, r3, #16
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ada:	f043 0201 	orr.w	r2, r3, #1
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7ff ff62 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 8002af0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af6:	f003 0310 	and.w	r3, r3, #16
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f040 80c2 	bne.w	8002c84 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f040 80be 	bne.w	8002c84 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b0c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002b10:	f043 0202 	orr.w	r2, r3, #2
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff fefb 	bl	8002918 <LL_ADC_IsEnabled>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10b      	bne.n	8002b40 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b28:	485f      	ldr	r0, [pc, #380]	@ (8002ca8 <HAL_ADC_Init+0x280>)
 8002b2a:	f7ff fef5 	bl	8002918 <LL_ADC_IsEnabled>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d105      	bne.n	8002b40 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	485c      	ldr	r0, [pc, #368]	@ (8002cac <HAL_ADC_Init+0x284>)
 8002b3c:	f7ff fd4c 	bl	80025d8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	7e5b      	ldrb	r3, [r3, #25]
 8002b44:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b4a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002b50:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002b56:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b5e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b60:	4313      	orrs	r3, r2
 8002b62:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d106      	bne.n	8002b7c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b72:	3b01      	subs	r3, #1
 8002b74:	045b      	lsls	r3, r3, #17
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d009      	beq.n	8002b98 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b88:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b90:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68da      	ldr	r2, [r3, #12]
 8002b9e:	4b44      	ldr	r3, [pc, #272]	@ (8002cb0 <HAL_ADC_Init+0x288>)
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	6812      	ldr	r2, [r2, #0]
 8002ba6:	69b9      	ldr	r1, [r7, #24]
 8002ba8:	430b      	orrs	r3, r1
 8002baa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff ff26 	bl	8002a02 <LL_ADC_INJ_IsConversionOngoing>
 8002bb6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d140      	bne.n	8002c40 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d13d      	bne.n	8002c40 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	7e1b      	ldrb	r3, [r3, #24]
 8002bcc:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bce:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002bd6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002be6:	f023 0306 	bic.w	r3, r3, #6
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6812      	ldr	r2, [r2, #0]
 8002bee:	69b9      	ldr	r1, [r7, #24]
 8002bf0:	430b      	orrs	r3, r1
 8002bf2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d118      	bne.n	8002c30 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002c08:	f023 0304 	bic.w	r3, r3, #4
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c14:	4311      	orrs	r1, r2
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002c1a:	4311      	orrs	r1, r2
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c20:	430a      	orrs	r2, r1
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f042 0201 	orr.w	r2, r2, #1
 8002c2c:	611a      	str	r2, [r3, #16]
 8002c2e:	e007      	b.n	8002c40 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	691a      	ldr	r2, [r3, #16]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0201 	bic.w	r2, r2, #1
 8002c3e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	691b      	ldr	r3, [r3, #16]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d10c      	bne.n	8002c62 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4e:	f023 010f 	bic.w	r1, r3, #15
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	69db      	ldr	r3, [r3, #28]
 8002c56:	1e5a      	subs	r2, r3, #1
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c60:	e007      	b.n	8002c72 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 020f 	bic.w	r2, r2, #15
 8002c70:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c76:	f023 0303 	bic.w	r3, r3, #3
 8002c7a:	f043 0201 	orr.w	r2, r3, #1
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c82:	e007      	b.n	8002c94 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c88:	f043 0210 	orr.w	r2, r3, #16
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c94:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3720      	adds	r7, #32
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	20000000 	.word	0x20000000
 8002ca4:	053e2d63 	.word	0x053e2d63
 8002ca8:	50040000 	.word	0x50040000
 8002cac:	50040300 	.word	0x50040300
 8002cb0:	fff0c007 	.word	0xfff0c007

08002cb4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff fe77 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d14f      	bne.n	8002d6c <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d101      	bne.n	8002cda <HAL_ADC_Start+0x26>
 8002cd6:	2302      	movs	r3, #2
 8002cd8:	e04b      	b.n	8002d72 <HAL_ADC_Start+0xbe>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f000 fdd0 	bl	8003888 <ADC_Enable>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d137      	bne.n	8002d62 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002cfa:	f023 0301 	bic.w	r3, r3, #1
 8002cfe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d12:	d106      	bne.n	8002d22 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d18:	f023 0206 	bic.w	r2, r3, #6
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d20:	e002      	b.n	8002d28 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	221c      	movs	r2, #28
 8002d2e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d007      	beq.n	8002d56 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d4a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d4e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff fe02 	bl	8002964 <LL_ADC_REG_StartConversion>
 8002d60:	e006      	b.n	8002d70 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002d6a:	e001      	b.n	8002d70 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b084      	sub	sp, #16
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d101      	bne.n	8002d90 <HAL_ADC_Stop+0x16>
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	e023      	b.n	8002dd8 <HAL_ADC_Stop+0x5e>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2201      	movs	r2, #1
 8002d94:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002d98:	2103      	movs	r1, #3
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 fcb8 	bl	8003710 <ADC_ConversionStop>
 8002da0:	4603      	mov	r3, r0
 8002da2:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d111      	bne.n	8002dce <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 fdf2 	bl	8003994 <ADC_Disable>
 8002db0:	4603      	mov	r3, r0
 8002db2:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002db4:	7bfb      	ldrb	r3, [r7, #15]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d109      	bne.n	8002dce <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dbe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002dc2:	f023 0301 	bic.w	r3, r3, #1
 8002dc6:	f043 0201 	orr.w	r2, r3, #1
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	2b08      	cmp	r3, #8
 8002df0:	d102      	bne.n	8002df8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002df2:	2308      	movs	r3, #8
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	e010      	b.n	8002e1a <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d007      	beq.n	8002e16 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0a:	f043 0220 	orr.w	r2, r3, #32
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e06f      	b.n	8002ef6 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002e16:	2304      	movs	r3, #4
 8002e18:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002e1a:	f7ff fbad 	bl	8002578 <HAL_GetTick>
 8002e1e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002e20:	e021      	b.n	8002e66 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e28:	d01d      	beq.n	8002e66 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002e2a:	f7ff fba5 	bl	8002578 <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	683a      	ldr	r2, [r7, #0]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d302      	bcc.n	8002e40 <HAL_ADC_PollForConversion+0x60>
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d112      	bne.n	8002e66 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10b      	bne.n	8002e66 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e52:	f043 0204 	orr.w	r2, r3, #4
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e047      	b.n	8002ef6 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0d6      	beq.n	8002e22 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e78:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff fc43 	bl	8002710 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d01c      	beq.n	8002eca <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	7e5b      	ldrb	r3, [r3, #25]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d118      	bne.n	8002eca <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0308 	and.w	r3, r3, #8
 8002ea2:	2b08      	cmp	r3, #8
 8002ea4:	d111      	bne.n	8002eca <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eaa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d105      	bne.n	8002eca <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec2:	f043 0201 	orr.w	r2, r3, #1
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	2b08      	cmp	r3, #8
 8002ed6:	d104      	bne.n	8002ee2 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2208      	movs	r2, #8
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	e008      	b.n	8002ef4 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d103      	bne.n	8002ef4 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	220c      	movs	r2, #12
 8002ef2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3718      	adds	r7, #24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b0b6      	sub	sp, #216	@ 0xd8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f22:	2300      	movs	r3, #0
 8002f24:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d101      	bne.n	8002f3a <HAL_ADC_ConfigChannel+0x22>
 8002f36:	2302      	movs	r3, #2
 8002f38:	e3d5      	b.n	80036e6 <HAL_ADC_ConfigChannel+0x7ce>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fd34 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f040 83ba 	bne.w	80036c8 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	2b05      	cmp	r3, #5
 8002f62:	d824      	bhi.n	8002fae <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	3b02      	subs	r3, #2
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	d81b      	bhi.n	8002fa6 <HAL_ADC_ConfigChannel+0x8e>
 8002f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f74 <HAL_ADC_ConfigChannel+0x5c>)
 8002f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f74:	08002f85 	.word	0x08002f85
 8002f78:	08002f8d 	.word	0x08002f8d
 8002f7c:	08002f95 	.word	0x08002f95
 8002f80:	08002f9d 	.word	0x08002f9d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002f84:	230c      	movs	r3, #12
 8002f86:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f8a:	e010      	b.n	8002fae <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002f8c:	2312      	movs	r3, #18
 8002f8e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f92:	e00c      	b.n	8002fae <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002f94:	2318      	movs	r3, #24
 8002f96:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f9a:	e008      	b.n	8002fae <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002f9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fa0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002fa4:	e003      	b.n	8002fae <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002fa6:	2306      	movs	r3, #6
 8002fa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002fac:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6818      	ldr	r0, [r3, #0]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002fbc:	f7ff fbbb 	bl	8002736 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff fcf5 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 8002fca:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7ff fd15 	bl	8002a02 <LL_ADC_INJ_IsConversionOngoing>
 8002fd8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fdc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f040 81bf 	bne.w	8003364 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002fe6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f040 81ba 	bne.w	8003364 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ff8:	d10f      	bne.n	800301a <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6818      	ldr	r0, [r3, #0]
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2200      	movs	r2, #0
 8003004:	4619      	mov	r1, r3
 8003006:	f7ff fbc2 	bl	800278e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff fb69 	bl	80026ea <LL_ADC_SetSamplingTimeCommonConfig>
 8003018:	e00e      	b.n	8003038 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6818      	ldr	r0, [r3, #0]
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	6819      	ldr	r1, [r3, #0]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	461a      	mov	r2, r3
 8003028:	f7ff fbb1 	bl	800278e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2100      	movs	r1, #0
 8003032:	4618      	mov	r0, r3
 8003034:	f7ff fb59 	bl	80026ea <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	695a      	ldr	r2, [r3, #20]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	08db      	lsrs	r3, r3, #3
 8003044:	f003 0303 	and.w	r3, r3, #3
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	fa02 f303 	lsl.w	r3, r2, r3
 800304e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b04      	cmp	r3, #4
 8003058:	d00a      	beq.n	8003070 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6818      	ldr	r0, [r3, #0]
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	6919      	ldr	r1, [r3, #16]
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800306a:	f7ff fae9 	bl	8002640 <LL_ADC_SetOffset>
 800306e:	e179      	b.n	8003364 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2100      	movs	r1, #0
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff fb06 	bl	8002688 <LL_ADC_GetOffsetChannel>
 800307c:	4603      	mov	r3, r0
 800307e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10a      	bne.n	800309c <HAL_ADC_ConfigChannel+0x184>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2100      	movs	r1, #0
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff fafb 	bl	8002688 <LL_ADC_GetOffsetChannel>
 8003092:	4603      	mov	r3, r0
 8003094:	0e9b      	lsrs	r3, r3, #26
 8003096:	f003 021f 	and.w	r2, r3, #31
 800309a:	e01e      	b.n	80030da <HAL_ADC_ConfigChannel+0x1c2>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2100      	movs	r1, #0
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff faf0 	bl	8002688 <LL_ADC_GetOffsetChannel>
 80030a8:	4603      	mov	r3, r0
 80030aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80030b2:	fa93 f3a3 	rbit	r3, r3
 80030b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80030ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80030be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80030c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80030ca:	2320      	movs	r3, #32
 80030cc:	e004      	b.n	80030d8 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80030ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80030d2:	fab3 f383 	clz	r3, r3
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d105      	bne.n	80030f2 <HAL_ADC_ConfigChannel+0x1da>
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	0e9b      	lsrs	r3, r3, #26
 80030ec:	f003 031f 	and.w	r3, r3, #31
 80030f0:	e018      	b.n	8003124 <HAL_ADC_ConfigChannel+0x20c>
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80030fe:	fa93 f3a3 	rbit	r3, r3
 8003102:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003106:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800310a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800310e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d101      	bne.n	800311a <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8003116:	2320      	movs	r3, #32
 8003118:	e004      	b.n	8003124 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800311a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800311e:	fab3 f383 	clz	r3, r3
 8003122:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003124:	429a      	cmp	r2, r3
 8003126:	d106      	bne.n	8003136 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2200      	movs	r2, #0
 800312e:	2100      	movs	r1, #0
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff fabf 	bl	80026b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2101      	movs	r1, #1
 800313c:	4618      	mov	r0, r3
 800313e:	f7ff faa3 	bl	8002688 <LL_ADC_GetOffsetChannel>
 8003142:	4603      	mov	r3, r0
 8003144:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10a      	bne.n	8003162 <HAL_ADC_ConfigChannel+0x24a>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2101      	movs	r1, #1
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff fa98 	bl	8002688 <LL_ADC_GetOffsetChannel>
 8003158:	4603      	mov	r3, r0
 800315a:	0e9b      	lsrs	r3, r3, #26
 800315c:	f003 021f 	and.w	r2, r3, #31
 8003160:	e01e      	b.n	80031a0 <HAL_ADC_ConfigChannel+0x288>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2101      	movs	r1, #1
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff fa8d 	bl	8002688 <LL_ADC_GetOffsetChannel>
 800316e:	4603      	mov	r3, r0
 8003170:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003174:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003178:	fa93 f3a3 	rbit	r3, r3
 800317c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003180:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003184:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003188:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003190:	2320      	movs	r3, #32
 8003192:	e004      	b.n	800319e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003194:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003198:	fab3 f383 	clz	r3, r3
 800319c:	b2db      	uxtb	r3, r3
 800319e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d105      	bne.n	80031b8 <HAL_ADC_ConfigChannel+0x2a0>
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	0e9b      	lsrs	r3, r3, #26
 80031b2:	f003 031f 	and.w	r3, r3, #31
 80031b6:	e018      	b.n	80031ea <HAL_ADC_ConfigChannel+0x2d2>
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031c4:	fa93 f3a3 	rbit	r3, r3
 80031c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80031cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80031d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80031d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d101      	bne.n	80031e0 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80031dc:	2320      	movs	r3, #32
 80031de:	e004      	b.n	80031ea <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80031e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80031e4:	fab3 f383 	clz	r3, r3
 80031e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d106      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2200      	movs	r2, #0
 80031f4:	2101      	movs	r1, #1
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7ff fa5c 	bl	80026b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2102      	movs	r1, #2
 8003202:	4618      	mov	r0, r3
 8003204:	f7ff fa40 	bl	8002688 <LL_ADC_GetOffsetChannel>
 8003208:	4603      	mov	r3, r0
 800320a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10a      	bne.n	8003228 <HAL_ADC_ConfigChannel+0x310>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2102      	movs	r1, #2
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff fa35 	bl	8002688 <LL_ADC_GetOffsetChannel>
 800321e:	4603      	mov	r3, r0
 8003220:	0e9b      	lsrs	r3, r3, #26
 8003222:	f003 021f 	and.w	r2, r3, #31
 8003226:	e01e      	b.n	8003266 <HAL_ADC_ConfigChannel+0x34e>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2102      	movs	r1, #2
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff fa2a 	bl	8002688 <LL_ADC_GetOffsetChannel>
 8003234:	4603      	mov	r3, r0
 8003236:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800323e:	fa93 f3a3 	rbit	r3, r3
 8003242:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003246:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800324a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800324e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8003256:	2320      	movs	r3, #32
 8003258:	e004      	b.n	8003264 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800325a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800325e:	fab3 f383 	clz	r3, r3
 8003262:	b2db      	uxtb	r3, r3
 8003264:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800326e:	2b00      	cmp	r3, #0
 8003270:	d105      	bne.n	800327e <HAL_ADC_ConfigChannel+0x366>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	0e9b      	lsrs	r3, r3, #26
 8003278:	f003 031f 	and.w	r3, r3, #31
 800327c:	e014      	b.n	80032a8 <HAL_ADC_ConfigChannel+0x390>
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003284:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003286:	fa93 f3a3 	rbit	r3, r3
 800328a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800328c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800328e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003292:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800329a:	2320      	movs	r3, #32
 800329c:	e004      	b.n	80032a8 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800329e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032a2:	fab3 f383 	clz	r3, r3
 80032a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d106      	bne.n	80032ba <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2200      	movs	r2, #0
 80032b2:	2102      	movs	r1, #2
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff f9fd 	bl	80026b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2103      	movs	r1, #3
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7ff f9e1 	bl	8002688 <LL_ADC_GetOffsetChannel>
 80032c6:	4603      	mov	r3, r0
 80032c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d10a      	bne.n	80032e6 <HAL_ADC_ConfigChannel+0x3ce>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2103      	movs	r1, #3
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7ff f9d6 	bl	8002688 <LL_ADC_GetOffsetChannel>
 80032dc:	4603      	mov	r3, r0
 80032de:	0e9b      	lsrs	r3, r3, #26
 80032e0:	f003 021f 	and.w	r2, r3, #31
 80032e4:	e017      	b.n	8003316 <HAL_ADC_ConfigChannel+0x3fe>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2103      	movs	r1, #3
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7ff f9cb 	bl	8002688 <LL_ADC_GetOffsetChannel>
 80032f2:	4603      	mov	r3, r0
 80032f4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80032f8:	fa93 f3a3 	rbit	r3, r3
 80032fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80032fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003300:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003302:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8003308:	2320      	movs	r3, #32
 800330a:	e003      	b.n	8003314 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 800330c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800330e:	fab3 f383 	clz	r3, r3
 8003312:	b2db      	uxtb	r3, r3
 8003314:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800331e:	2b00      	cmp	r3, #0
 8003320:	d105      	bne.n	800332e <HAL_ADC_ConfigChannel+0x416>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	0e9b      	lsrs	r3, r3, #26
 8003328:	f003 031f 	and.w	r3, r3, #31
 800332c:	e011      	b.n	8003352 <HAL_ADC_ConfigChannel+0x43a>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003334:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003336:	fa93 f3a3 	rbit	r3, r3
 800333a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800333c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800333e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003340:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8003346:	2320      	movs	r3, #32
 8003348:	e003      	b.n	8003352 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800334a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800334c:	fab3 f383 	clz	r3, r3
 8003350:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003352:	429a      	cmp	r2, r3
 8003354:	d106      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2200      	movs	r2, #0
 800335c:	2103      	movs	r1, #3
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff f9a8 	bl	80026b4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff fad5 	bl	8002918 <LL_ADC_IsEnabled>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	f040 813f 	bne.w	80035f4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6818      	ldr	r0, [r3, #0]
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	6819      	ldr	r1, [r3, #0]
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	461a      	mov	r2, r3
 8003384:	f7ff fa2e 	bl	80027e4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	4a8e      	ldr	r2, [pc, #568]	@ (80035c8 <HAL_ADC_ConfigChannel+0x6b0>)
 800338e:	4293      	cmp	r3, r2
 8003390:	f040 8130 	bne.w	80035f4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d10b      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x4a4>
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	0e9b      	lsrs	r3, r3, #26
 80033aa:	3301      	adds	r3, #1
 80033ac:	f003 031f 	and.w	r3, r3, #31
 80033b0:	2b09      	cmp	r3, #9
 80033b2:	bf94      	ite	ls
 80033b4:	2301      	movls	r3, #1
 80033b6:	2300      	movhi	r3, #0
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	e019      	b.n	80033f0 <HAL_ADC_ConfigChannel+0x4d8>
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033c4:	fa93 f3a3 	rbit	r3, r3
 80033c8:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80033ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80033ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80033d4:	2320      	movs	r3, #32
 80033d6:	e003      	b.n	80033e0 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80033d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033da:	fab3 f383 	clz	r3, r3
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	3301      	adds	r3, #1
 80033e2:	f003 031f 	and.w	r3, r3, #31
 80033e6:	2b09      	cmp	r3, #9
 80033e8:	bf94      	ite	ls
 80033ea:	2301      	movls	r3, #1
 80033ec:	2300      	movhi	r3, #0
 80033ee:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d079      	beq.n	80034e8 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d107      	bne.n	8003410 <HAL_ADC_ConfigChannel+0x4f8>
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	0e9b      	lsrs	r3, r3, #26
 8003406:	3301      	adds	r3, #1
 8003408:	069b      	lsls	r3, r3, #26
 800340a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800340e:	e015      	b.n	800343c <HAL_ADC_ConfigChannel+0x524>
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003416:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003418:	fa93 f3a3 	rbit	r3, r3
 800341c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800341e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003420:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003422:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003428:	2320      	movs	r3, #32
 800342a:	e003      	b.n	8003434 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 800342c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800342e:	fab3 f383 	clz	r3, r3
 8003432:	b2db      	uxtb	r3, r3
 8003434:	3301      	adds	r3, #1
 8003436:	069b      	lsls	r3, r3, #26
 8003438:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003444:	2b00      	cmp	r3, #0
 8003446:	d109      	bne.n	800345c <HAL_ADC_ConfigChannel+0x544>
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	0e9b      	lsrs	r3, r3, #26
 800344e:	3301      	adds	r3, #1
 8003450:	f003 031f 	and.w	r3, r3, #31
 8003454:	2101      	movs	r1, #1
 8003456:	fa01 f303 	lsl.w	r3, r1, r3
 800345a:	e017      	b.n	800348c <HAL_ADC_ConfigChannel+0x574>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003464:	fa93 f3a3 	rbit	r3, r3
 8003468:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800346a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800346c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800346e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003470:	2b00      	cmp	r3, #0
 8003472:	d101      	bne.n	8003478 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003474:	2320      	movs	r3, #32
 8003476:	e003      	b.n	8003480 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003478:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800347a:	fab3 f383 	clz	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	3301      	adds	r3, #1
 8003482:	f003 031f 	and.w	r3, r3, #31
 8003486:	2101      	movs	r1, #1
 8003488:	fa01 f303 	lsl.w	r3, r1, r3
 800348c:	ea42 0103 	orr.w	r1, r2, r3
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10a      	bne.n	80034b2 <HAL_ADC_ConfigChannel+0x59a>
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	0e9b      	lsrs	r3, r3, #26
 80034a2:	3301      	adds	r3, #1
 80034a4:	f003 021f 	and.w	r2, r3, #31
 80034a8:	4613      	mov	r3, r2
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	4413      	add	r3, r2
 80034ae:	051b      	lsls	r3, r3, #20
 80034b0:	e018      	b.n	80034e4 <HAL_ADC_ConfigChannel+0x5cc>
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034ba:	fa93 f3a3 	rbit	r3, r3
 80034be:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80034c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80034c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80034ca:	2320      	movs	r3, #32
 80034cc:	e003      	b.n	80034d6 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80034ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034d0:	fab3 f383 	clz	r3, r3
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	3301      	adds	r3, #1
 80034d8:	f003 021f 	and.w	r2, r3, #31
 80034dc:	4613      	mov	r3, r2
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	4413      	add	r3, r2
 80034e2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034e4:	430b      	orrs	r3, r1
 80034e6:	e080      	b.n	80035ea <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d107      	bne.n	8003504 <HAL_ADC_ConfigChannel+0x5ec>
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	0e9b      	lsrs	r3, r3, #26
 80034fa:	3301      	adds	r3, #1
 80034fc:	069b      	lsls	r3, r3, #26
 80034fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003502:	e015      	b.n	8003530 <HAL_ADC_ConfigChannel+0x618>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800350c:	fa93 f3a3 	rbit	r3, r3
 8003510:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003514:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 800351c:	2320      	movs	r3, #32
 800351e:	e003      	b.n	8003528 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8003520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003522:	fab3 f383 	clz	r3, r3
 8003526:	b2db      	uxtb	r3, r3
 8003528:	3301      	adds	r3, #1
 800352a:	069b      	lsls	r3, r3, #26
 800352c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003538:	2b00      	cmp	r3, #0
 800353a:	d109      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x638>
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	0e9b      	lsrs	r3, r3, #26
 8003542:	3301      	adds	r3, #1
 8003544:	f003 031f 	and.w	r3, r3, #31
 8003548:	2101      	movs	r1, #1
 800354a:	fa01 f303 	lsl.w	r3, r1, r3
 800354e:	e017      	b.n	8003580 <HAL_ADC_ConfigChannel+0x668>
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	fa93 f3a3 	rbit	r3, r3
 800355c:	61bb      	str	r3, [r7, #24]
  return result;
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003562:	6a3b      	ldr	r3, [r7, #32]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003568:	2320      	movs	r3, #32
 800356a:	e003      	b.n	8003574 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800356c:	6a3b      	ldr	r3, [r7, #32]
 800356e:	fab3 f383 	clz	r3, r3
 8003572:	b2db      	uxtb	r3, r3
 8003574:	3301      	adds	r3, #1
 8003576:	f003 031f 	and.w	r3, r3, #31
 800357a:	2101      	movs	r1, #1
 800357c:	fa01 f303 	lsl.w	r3, r1, r3
 8003580:	ea42 0103 	orr.w	r1, r2, r3
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800358c:	2b00      	cmp	r3, #0
 800358e:	d10d      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x694>
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	0e9b      	lsrs	r3, r3, #26
 8003596:	3301      	adds	r3, #1
 8003598:	f003 021f 	and.w	r2, r3, #31
 800359c:	4613      	mov	r3, r2
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	4413      	add	r3, r2
 80035a2:	3b1e      	subs	r3, #30
 80035a4:	051b      	lsls	r3, r3, #20
 80035a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80035aa:	e01d      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x6d0>
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	fa93 f3a3 	rbit	r3, r3
 80035b8:	60fb      	str	r3, [r7, #12]
  return result;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d103      	bne.n	80035cc <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80035c4:	2320      	movs	r3, #32
 80035c6:	e005      	b.n	80035d4 <HAL_ADC_ConfigChannel+0x6bc>
 80035c8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	fab3 f383 	clz	r3, r3
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	3301      	adds	r3, #1
 80035d6:	f003 021f 	and.w	r2, r3, #31
 80035da:	4613      	mov	r3, r2
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	4413      	add	r3, r2
 80035e0:	3b1e      	subs	r3, #30
 80035e2:	051b      	lsls	r3, r3, #20
 80035e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035e8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80035ea:	683a      	ldr	r2, [r7, #0]
 80035ec:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035ee:	4619      	mov	r1, r3
 80035f0:	f7ff f8cd 	bl	800278e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	4b3d      	ldr	r3, [pc, #244]	@ (80036f0 <HAL_ADC_ConfigChannel+0x7d8>)
 80035fa:	4013      	ands	r3, r2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d06c      	beq.n	80036da <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003600:	483c      	ldr	r0, [pc, #240]	@ (80036f4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003602:	f7ff f80f 	bl	8002624 <LL_ADC_GetCommonPathInternalCh>
 8003606:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a3a      	ldr	r2, [pc, #232]	@ (80036f8 <HAL_ADC_ConfigChannel+0x7e0>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d127      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003614:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003618:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d121      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a35      	ldr	r2, [pc, #212]	@ (80036fc <HAL_ADC_ConfigChannel+0x7e4>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d157      	bne.n	80036da <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800362a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800362e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003632:	4619      	mov	r1, r3
 8003634:	482f      	ldr	r0, [pc, #188]	@ (80036f4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003636:	f7fe ffe2 	bl	80025fe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800363a:	4b31      	ldr	r3, [pc, #196]	@ (8003700 <HAL_ADC_ConfigChannel+0x7e8>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	099b      	lsrs	r3, r3, #6
 8003640:	4a30      	ldr	r2, [pc, #192]	@ (8003704 <HAL_ADC_ConfigChannel+0x7ec>)
 8003642:	fba2 2303 	umull	r2, r3, r2, r3
 8003646:	099b      	lsrs	r3, r3, #6
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	4613      	mov	r3, r2
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	4413      	add	r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003654:	e002      	b.n	800365c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	3b01      	subs	r3, #1
 800365a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1f9      	bne.n	8003656 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003662:	e03a      	b.n	80036da <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a27      	ldr	r2, [pc, #156]	@ (8003708 <HAL_ADC_ConfigChannel+0x7f0>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d113      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800366e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003672:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d10d      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a1f      	ldr	r2, [pc, #124]	@ (80036fc <HAL_ADC_ConfigChannel+0x7e4>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d12a      	bne.n	80036da <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003684:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003688:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800368c:	4619      	mov	r1, r3
 800368e:	4819      	ldr	r0, [pc, #100]	@ (80036f4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003690:	f7fe ffb5 	bl	80025fe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003694:	e021      	b.n	80036da <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a1c      	ldr	r2, [pc, #112]	@ (800370c <HAL_ADC_ConfigChannel+0x7f4>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d11c      	bne.n	80036da <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80036a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d116      	bne.n	80036da <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a12      	ldr	r2, [pc, #72]	@ (80036fc <HAL_ADC_ConfigChannel+0x7e4>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d111      	bne.n	80036da <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80036be:	4619      	mov	r1, r3
 80036c0:	480c      	ldr	r0, [pc, #48]	@ (80036f4 <HAL_ADC_ConfigChannel+0x7dc>)
 80036c2:	f7fe ff9c 	bl	80025fe <LL_ADC_SetCommonPathInternalCh>
 80036c6:	e008      	b.n	80036da <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036cc:	f043 0220 	orr.w	r2, r3, #32
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80036e2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	37d8      	adds	r7, #216	@ 0xd8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	80080000 	.word	0x80080000
 80036f4:	50040300 	.word	0x50040300
 80036f8:	c7520000 	.word	0xc7520000
 80036fc:	50040000 	.word	0x50040000
 8003700:	20000000 	.word	0x20000000
 8003704:	053e2d63 	.word	0x053e2d63
 8003708:	cb840000 	.word	0xcb840000
 800370c:	80000001 	.word	0x80000001

08003710 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b088      	sub	sp, #32
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800371a:	2300      	movs	r3, #0
 800371c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f7ff f944 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 800372c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4618      	mov	r0, r3
 8003734:	f7ff f965 	bl	8002a02 <LL_ADC_INJ_IsConversionOngoing>
 8003738:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d103      	bne.n	8003748 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2b00      	cmp	r3, #0
 8003744:	f000 8098 	beq.w	8003878 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d02a      	beq.n	80037ac <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	7e5b      	ldrb	r3, [r3, #25]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d126      	bne.n	80037ac <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	7e1b      	ldrb	r3, [r3, #24]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d122      	bne.n	80037ac <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003766:	2301      	movs	r3, #1
 8003768:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800376a:	e014      	b.n	8003796 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	4a45      	ldr	r2, [pc, #276]	@ (8003884 <ADC_ConversionStop+0x174>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d90d      	bls.n	8003790 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003778:	f043 0210 	orr.w	r2, r3, #16
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003784:	f043 0201 	orr.w	r2, r3, #1
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e074      	b.n	800387a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	3301      	adds	r3, #1
 8003794:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037a0:	2b40      	cmp	r3, #64	@ 0x40
 80037a2:	d1e3      	bne.n	800376c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2240      	movs	r2, #64	@ 0x40
 80037aa:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d014      	beq.n	80037dc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff f8fc 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00c      	beq.n	80037dc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7ff f8b9 	bl	800293e <LL_ADC_IsDisableOngoing>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d104      	bne.n	80037dc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7ff f8d8 	bl	800298c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d014      	beq.n	800380c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7ff f90b 	bl	8002a02 <LL_ADC_INJ_IsConversionOngoing>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00c      	beq.n	800380c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff f8a1 	bl	800293e <LL_ADC_IsDisableOngoing>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d104      	bne.n	800380c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff f8e7 	bl	80029da <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	2b02      	cmp	r3, #2
 8003810:	d005      	beq.n	800381e <ADC_ConversionStop+0x10e>
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	2b03      	cmp	r3, #3
 8003816:	d105      	bne.n	8003824 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003818:	230c      	movs	r3, #12
 800381a:	617b      	str	r3, [r7, #20]
        break;
 800381c:	e005      	b.n	800382a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800381e:	2308      	movs	r3, #8
 8003820:	617b      	str	r3, [r7, #20]
        break;
 8003822:	e002      	b.n	800382a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003824:	2304      	movs	r3, #4
 8003826:	617b      	str	r3, [r7, #20]
        break;
 8003828:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800382a:	f7fe fea5 	bl	8002578 <HAL_GetTick>
 800382e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003830:	e01b      	b.n	800386a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003832:	f7fe fea1 	bl	8002578 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b05      	cmp	r3, #5
 800383e:	d914      	bls.n	800386a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	4013      	ands	r3, r2
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00d      	beq.n	800386a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003852:	f043 0210 	orr.w	r2, r3, #16
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800385e:	f043 0201 	orr.w	r2, r3, #1
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e007      	b.n	800387a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	4013      	ands	r3, r2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1dc      	bne.n	8003832 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3720      	adds	r7, #32
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	a33fffff 	.word	0xa33fffff

08003888 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003890:	2300      	movs	r3, #0
 8003892:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff f83d 	bl	8002918 <LL_ADC_IsEnabled>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d169      	bne.n	8003978 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689a      	ldr	r2, [r3, #8]
 80038aa:	4b36      	ldr	r3, [pc, #216]	@ (8003984 <ADC_Enable+0xfc>)
 80038ac:	4013      	ands	r3, r2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00d      	beq.n	80038ce <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b6:	f043 0210 	orr.w	r2, r3, #16
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c2:	f043 0201 	orr.w	r2, r3, #1
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e055      	b.n	800397a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7fe fff8 	bl	80028c8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80038d8:	482b      	ldr	r0, [pc, #172]	@ (8003988 <ADC_Enable+0x100>)
 80038da:	f7fe fea3 	bl	8002624 <LL_ADC_GetCommonPathInternalCh>
 80038de:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80038e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d013      	beq.n	8003910 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038e8:	4b28      	ldr	r3, [pc, #160]	@ (800398c <ADC_Enable+0x104>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	099b      	lsrs	r3, r3, #6
 80038ee:	4a28      	ldr	r2, [pc, #160]	@ (8003990 <ADC_Enable+0x108>)
 80038f0:	fba2 2303 	umull	r2, r3, r2, r3
 80038f4:	099b      	lsrs	r3, r3, #6
 80038f6:	1c5a      	adds	r2, r3, #1
 80038f8:	4613      	mov	r3, r2
 80038fa:	005b      	lsls	r3, r3, #1
 80038fc:	4413      	add	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003902:	e002      	b.n	800390a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	3b01      	subs	r3, #1
 8003908:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1f9      	bne.n	8003904 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003910:	f7fe fe32 	bl	8002578 <HAL_GetTick>
 8003914:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003916:	e028      	b.n	800396a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4618      	mov	r0, r3
 800391e:	f7fe fffb 	bl	8002918 <LL_ADC_IsEnabled>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d104      	bne.n	8003932 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4618      	mov	r0, r3
 800392e:	f7fe ffcb 	bl	80028c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003932:	f7fe fe21 	bl	8002578 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d914      	bls.n	800396a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b01      	cmp	r3, #1
 800394c:	d00d      	beq.n	800396a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003952:	f043 0210 	orr.w	r2, r3, #16
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395e:	f043 0201 	orr.w	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e007      	b.n	800397a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0301 	and.w	r3, r3, #1
 8003974:	2b01      	cmp	r3, #1
 8003976:	d1cf      	bne.n	8003918 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	8000003f 	.word	0x8000003f
 8003988:	50040300 	.word	0x50040300
 800398c:	20000000 	.word	0x20000000
 8003990:	053e2d63 	.word	0x053e2d63

08003994 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7fe ffcc 	bl	800293e <LL_ADC_IsDisableOngoing>
 80039a6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7fe ffb3 	bl	8002918 <LL_ADC_IsEnabled>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d047      	beq.n	8003a48 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d144      	bne.n	8003a48 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f003 030d 	and.w	r3, r3, #13
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d10c      	bne.n	80039e6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7fe ff8d 	bl	80028f0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2203      	movs	r2, #3
 80039dc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80039de:	f7fe fdcb 	bl	8002578 <HAL_GetTick>
 80039e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039e4:	e029      	b.n	8003a3a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ea:	f043 0210 	orr.w	r2, r3, #16
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f6:	f043 0201 	orr.w	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e023      	b.n	8003a4a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a02:	f7fe fdb9 	bl	8002578 <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d914      	bls.n	8003a3a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00d      	beq.n	8003a3a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a22:	f043 0210 	orr.w	r2, r3, #16
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2e:	f043 0201 	orr.w	r2, r3, #1
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e007      	b.n	8003a4a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1dc      	bne.n	8003a02 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
	...

08003a54 <__NVIC_SetPriorityGrouping>:
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f003 0307 	and.w	r3, r3, #7
 8003a62:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a64:	4b0c      	ldr	r3, [pc, #48]	@ (8003a98 <__NVIC_SetPriorityGrouping+0x44>)
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a70:	4013      	ands	r3, r2
 8003a72:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a86:	4a04      	ldr	r2, [pc, #16]	@ (8003a98 <__NVIC_SetPriorityGrouping+0x44>)
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	60d3      	str	r3, [r2, #12]
}
 8003a8c:	bf00      	nop
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr
 8003a98:	e000ed00 	.word	0xe000ed00

08003a9c <__NVIC_GetPriorityGrouping>:
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003aa0:	4b04      	ldr	r3, [pc, #16]	@ (8003ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	0a1b      	lsrs	r3, r3, #8
 8003aa6:	f003 0307 	and.w	r3, r3, #7
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr
 8003ab4:	e000ed00 	.word	0xe000ed00

08003ab8 <__NVIC_EnableIRQ>:
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	4603      	mov	r3, r0
 8003ac0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	db0b      	blt.n	8003ae2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003aca:	79fb      	ldrb	r3, [r7, #7]
 8003acc:	f003 021f 	and.w	r2, r3, #31
 8003ad0:	4907      	ldr	r1, [pc, #28]	@ (8003af0 <__NVIC_EnableIRQ+0x38>)
 8003ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	2001      	movs	r0, #1
 8003ada:	fa00 f202 	lsl.w	r2, r0, r2
 8003ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	e000e100 	.word	0xe000e100

08003af4 <__NVIC_SetPriority>:
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	4603      	mov	r3, r0
 8003afc:	6039      	str	r1, [r7, #0]
 8003afe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	db0a      	blt.n	8003b1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	b2da      	uxtb	r2, r3
 8003b0c:	490c      	ldr	r1, [pc, #48]	@ (8003b40 <__NVIC_SetPriority+0x4c>)
 8003b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b12:	0112      	lsls	r2, r2, #4
 8003b14:	b2d2      	uxtb	r2, r2
 8003b16:	440b      	add	r3, r1
 8003b18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003b1c:	e00a      	b.n	8003b34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	4908      	ldr	r1, [pc, #32]	@ (8003b44 <__NVIC_SetPriority+0x50>)
 8003b24:	79fb      	ldrb	r3, [r7, #7]
 8003b26:	f003 030f 	and.w	r3, r3, #15
 8003b2a:	3b04      	subs	r3, #4
 8003b2c:	0112      	lsls	r2, r2, #4
 8003b2e:	b2d2      	uxtb	r2, r2
 8003b30:	440b      	add	r3, r1
 8003b32:	761a      	strb	r2, [r3, #24]
}
 8003b34:	bf00      	nop
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr
 8003b40:	e000e100 	.word	0xe000e100
 8003b44:	e000ed00 	.word	0xe000ed00

08003b48 <NVIC_EncodePriority>:
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b089      	sub	sp, #36	@ 0x24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	f1c3 0307 	rsb	r3, r3, #7
 8003b62:	2b04      	cmp	r3, #4
 8003b64:	bf28      	it	cs
 8003b66:	2304      	movcs	r3, #4
 8003b68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	3304      	adds	r3, #4
 8003b6e:	2b06      	cmp	r3, #6
 8003b70:	d902      	bls.n	8003b78 <NVIC_EncodePriority+0x30>
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	3b03      	subs	r3, #3
 8003b76:	e000      	b.n	8003b7a <NVIC_EncodePriority+0x32>
 8003b78:	2300      	movs	r3, #0
 8003b7a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b7c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	43da      	mvns	r2, r3
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	401a      	ands	r2, r3
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b90:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	fa01 f303 	lsl.w	r3, r1, r3
 8003b9a:	43d9      	mvns	r1, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ba0:	4313      	orrs	r3, r2
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3724      	adds	r7, #36	@ 0x24
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
	...

08003bb0 <SysTick_Config>:
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bc0:	d301      	bcc.n	8003bc6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e00f      	b.n	8003be6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf0 <SysTick_Config+0x40>)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bce:	210f      	movs	r1, #15
 8003bd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003bd4:	f7ff ff8e 	bl	8003af4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bd8:	4b05      	ldr	r3, [pc, #20]	@ (8003bf0 <SysTick_Config+0x40>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bde:	4b04      	ldr	r3, [pc, #16]	@ (8003bf0 <SysTick_Config+0x40>)
 8003be0:	2207      	movs	r2, #7
 8003be2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	e000e010 	.word	0xe000e010

08003bf4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f7ff ff29 	bl	8003a54 <__NVIC_SetPriorityGrouping>
}
 8003c02:	bf00      	nop
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b086      	sub	sp, #24
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	4603      	mov	r3, r0
 8003c12:	60b9      	str	r1, [r7, #8]
 8003c14:	607a      	str	r2, [r7, #4]
 8003c16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c1c:	f7ff ff3e 	bl	8003a9c <__NVIC_GetPriorityGrouping>
 8003c20:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	68b9      	ldr	r1, [r7, #8]
 8003c26:	6978      	ldr	r0, [r7, #20]
 8003c28:	f7ff ff8e 	bl	8003b48 <NVIC_EncodePriority>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c32:	4611      	mov	r1, r2
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7ff ff5d 	bl	8003af4 <__NVIC_SetPriority>
}
 8003c3a:	bf00      	nop
 8003c3c:	3718      	adds	r7, #24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b082      	sub	sp, #8
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	4603      	mov	r3, r0
 8003c4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7ff ff31 	bl	8003ab8 <__NVIC_EnableIRQ>
}
 8003c56:	bf00      	nop
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b082      	sub	sp, #8
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f7ff ffa2 	bl	8003bb0 <SysTick_Config>
 8003c6c:	4603      	mov	r3, r0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3708      	adds	r7, #8
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
	...

08003c78 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d101      	bne.n	8003c8a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e0ac      	b.n	8003de4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 f8b2 	bl	8003df8 <DFSDM_GetChannelFromInstance>
 8003c94:	4603      	mov	r3, r0
 8003c96:	4a55      	ldr	r2, [pc, #340]	@ (8003dec <HAL_DFSDM_ChannelInit+0x174>)
 8003c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e09f      	b.n	8003de4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f7fd fff9 	bl	8001c9c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003caa:	4b51      	ldr	r3, [pc, #324]	@ (8003df0 <HAL_DFSDM_ChannelInit+0x178>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	3301      	adds	r3, #1
 8003cb0:	4a4f      	ldr	r2, [pc, #316]	@ (8003df0 <HAL_DFSDM_ChannelInit+0x178>)
 8003cb2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003cb4:	4b4e      	ldr	r3, [pc, #312]	@ (8003df0 <HAL_DFSDM_ChannelInit+0x178>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d125      	bne.n	8003d08 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003cbc:	4b4d      	ldr	r3, [pc, #308]	@ (8003df4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a4c      	ldr	r2, [pc, #304]	@ (8003df4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cc2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003cc6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003cc8:	4b4a      	ldr	r3, [pc, #296]	@ (8003df4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	4948      	ldr	r1, [pc, #288]	@ (8003df4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003cd6:	4b47      	ldr	r3, [pc, #284]	@ (8003df4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a46      	ldr	r2, [pc, #280]	@ (8003df4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cdc:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8003ce0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	791b      	ldrb	r3, [r3, #4]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d108      	bne.n	8003cfc <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003cea:	4b42      	ldr	r3, [pc, #264]	@ (8003df4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	041b      	lsls	r3, r3, #16
 8003cf6:	493f      	ldr	r1, [pc, #252]	@ (8003df4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003cfc:	4b3d      	ldr	r3, [pc, #244]	@ (8003df4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a3c      	ldr	r2, [pc, #240]	@ (8003df4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003d02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003d06:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8003d16:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6819      	ldr	r1, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003d26:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003d2c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	430a      	orrs	r2, r1
 8003d34:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 020f 	bic.w	r2, r2, #15
 8003d44:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6819      	ldr	r1, [r3, #0]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003d54:	431a      	orrs	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8003d6c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6899      	ldr	r1, [r3, #8]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003d80:	431a      	orrs	r2, r3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	430a      	orrs	r2, r1
 8003d88:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f002 0207 	and.w	r2, r2, #7
 8003d98:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	6859      	ldr	r1, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da4:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003daa:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003dac:	431a      	orrs	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003dc4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 f810 	bl	8003df8 <DFSDM_GetChannelFromInstance>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	4904      	ldr	r1, [pc, #16]	@ (8003dec <HAL_DFSDM_ChannelInit+0x174>)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3708      	adds	r7, #8
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	20000464 	.word	0x20000464
 8003df0:	20000460 	.word	0x20000460
 8003df4:	40016000 	.word	0x40016000

08003df8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a1c      	ldr	r2, [pc, #112]	@ (8003e74 <DFSDM_GetChannelFromInstance+0x7c>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d102      	bne.n	8003e0e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	60fb      	str	r3, [r7, #12]
 8003e0c:	e02b      	b.n	8003e66 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a19      	ldr	r2, [pc, #100]	@ (8003e78 <DFSDM_GetChannelFromInstance+0x80>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d102      	bne.n	8003e1c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003e16:	2301      	movs	r3, #1
 8003e18:	60fb      	str	r3, [r7, #12]
 8003e1a:	e024      	b.n	8003e66 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a17      	ldr	r2, [pc, #92]	@ (8003e7c <DFSDM_GetChannelFromInstance+0x84>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d102      	bne.n	8003e2a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003e24:	2302      	movs	r3, #2
 8003e26:	60fb      	str	r3, [r7, #12]
 8003e28:	e01d      	b.n	8003e66 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a14      	ldr	r2, [pc, #80]	@ (8003e80 <DFSDM_GetChannelFromInstance+0x88>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d102      	bne.n	8003e38 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003e32:	2304      	movs	r3, #4
 8003e34:	60fb      	str	r3, [r7, #12]
 8003e36:	e016      	b.n	8003e66 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a12      	ldr	r2, [pc, #72]	@ (8003e84 <DFSDM_GetChannelFromInstance+0x8c>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d102      	bne.n	8003e46 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003e40:	2305      	movs	r3, #5
 8003e42:	60fb      	str	r3, [r7, #12]
 8003e44:	e00f      	b.n	8003e66 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a0f      	ldr	r2, [pc, #60]	@ (8003e88 <DFSDM_GetChannelFromInstance+0x90>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d102      	bne.n	8003e54 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003e4e:	2306      	movs	r3, #6
 8003e50:	60fb      	str	r3, [r7, #12]
 8003e52:	e008      	b.n	8003e66 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a0d      	ldr	r2, [pc, #52]	@ (8003e8c <DFSDM_GetChannelFromInstance+0x94>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d102      	bne.n	8003e62 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003e5c:	2307      	movs	r3, #7
 8003e5e:	60fb      	str	r3, [r7, #12]
 8003e60:	e001      	b.n	8003e66 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003e62:	2303      	movs	r3, #3
 8003e64:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003e66:	68fb      	ldr	r3, [r7, #12]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3714      	adds	r7, #20
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr
 8003e74:	40016000 	.word	0x40016000
 8003e78:	40016020 	.word	0x40016020
 8003e7c:	40016040 	.word	0x40016040
 8003e80:	40016080 	.word	0x40016080
 8003e84:	400160a0 	.word	0x400160a0
 8003e88:	400160c0 	.word	0x400160c0
 8003e8c:	400160e0 	.word	0x400160e0

08003e90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e9e:	e166      	b.n	800416e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	2101      	movs	r1, #1
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8003eac:	4013      	ands	r3, r2
 8003eae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f000 8158 	beq.w	8004168 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f003 0303 	and.w	r3, r3, #3
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d005      	beq.n	8003ed0 <HAL_GPIO_Init+0x40>
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f003 0303 	and.w	r3, r3, #3
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d130      	bne.n	8003f32 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	2203      	movs	r2, #3
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f06:	2201      	movs	r2, #1
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4013      	ands	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	091b      	lsrs	r3, r3, #4
 8003f1c:	f003 0201 	and.w	r2, r3, #1
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	fa02 f303 	lsl.w	r3, r2, r3
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f003 0303 	and.w	r3, r3, #3
 8003f3a:	2b03      	cmp	r3, #3
 8003f3c:	d017      	beq.n	8003f6e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	2203      	movs	r2, #3
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	4013      	ands	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	689a      	ldr	r2, [r3, #8]
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f003 0303 	and.w	r3, r3, #3
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d123      	bne.n	8003fc2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	08da      	lsrs	r2, r3, #3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	3208      	adds	r2, #8
 8003f82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f86:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	220f      	movs	r2, #15
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	43db      	mvns	r3, r3
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	691a      	ldr	r2, [r3, #16]
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	08da      	lsrs	r2, r3, #3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	3208      	adds	r2, #8
 8003fbc:	6939      	ldr	r1, [r7, #16]
 8003fbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	2203      	movs	r2, #3
 8003fce:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd2:	43db      	mvns	r3, r3
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f003 0203 	and.w	r2, r3, #3
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f000 80b2 	beq.w	8004168 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004004:	4b61      	ldr	r3, [pc, #388]	@ (800418c <HAL_GPIO_Init+0x2fc>)
 8004006:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004008:	4a60      	ldr	r2, [pc, #384]	@ (800418c <HAL_GPIO_Init+0x2fc>)
 800400a:	f043 0301 	orr.w	r3, r3, #1
 800400e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004010:	4b5e      	ldr	r3, [pc, #376]	@ (800418c <HAL_GPIO_Init+0x2fc>)
 8004012:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800401c:	4a5c      	ldr	r2, [pc, #368]	@ (8004190 <HAL_GPIO_Init+0x300>)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	089b      	lsrs	r3, r3, #2
 8004022:	3302      	adds	r3, #2
 8004024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004028:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f003 0303 	and.w	r3, r3, #3
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	220f      	movs	r2, #15
 8004034:	fa02 f303 	lsl.w	r3, r2, r3
 8004038:	43db      	mvns	r3, r3
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	4013      	ands	r3, r2
 800403e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004046:	d02b      	beq.n	80040a0 <HAL_GPIO_Init+0x210>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a52      	ldr	r2, [pc, #328]	@ (8004194 <HAL_GPIO_Init+0x304>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d025      	beq.n	800409c <HAL_GPIO_Init+0x20c>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a51      	ldr	r2, [pc, #324]	@ (8004198 <HAL_GPIO_Init+0x308>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d01f      	beq.n	8004098 <HAL_GPIO_Init+0x208>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a50      	ldr	r2, [pc, #320]	@ (800419c <HAL_GPIO_Init+0x30c>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d019      	beq.n	8004094 <HAL_GPIO_Init+0x204>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a4f      	ldr	r2, [pc, #316]	@ (80041a0 <HAL_GPIO_Init+0x310>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d013      	beq.n	8004090 <HAL_GPIO_Init+0x200>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	4a4e      	ldr	r2, [pc, #312]	@ (80041a4 <HAL_GPIO_Init+0x314>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d00d      	beq.n	800408c <HAL_GPIO_Init+0x1fc>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a4d      	ldr	r2, [pc, #308]	@ (80041a8 <HAL_GPIO_Init+0x318>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d007      	beq.n	8004088 <HAL_GPIO_Init+0x1f8>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a4c      	ldr	r2, [pc, #304]	@ (80041ac <HAL_GPIO_Init+0x31c>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d101      	bne.n	8004084 <HAL_GPIO_Init+0x1f4>
 8004080:	2307      	movs	r3, #7
 8004082:	e00e      	b.n	80040a2 <HAL_GPIO_Init+0x212>
 8004084:	2308      	movs	r3, #8
 8004086:	e00c      	b.n	80040a2 <HAL_GPIO_Init+0x212>
 8004088:	2306      	movs	r3, #6
 800408a:	e00a      	b.n	80040a2 <HAL_GPIO_Init+0x212>
 800408c:	2305      	movs	r3, #5
 800408e:	e008      	b.n	80040a2 <HAL_GPIO_Init+0x212>
 8004090:	2304      	movs	r3, #4
 8004092:	e006      	b.n	80040a2 <HAL_GPIO_Init+0x212>
 8004094:	2303      	movs	r3, #3
 8004096:	e004      	b.n	80040a2 <HAL_GPIO_Init+0x212>
 8004098:	2302      	movs	r3, #2
 800409a:	e002      	b.n	80040a2 <HAL_GPIO_Init+0x212>
 800409c:	2301      	movs	r3, #1
 800409e:	e000      	b.n	80040a2 <HAL_GPIO_Init+0x212>
 80040a0:	2300      	movs	r3, #0
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	f002 0203 	and.w	r2, r2, #3
 80040a8:	0092      	lsls	r2, r2, #2
 80040aa:	4093      	lsls	r3, r2
 80040ac:	693a      	ldr	r2, [r7, #16]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80040b2:	4937      	ldr	r1, [pc, #220]	@ (8004190 <HAL_GPIO_Init+0x300>)
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	089b      	lsrs	r3, r3, #2
 80040b8:	3302      	adds	r3, #2
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80040c0:	4b3b      	ldr	r3, [pc, #236]	@ (80041b0 <HAL_GPIO_Init+0x320>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	43db      	mvns	r3, r3
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	4013      	ands	r3, r2
 80040ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d003      	beq.n	80040e4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80040e4:	4a32      	ldr	r2, [pc, #200]	@ (80041b0 <HAL_GPIO_Init+0x320>)
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80040ea:	4b31      	ldr	r3, [pc, #196]	@ (80041b0 <HAL_GPIO_Init+0x320>)
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	43db      	mvns	r3, r3
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	4013      	ands	r3, r2
 80040f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4313      	orrs	r3, r2
 800410c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800410e:	4a28      	ldr	r2, [pc, #160]	@ (80041b0 <HAL_GPIO_Init+0x320>)
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004114:	4b26      	ldr	r3, [pc, #152]	@ (80041b0 <HAL_GPIO_Init+0x320>)
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	43db      	mvns	r3, r3
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	4013      	ands	r3, r2
 8004122:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d003      	beq.n	8004138 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	4313      	orrs	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004138:	4a1d      	ldr	r2, [pc, #116]	@ (80041b0 <HAL_GPIO_Init+0x320>)
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800413e:	4b1c      	ldr	r3, [pc, #112]	@ (80041b0 <HAL_GPIO_Init+0x320>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	43db      	mvns	r3, r3
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	4013      	ands	r3, r2
 800414c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	4313      	orrs	r3, r2
 8004160:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004162:	4a13      	ldr	r2, [pc, #76]	@ (80041b0 <HAL_GPIO_Init+0x320>)
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	3301      	adds	r3, #1
 800416c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	fa22 f303 	lsr.w	r3, r2, r3
 8004178:	2b00      	cmp	r3, #0
 800417a:	f47f ae91 	bne.w	8003ea0 <HAL_GPIO_Init+0x10>
  }
}
 800417e:	bf00      	nop
 8004180:	bf00      	nop
 8004182:	371c      	adds	r7, #28
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr
 800418c:	40021000 	.word	0x40021000
 8004190:	40010000 	.word	0x40010000
 8004194:	48000400 	.word	0x48000400
 8004198:	48000800 	.word	0x48000800
 800419c:	48000c00 	.word	0x48000c00
 80041a0:	48001000 	.word	0x48001000
 80041a4:	48001400 	.word	0x48001400
 80041a8:	48001800 	.word	0x48001800
 80041ac:	48001c00 	.word	0x48001c00
 80041b0:	40010400 	.word	0x40010400

080041b4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b087      	sub	sp, #28
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80041c2:	e0c9      	b.n	8004358 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80041c4:	2201      	movs	r2, #1
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	fa02 f303 	lsl.w	r3, r2, r3
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	4013      	ands	r3, r2
 80041d0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 80bc 	beq.w	8004352 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80041da:	4a66      	ldr	r2, [pc, #408]	@ (8004374 <HAL_GPIO_DeInit+0x1c0>)
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	089b      	lsrs	r3, r3, #2
 80041e0:	3302      	adds	r3, #2
 80041e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041e6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	f003 0303 	and.w	r3, r3, #3
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	220f      	movs	r2, #15
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	4013      	ands	r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004202:	d02b      	beq.n	800425c <HAL_GPIO_DeInit+0xa8>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a5c      	ldr	r2, [pc, #368]	@ (8004378 <HAL_GPIO_DeInit+0x1c4>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d025      	beq.n	8004258 <HAL_GPIO_DeInit+0xa4>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a5b      	ldr	r2, [pc, #364]	@ (800437c <HAL_GPIO_DeInit+0x1c8>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d01f      	beq.n	8004254 <HAL_GPIO_DeInit+0xa0>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a5a      	ldr	r2, [pc, #360]	@ (8004380 <HAL_GPIO_DeInit+0x1cc>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d019      	beq.n	8004250 <HAL_GPIO_DeInit+0x9c>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a59      	ldr	r2, [pc, #356]	@ (8004384 <HAL_GPIO_DeInit+0x1d0>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d013      	beq.n	800424c <HAL_GPIO_DeInit+0x98>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a58      	ldr	r2, [pc, #352]	@ (8004388 <HAL_GPIO_DeInit+0x1d4>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d00d      	beq.n	8004248 <HAL_GPIO_DeInit+0x94>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a57      	ldr	r2, [pc, #348]	@ (800438c <HAL_GPIO_DeInit+0x1d8>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d007      	beq.n	8004244 <HAL_GPIO_DeInit+0x90>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a56      	ldr	r2, [pc, #344]	@ (8004390 <HAL_GPIO_DeInit+0x1dc>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d101      	bne.n	8004240 <HAL_GPIO_DeInit+0x8c>
 800423c:	2307      	movs	r3, #7
 800423e:	e00e      	b.n	800425e <HAL_GPIO_DeInit+0xaa>
 8004240:	2308      	movs	r3, #8
 8004242:	e00c      	b.n	800425e <HAL_GPIO_DeInit+0xaa>
 8004244:	2306      	movs	r3, #6
 8004246:	e00a      	b.n	800425e <HAL_GPIO_DeInit+0xaa>
 8004248:	2305      	movs	r3, #5
 800424a:	e008      	b.n	800425e <HAL_GPIO_DeInit+0xaa>
 800424c:	2304      	movs	r3, #4
 800424e:	e006      	b.n	800425e <HAL_GPIO_DeInit+0xaa>
 8004250:	2303      	movs	r3, #3
 8004252:	e004      	b.n	800425e <HAL_GPIO_DeInit+0xaa>
 8004254:	2302      	movs	r3, #2
 8004256:	e002      	b.n	800425e <HAL_GPIO_DeInit+0xaa>
 8004258:	2301      	movs	r3, #1
 800425a:	e000      	b.n	800425e <HAL_GPIO_DeInit+0xaa>
 800425c:	2300      	movs	r3, #0
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	f002 0203 	and.w	r2, r2, #3
 8004264:	0092      	lsls	r2, r2, #2
 8004266:	4093      	lsls	r3, r2
 8004268:	68fa      	ldr	r2, [r7, #12]
 800426a:	429a      	cmp	r2, r3
 800426c:	d132      	bne.n	80042d4 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800426e:	4b49      	ldr	r3, [pc, #292]	@ (8004394 <HAL_GPIO_DeInit+0x1e0>)
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	43db      	mvns	r3, r3
 8004276:	4947      	ldr	r1, [pc, #284]	@ (8004394 <HAL_GPIO_DeInit+0x1e0>)
 8004278:	4013      	ands	r3, r2
 800427a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800427c:	4b45      	ldr	r3, [pc, #276]	@ (8004394 <HAL_GPIO_DeInit+0x1e0>)
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	43db      	mvns	r3, r3
 8004284:	4943      	ldr	r1, [pc, #268]	@ (8004394 <HAL_GPIO_DeInit+0x1e0>)
 8004286:	4013      	ands	r3, r2
 8004288:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800428a:	4b42      	ldr	r3, [pc, #264]	@ (8004394 <HAL_GPIO_DeInit+0x1e0>)
 800428c:	68da      	ldr	r2, [r3, #12]
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	43db      	mvns	r3, r3
 8004292:	4940      	ldr	r1, [pc, #256]	@ (8004394 <HAL_GPIO_DeInit+0x1e0>)
 8004294:	4013      	ands	r3, r2
 8004296:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004298:	4b3e      	ldr	r3, [pc, #248]	@ (8004394 <HAL_GPIO_DeInit+0x1e0>)
 800429a:	689a      	ldr	r2, [r3, #8]
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	43db      	mvns	r3, r3
 80042a0:	493c      	ldr	r1, [pc, #240]	@ (8004394 <HAL_GPIO_DeInit+0x1e0>)
 80042a2:	4013      	ands	r3, r2
 80042a4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f003 0303 	and.w	r3, r3, #3
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	220f      	movs	r2, #15
 80042b0:	fa02 f303 	lsl.w	r3, r2, r3
 80042b4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80042b6:	4a2f      	ldr	r2, [pc, #188]	@ (8004374 <HAL_GPIO_DeInit+0x1c0>)
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	089b      	lsrs	r3, r3, #2
 80042bc:	3302      	adds	r3, #2
 80042be:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	43da      	mvns	r2, r3
 80042c6:	482b      	ldr	r0, [pc, #172]	@ (8004374 <HAL_GPIO_DeInit+0x1c0>)
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	089b      	lsrs	r3, r3, #2
 80042cc:	400a      	ands	r2, r1
 80042ce:	3302      	adds	r3, #2
 80042d0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	005b      	lsls	r3, r3, #1
 80042dc:	2103      	movs	r1, #3
 80042de:	fa01 f303 	lsl.w	r3, r1, r3
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	08da      	lsrs	r2, r3, #3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	3208      	adds	r2, #8
 80042f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	f003 0307 	and.w	r3, r3, #7
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	220f      	movs	r2, #15
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	43db      	mvns	r3, r3
 8004304:	697a      	ldr	r2, [r7, #20]
 8004306:	08d2      	lsrs	r2, r2, #3
 8004308:	4019      	ands	r1, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	3208      	adds	r2, #8
 800430e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689a      	ldr	r2, [r3, #8]
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	2103      	movs	r1, #3
 800431c:	fa01 f303 	lsl.w	r3, r1, r3
 8004320:	43db      	mvns	r3, r3
 8004322:	401a      	ands	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	2101      	movs	r1, #1
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	fa01 f303 	lsl.w	r3, r1, r3
 8004334:	43db      	mvns	r3, r3
 8004336:	401a      	ands	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68da      	ldr	r2, [r3, #12]
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	2103      	movs	r1, #3
 8004346:	fa01 f303 	lsl.w	r3, r1, r3
 800434a:	43db      	mvns	r3, r3
 800434c:	401a      	ands	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	3301      	adds	r3, #1
 8004356:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	fa22 f303 	lsr.w	r3, r2, r3
 8004360:	2b00      	cmp	r3, #0
 8004362:	f47f af2f 	bne.w	80041c4 <HAL_GPIO_DeInit+0x10>
  }
}
 8004366:	bf00      	nop
 8004368:	bf00      	nop
 800436a:	371c      	adds	r7, #28
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	40010000 	.word	0x40010000
 8004378:	48000400 	.word	0x48000400
 800437c:	48000800 	.word	0x48000800
 8004380:	48000c00 	.word	0x48000c00
 8004384:	48001000 	.word	0x48001000
 8004388:	48001400 	.word	0x48001400
 800438c:	48001800 	.word	0x48001800
 8004390:	48001c00 	.word	0x48001c00
 8004394:	40010400 	.word	0x40010400

08004398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	460b      	mov	r3, r1
 80043a2:	807b      	strh	r3, [r7, #2]
 80043a4:	4613      	mov	r3, r2
 80043a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043a8:	787b      	ldrb	r3, [r7, #1]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043ae:	887a      	ldrh	r2, [r7, #2]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043b4:	e002      	b.n	80043bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043b6:	887a      	ldrh	r2, [r7, #2]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	4603      	mov	r3, r0
 80043d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80043d2:	4b08      	ldr	r3, [pc, #32]	@ (80043f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043d4:	695a      	ldr	r2, [r3, #20]
 80043d6:	88fb      	ldrh	r3, [r7, #6]
 80043d8:	4013      	ands	r3, r2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d006      	beq.n	80043ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043de:	4a05      	ldr	r2, [pc, #20]	@ (80043f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043e0:	88fb      	ldrh	r3, [r7, #6]
 80043e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043e4:	88fb      	ldrh	r3, [r7, #6]
 80043e6:	4618      	mov	r0, r3
 80043e8:	f000 f806 	bl	80043f8 <HAL_GPIO_EXTI_Callback>
  }
}
 80043ec:	bf00      	nop
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40010400 	.word	0x40010400

080043f8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	4603      	mov	r3, r0
 8004400:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b082      	sub	sp, #8
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e08d      	b.n	800453c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	d106      	bne.n	800443a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f7fd fc95 	bl	8001d64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2224      	movs	r2, #36	@ 0x24
 800443e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 0201 	bic.w	r2, r2, #1
 8004450:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800445e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	689a      	ldr	r2, [r3, #8]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800446e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d107      	bne.n	8004488 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689a      	ldr	r2, [r3, #8]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004484:	609a      	str	r2, [r3, #8]
 8004486:	e006      	b.n	8004496 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689a      	ldr	r2, [r3, #8]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004494:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	2b02      	cmp	r3, #2
 800449c:	d108      	bne.n	80044b0 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044ac:	605a      	str	r2, [r3, #4]
 80044ae:	e007      	b.n	80044c0 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	685a      	ldr	r2, [r3, #4]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044be:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	6812      	ldr	r2, [r2, #0]
 80044ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80044ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044d2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68da      	ldr	r2, [r3, #12]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80044e2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	691a      	ldr	r2, [r3, #16]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	69d9      	ldr	r1, [r3, #28]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a1a      	ldr	r2, [r3, #32]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	430a      	orrs	r2, r1
 800450c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f042 0201 	orr.w	r2, r2, #1
 800451c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2220      	movs	r2, #32
 8004528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800453a:	2300      	movs	r3, #0
}
 800453c:	4618      	mov	r0, r3
 800453e:	3708      	adds	r7, #8
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e021      	b.n	800459a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2224      	movs	r2, #36	@ 0x24
 800455a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f022 0201 	bic.w	r2, r2, #1
 800456c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fd fc56 	bl	8001e20 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3708      	adds	r7, #8
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
	...

080045a4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b088      	sub	sp, #32
 80045a8:	af02      	add	r7, sp, #8
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	4608      	mov	r0, r1
 80045ae:	4611      	mov	r1, r2
 80045b0:	461a      	mov	r2, r3
 80045b2:	4603      	mov	r3, r0
 80045b4:	817b      	strh	r3, [r7, #10]
 80045b6:	460b      	mov	r3, r1
 80045b8:	813b      	strh	r3, [r7, #8]
 80045ba:	4613      	mov	r3, r2
 80045bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b20      	cmp	r3, #32
 80045c8:	f040 80f9 	bne.w	80047be <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80045cc:	6a3b      	ldr	r3, [r7, #32]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <HAL_I2C_Mem_Write+0x34>
 80045d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d105      	bne.n	80045e4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045de:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e0ed      	b.n	80047c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d101      	bne.n	80045f2 <HAL_I2C_Mem_Write+0x4e>
 80045ee:	2302      	movs	r3, #2
 80045f0:	e0e6      	b.n	80047c0 <HAL_I2C_Mem_Write+0x21c>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80045fa:	f7fd ffbd 	bl	8002578 <HAL_GetTick>
 80045fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	9300      	str	r3, [sp, #0]
 8004604:	2319      	movs	r3, #25
 8004606:	2201      	movs	r2, #1
 8004608:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f000 fac3 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e0d1      	b.n	80047c0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2221      	movs	r2, #33	@ 0x21
 8004620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2240      	movs	r2, #64	@ 0x40
 8004628:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6a3a      	ldr	r2, [r7, #32]
 8004636:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800463c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004644:	88f8      	ldrh	r0, [r7, #6]
 8004646:	893a      	ldrh	r2, [r7, #8]
 8004648:	8979      	ldrh	r1, [r7, #10]
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	9301      	str	r3, [sp, #4]
 800464e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	4603      	mov	r3, r0
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 f9d3 	bl	8004a00 <I2C_RequestMemoryWrite>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d005      	beq.n	800466c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e0a9      	b.n	80047c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004670:	b29b      	uxth	r3, r3
 8004672:	2bff      	cmp	r3, #255	@ 0xff
 8004674:	d90e      	bls.n	8004694 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	22ff      	movs	r2, #255	@ 0xff
 800467a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004680:	b2da      	uxtb	r2, r3
 8004682:	8979      	ldrh	r1, [r7, #10]
 8004684:	2300      	movs	r3, #0
 8004686:	9300      	str	r3, [sp, #0]
 8004688:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f000 fc47 	bl	8004f20 <I2C_TransferConfig>
 8004692:	e00f      	b.n	80046b4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004698:	b29a      	uxth	r2, r3
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046a2:	b2da      	uxtb	r2, r3
 80046a4:	8979      	ldrh	r1, [r7, #10]
 80046a6:	2300      	movs	r3, #0
 80046a8:	9300      	str	r3, [sp, #0]
 80046aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 fc36 	bl	8004f20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046b8:	68f8      	ldr	r0, [r7, #12]
 80046ba:	f000 fac6 	bl	8004c4a <I2C_WaitOnTXISFlagUntilTimeout>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d001      	beq.n	80046c8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e07b      	b.n	80047c0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046cc:	781a      	ldrb	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d8:	1c5a      	adds	r2, r3, #1
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	3b01      	subs	r3, #1
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f0:	3b01      	subs	r3, #1
 80046f2:	b29a      	uxth	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d034      	beq.n	800476c <HAL_I2C_Mem_Write+0x1c8>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004706:	2b00      	cmp	r3, #0
 8004708:	d130      	bne.n	800476c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	9300      	str	r3, [sp, #0]
 800470e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004710:	2200      	movs	r2, #0
 8004712:	2180      	movs	r1, #128	@ 0x80
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 fa3f 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e04d      	b.n	80047c0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004728:	b29b      	uxth	r3, r3
 800472a:	2bff      	cmp	r3, #255	@ 0xff
 800472c:	d90e      	bls.n	800474c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	22ff      	movs	r2, #255	@ 0xff
 8004732:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004738:	b2da      	uxtb	r2, r3
 800473a:	8979      	ldrh	r1, [r7, #10]
 800473c:	2300      	movs	r3, #0
 800473e:	9300      	str	r3, [sp, #0]
 8004740:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f000 fbeb 	bl	8004f20 <I2C_TransferConfig>
 800474a:	e00f      	b.n	800476c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004750:	b29a      	uxth	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800475a:	b2da      	uxtb	r2, r3
 800475c:	8979      	ldrh	r1, [r7, #10]
 800475e:	2300      	movs	r3, #0
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 fbda 	bl	8004f20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004770:	b29b      	uxth	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d19e      	bne.n	80046b4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	f000 faac 	bl	8004cd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	d001      	beq.n	800478a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e01a      	b.n	80047c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2220      	movs	r2, #32
 8004790:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6859      	ldr	r1, [r3, #4]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	4b0a      	ldr	r3, [pc, #40]	@ (80047c8 <HAL_I2C_Mem_Write+0x224>)
 800479e:	400b      	ands	r3, r1
 80047a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2220      	movs	r2, #32
 80047a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80047ba:	2300      	movs	r3, #0
 80047bc:	e000      	b.n	80047c0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80047be:	2302      	movs	r3, #2
  }
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	fe00e800 	.word	0xfe00e800

080047cc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b088      	sub	sp, #32
 80047d0:	af02      	add	r7, sp, #8
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	4608      	mov	r0, r1
 80047d6:	4611      	mov	r1, r2
 80047d8:	461a      	mov	r2, r3
 80047da:	4603      	mov	r3, r0
 80047dc:	817b      	strh	r3, [r7, #10]
 80047de:	460b      	mov	r3, r1
 80047e0:	813b      	strh	r3, [r7, #8]
 80047e2:	4613      	mov	r3, r2
 80047e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b20      	cmp	r3, #32
 80047f0:	f040 80fd 	bne.w	80049ee <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80047f4:	6a3b      	ldr	r3, [r7, #32]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <HAL_I2C_Mem_Read+0x34>
 80047fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d105      	bne.n	800480c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004806:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e0f1      	b.n	80049f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004812:	2b01      	cmp	r3, #1
 8004814:	d101      	bne.n	800481a <HAL_I2C_Mem_Read+0x4e>
 8004816:	2302      	movs	r3, #2
 8004818:	e0ea      	b.n	80049f0 <HAL_I2C_Mem_Read+0x224>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004822:	f7fd fea9 	bl	8002578 <HAL_GetTick>
 8004826:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	9300      	str	r3, [sp, #0]
 800482c:	2319      	movs	r3, #25
 800482e:	2201      	movs	r2, #1
 8004830:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 f9af 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e0d5      	b.n	80049f0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2222      	movs	r2, #34	@ 0x22
 8004848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2240      	movs	r2, #64	@ 0x40
 8004850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6a3a      	ldr	r2, [r7, #32]
 800485e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004864:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2200      	movs	r2, #0
 800486a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800486c:	88f8      	ldrh	r0, [r7, #6]
 800486e:	893a      	ldrh	r2, [r7, #8]
 8004870:	8979      	ldrh	r1, [r7, #10]
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	9301      	str	r3, [sp, #4]
 8004876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004878:	9300      	str	r3, [sp, #0]
 800487a:	4603      	mov	r3, r0
 800487c:	68f8      	ldr	r0, [r7, #12]
 800487e:	f000 f913 	bl	8004aa8 <I2C_RequestMemoryRead>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d005      	beq.n	8004894 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2200      	movs	r2, #0
 800488c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e0ad      	b.n	80049f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004898:	b29b      	uxth	r3, r3
 800489a:	2bff      	cmp	r3, #255	@ 0xff
 800489c:	d90e      	bls.n	80048bc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2201      	movs	r2, #1
 80048a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048a8:	b2da      	uxtb	r2, r3
 80048aa:	8979      	ldrh	r1, [r7, #10]
 80048ac:	4b52      	ldr	r3, [pc, #328]	@ (80049f8 <HAL_I2C_Mem_Read+0x22c>)
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f000 fb33 	bl	8004f20 <I2C_TransferConfig>
 80048ba:	e00f      	b.n	80048dc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c0:	b29a      	uxth	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048ca:	b2da      	uxtb	r2, r3
 80048cc:	8979      	ldrh	r1, [r7, #10]
 80048ce:	4b4a      	ldr	r3, [pc, #296]	@ (80049f8 <HAL_I2C_Mem_Read+0x22c>)
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048d6:	68f8      	ldr	r0, [r7, #12]
 80048d8:	f000 fb22 	bl	8004f20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	9300      	str	r3, [sp, #0]
 80048e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e2:	2200      	movs	r2, #0
 80048e4:	2104      	movs	r1, #4
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f000 f956 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e07c      	b.n	80049f0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004900:	b2d2      	uxtb	r2, r2
 8004902:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004908:	1c5a      	adds	r2, r3, #1
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004912:	3b01      	subs	r3, #1
 8004914:	b29a      	uxth	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800492c:	b29b      	uxth	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d034      	beq.n	800499c <HAL_I2C_Mem_Read+0x1d0>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004936:	2b00      	cmp	r3, #0
 8004938:	d130      	bne.n	800499c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	9300      	str	r3, [sp, #0]
 800493e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004940:	2200      	movs	r2, #0
 8004942:	2180      	movs	r1, #128	@ 0x80
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f000 f927 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d001      	beq.n	8004954 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e04d      	b.n	80049f0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004958:	b29b      	uxth	r3, r3
 800495a:	2bff      	cmp	r3, #255	@ 0xff
 800495c:	d90e      	bls.n	800497c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2201      	movs	r2, #1
 8004962:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004968:	b2da      	uxtb	r2, r3
 800496a:	8979      	ldrh	r1, [r7, #10]
 800496c:	2300      	movs	r3, #0
 800496e:	9300      	str	r3, [sp, #0]
 8004970:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f000 fad3 	bl	8004f20 <I2C_TransferConfig>
 800497a:	e00f      	b.n	800499c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004980:	b29a      	uxth	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800498a:	b2da      	uxtb	r2, r3
 800498c:	8979      	ldrh	r1, [r7, #10]
 800498e:	2300      	movs	r3, #0
 8004990:	9300      	str	r3, [sp, #0]
 8004992:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f000 fac2 	bl	8004f20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d19a      	bne.n	80048dc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049a6:	697a      	ldr	r2, [r7, #20]
 80049a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f000 f994 	bl	8004cd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d001      	beq.n	80049ba <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e01a      	b.n	80049f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2220      	movs	r2, #32
 80049c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	6859      	ldr	r1, [r3, #4]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	4b0b      	ldr	r3, [pc, #44]	@ (80049fc <HAL_I2C_Mem_Read+0x230>)
 80049ce:	400b      	ands	r3, r1
 80049d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2220      	movs	r2, #32
 80049d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80049ea:	2300      	movs	r3, #0
 80049ec:	e000      	b.n	80049f0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80049ee:	2302      	movs	r3, #2
  }
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3718      	adds	r7, #24
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	80002400 	.word	0x80002400
 80049fc:	fe00e800 	.word	0xfe00e800

08004a00 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	4608      	mov	r0, r1
 8004a0a:	4611      	mov	r1, r2
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	4603      	mov	r3, r0
 8004a10:	817b      	strh	r3, [r7, #10]
 8004a12:	460b      	mov	r3, r1
 8004a14:	813b      	strh	r3, [r7, #8]
 8004a16:	4613      	mov	r3, r2
 8004a18:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004a1a:	88fb      	ldrh	r3, [r7, #6]
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	8979      	ldrh	r1, [r7, #10]
 8004a20:	4b20      	ldr	r3, [pc, #128]	@ (8004aa4 <I2C_RequestMemoryWrite+0xa4>)
 8004a22:	9300      	str	r3, [sp, #0]
 8004a24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a28:	68f8      	ldr	r0, [r7, #12]
 8004a2a:	f000 fa79 	bl	8004f20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a2e:	69fa      	ldr	r2, [r7, #28]
 8004a30:	69b9      	ldr	r1, [r7, #24]
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f000 f909 	bl	8004c4a <I2C_WaitOnTXISFlagUntilTimeout>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d001      	beq.n	8004a42 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e02c      	b.n	8004a9c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a42:	88fb      	ldrh	r3, [r7, #6]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d105      	bne.n	8004a54 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a48:	893b      	ldrh	r3, [r7, #8]
 8004a4a:	b2da      	uxtb	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a52:	e015      	b.n	8004a80 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004a54:	893b      	ldrh	r3, [r7, #8]
 8004a56:	0a1b      	lsrs	r3, r3, #8
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	b2da      	uxtb	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a62:	69fa      	ldr	r2, [r7, #28]
 8004a64:	69b9      	ldr	r1, [r7, #24]
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f000 f8ef 	bl	8004c4a <I2C_WaitOnTXISFlagUntilTimeout>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d001      	beq.n	8004a76 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e012      	b.n	8004a9c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a76:	893b      	ldrh	r3, [r7, #8]
 8004a78:	b2da      	uxtb	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	9300      	str	r3, [sp, #0]
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	2200      	movs	r2, #0
 8004a88:	2180      	movs	r1, #128	@ 0x80
 8004a8a:	68f8      	ldr	r0, [r7, #12]
 8004a8c:	f000 f884 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e000      	b.n	8004a9c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	80002000 	.word	0x80002000

08004aa8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af02      	add	r7, sp, #8
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	4608      	mov	r0, r1
 8004ab2:	4611      	mov	r1, r2
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	817b      	strh	r3, [r7, #10]
 8004aba:	460b      	mov	r3, r1
 8004abc:	813b      	strh	r3, [r7, #8]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004ac2:	88fb      	ldrh	r3, [r7, #6]
 8004ac4:	b2da      	uxtb	r2, r3
 8004ac6:	8979      	ldrh	r1, [r7, #10]
 8004ac8:	4b20      	ldr	r3, [pc, #128]	@ (8004b4c <I2C_RequestMemoryRead+0xa4>)
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	2300      	movs	r3, #0
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f000 fa26 	bl	8004f20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ad4:	69fa      	ldr	r2, [r7, #28]
 8004ad6:	69b9      	ldr	r1, [r7, #24]
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 f8b6 	bl	8004c4a <I2C_WaitOnTXISFlagUntilTimeout>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e02c      	b.n	8004b42 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ae8:	88fb      	ldrh	r3, [r7, #6]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d105      	bne.n	8004afa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004aee:	893b      	ldrh	r3, [r7, #8]
 8004af0:	b2da      	uxtb	r2, r3
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	629a      	str	r2, [r3, #40]	@ 0x28
 8004af8:	e015      	b.n	8004b26 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004afa:	893b      	ldrh	r3, [r7, #8]
 8004afc:	0a1b      	lsrs	r3, r3, #8
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	b2da      	uxtb	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b08:	69fa      	ldr	r2, [r7, #28]
 8004b0a:	69b9      	ldr	r1, [r7, #24]
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f000 f89c 	bl	8004c4a <I2C_WaitOnTXISFlagUntilTimeout>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d001      	beq.n	8004b1c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e012      	b.n	8004b42 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b1c:	893b      	ldrh	r3, [r7, #8]
 8004b1e:	b2da      	uxtb	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	9300      	str	r3, [sp, #0]
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	2140      	movs	r1, #64	@ 0x40
 8004b30:	68f8      	ldr	r0, [r7, #12]
 8004b32:	f000 f831 	bl	8004b98 <I2C_WaitOnFlagUntilTimeout>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e000      	b.n	8004b42 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3710      	adds	r7, #16
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	80002000 	.word	0x80002000

08004b50 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	699b      	ldr	r3, [r3, #24]
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d103      	bne.n	8004b6e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d007      	beq.n	8004b8c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	699a      	ldr	r2, [r3, #24]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f042 0201 	orr.w	r2, r2, #1
 8004b8a:	619a      	str	r2, [r3, #24]
  }
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	603b      	str	r3, [r7, #0]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ba8:	e03b      	b.n	8004c22 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	6839      	ldr	r1, [r7, #0]
 8004bae:	68f8      	ldr	r0, [r7, #12]
 8004bb0:	f000 f8d6 	bl	8004d60 <I2C_IsErrorOccurred>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e041      	b.n	8004c42 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bc4:	d02d      	beq.n	8004c22 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bc6:	f7fd fcd7 	bl	8002578 <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d302      	bcc.n	8004bdc <I2C_WaitOnFlagUntilTimeout+0x44>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d122      	bne.n	8004c22 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	699a      	ldr	r2, [r3, #24]
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	4013      	ands	r3, r2
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	bf0c      	ite	eq
 8004bec:	2301      	moveq	r3, #1
 8004bee:	2300      	movne	r3, #0
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	79fb      	ldrb	r3, [r7, #7]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d113      	bne.n	8004c22 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bfe:	f043 0220 	orr.w	r2, r3, #32
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2220      	movs	r2, #32
 8004c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e00f      	b.n	8004c42 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	699a      	ldr	r2, [r3, #24]
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	68ba      	ldr	r2, [r7, #8]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	bf0c      	ite	eq
 8004c32:	2301      	moveq	r3, #1
 8004c34:	2300      	movne	r3, #0
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	461a      	mov	r2, r3
 8004c3a:	79fb      	ldrb	r3, [r7, #7]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d0b4      	beq.n	8004baa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b084      	sub	sp, #16
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	60f8      	str	r0, [r7, #12]
 8004c52:	60b9      	str	r1, [r7, #8]
 8004c54:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c56:	e033      	b.n	8004cc0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	68b9      	ldr	r1, [r7, #8]
 8004c5c:	68f8      	ldr	r0, [r7, #12]
 8004c5e:	f000 f87f 	bl	8004d60 <I2C_IsErrorOccurred>
 8004c62:	4603      	mov	r3, r0
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d001      	beq.n	8004c6c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e031      	b.n	8004cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c72:	d025      	beq.n	8004cc0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c74:	f7fd fc80 	bl	8002578 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	68ba      	ldr	r2, [r7, #8]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d302      	bcc.n	8004c8a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d11a      	bne.n	8004cc0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	f003 0302 	and.w	r3, r3, #2
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d013      	beq.n	8004cc0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c9c:	f043 0220 	orr.w	r2, r3, #32
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e007      	b.n	8004cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d1c4      	bne.n	8004c58 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3710      	adds	r7, #16
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ce4:	e02f      	b.n	8004d46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	68b9      	ldr	r1, [r7, #8]
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 f838 	bl	8004d60 <I2C_IsErrorOccurred>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e02d      	b.n	8004d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cfa:	f7fd fc3d 	bl	8002578 <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	68ba      	ldr	r2, [r7, #8]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d302      	bcc.n	8004d10 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d11a      	bne.n	8004d46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	f003 0320 	and.w	r3, r3, #32
 8004d1a:	2b20      	cmp	r3, #32
 8004d1c:	d013      	beq.n	8004d46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d22:	f043 0220 	orr.w	r2, r3, #32
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2220      	movs	r2, #32
 8004d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e007      	b.n	8004d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	f003 0320 	and.w	r3, r3, #32
 8004d50:	2b20      	cmp	r3, #32
 8004d52:	d1c8      	bne.n	8004ce6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
	...

08004d60 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08a      	sub	sp, #40	@ 0x28
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	699b      	ldr	r3, [r3, #24]
 8004d78:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	f003 0310 	and.w	r3, r3, #16
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d068      	beq.n	8004e5e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2210      	movs	r2, #16
 8004d92:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d94:	e049      	b.n	8004e2a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d9c:	d045      	beq.n	8004e2a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d9e:	f7fd fbeb 	bl	8002578 <HAL_GetTick>
 8004da2:	4602      	mov	r2, r0
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	68ba      	ldr	r2, [r7, #8]
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d302      	bcc.n	8004db4 <I2C_IsErrorOccurred+0x54>
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d13a      	bne.n	8004e2a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dbe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004dc6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004dd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dd6:	d121      	bne.n	8004e1c <I2C_IsErrorOccurred+0xbc>
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004dde:	d01d      	beq.n	8004e1c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004de0:	7cfb      	ldrb	r3, [r7, #19]
 8004de2:	2b20      	cmp	r3, #32
 8004de4:	d01a      	beq.n	8004e1c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685a      	ldr	r2, [r3, #4]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004df4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004df6:	f7fd fbbf 	bl	8002578 <HAL_GetTick>
 8004dfa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004dfc:	e00e      	b.n	8004e1c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004dfe:	f7fd fbbb 	bl	8002578 <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	2b19      	cmp	r3, #25
 8004e0a:	d907      	bls.n	8004e1c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004e0c:	6a3b      	ldr	r3, [r7, #32]
 8004e0e:	f043 0320 	orr.w	r3, r3, #32
 8004e12:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004e1a:	e006      	b.n	8004e2a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	f003 0320 	and.w	r3, r3, #32
 8004e26:	2b20      	cmp	r3, #32
 8004e28:	d1e9      	bne.n	8004dfe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	f003 0320 	and.w	r3, r3, #32
 8004e34:	2b20      	cmp	r3, #32
 8004e36:	d003      	beq.n	8004e40 <I2C_IsErrorOccurred+0xe0>
 8004e38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d0aa      	beq.n	8004d96 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004e40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d103      	bne.n	8004e50 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004e50:	6a3b      	ldr	r3, [r7, #32]
 8004e52:	f043 0304 	orr.w	r3, r3, #4
 8004e56:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00b      	beq.n	8004e88 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004e70:	6a3b      	ldr	r3, [r7, #32]
 8004e72:	f043 0301 	orr.w	r3, r3, #1
 8004e76:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004e88:	69bb      	ldr	r3, [r7, #24]
 8004e8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00b      	beq.n	8004eaa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004e92:	6a3b      	ldr	r3, [r7, #32]
 8004e94:	f043 0308 	orr.w	r3, r3, #8
 8004e98:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ea2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d00b      	beq.n	8004ecc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004eb4:	6a3b      	ldr	r3, [r7, #32]
 8004eb6:	f043 0302 	orr.w	r3, r3, #2
 8004eba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ec4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004ecc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d01c      	beq.n	8004f0e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004ed4:	68f8      	ldr	r0, [r7, #12]
 8004ed6:	f7ff fe3b 	bl	8004b50 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6859      	ldr	r1, [r3, #4]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8004f1c <I2C_IsErrorOccurred+0x1bc>)
 8004ee6:	400b      	ands	r3, r1
 8004ee8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eee:	6a3b      	ldr	r3, [r7, #32]
 8004ef0:	431a      	orrs	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2220      	movs	r2, #32
 8004efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004f0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3728      	adds	r7, #40	@ 0x28
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	fe00e800 	.word	0xfe00e800

08004f20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b087      	sub	sp, #28
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	607b      	str	r3, [r7, #4]
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	817b      	strh	r3, [r7, #10]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f32:	897b      	ldrh	r3, [r7, #10]
 8004f34:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f38:	7a7b      	ldrb	r3, [r7, #9]
 8004f3a:	041b      	lsls	r3, r3, #16
 8004f3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f40:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f46:	6a3b      	ldr	r3, [r7, #32]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f4e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	685a      	ldr	r2, [r3, #4]
 8004f56:	6a3b      	ldr	r3, [r7, #32]
 8004f58:	0d5b      	lsrs	r3, r3, #21
 8004f5a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004f5e:	4b08      	ldr	r3, [pc, #32]	@ (8004f80 <I2C_TransferConfig+0x60>)
 8004f60:	430b      	orrs	r3, r1
 8004f62:	43db      	mvns	r3, r3
 8004f64:	ea02 0103 	and.w	r1, r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004f72:	bf00      	nop
 8004f74:	371c      	adds	r7, #28
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	03ff63ff 	.word	0x03ff63ff

08004f84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b20      	cmp	r3, #32
 8004f98:	d138      	bne.n	800500c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d101      	bne.n	8004fa8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004fa4:	2302      	movs	r3, #2
 8004fa6:	e032      	b.n	800500e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2224      	movs	r2, #36	@ 0x24
 8004fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f022 0201 	bic.w	r2, r2, #1
 8004fc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004fd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	6819      	ldr	r1, [r3, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	683a      	ldr	r2, [r7, #0]
 8004fe4:	430a      	orrs	r2, r1
 8004fe6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f042 0201 	orr.w	r2, r2, #1
 8004ff6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005008:	2300      	movs	r3, #0
 800500a:	e000      	b.n	800500e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800500c:	2302      	movs	r3, #2
  }
}
 800500e:	4618      	mov	r0, r3
 8005010:	370c      	adds	r7, #12
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr

0800501a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800501a:	b480      	push	{r7}
 800501c:	b085      	sub	sp, #20
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
 8005022:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800502a:	b2db      	uxtb	r3, r3
 800502c:	2b20      	cmp	r3, #32
 800502e:	d139      	bne.n	80050a4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005036:	2b01      	cmp	r3, #1
 8005038:	d101      	bne.n	800503e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800503a:	2302      	movs	r3, #2
 800503c:	e033      	b.n	80050a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2201      	movs	r2, #1
 8005042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2224      	movs	r2, #36	@ 0x24
 800504a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0201 	bic.w	r2, r2, #1
 800505c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800506c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	021b      	lsls	r3, r3, #8
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	4313      	orrs	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f042 0201 	orr.w	r2, r2, #1
 800508e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2220      	movs	r2, #32
 8005094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80050a0:	2300      	movs	r3, #0
 80050a2:	e000      	b.n	80050a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80050a4:	2302      	movs	r3, #2
  }
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3714      	adds	r7, #20
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
	...

080050b4 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af02      	add	r7, sp, #8
 80050ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050bc:	2300      	movs	r3, #0
 80050be:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80050c0:	f7fd fa5a 	bl	8002578 <HAL_GetTick>
 80050c4:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d102      	bne.n	80050d2 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	73fb      	strb	r3, [r7, #15]
 80050d0:	e092      	b.n	80051f8 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f040 808b 	bne.w	80051f8 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f7fc fec0 	bl	8001e68 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80050e8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 f88b 	bl	8005208 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	689a      	ldr	r2, [r3, #8]
 80050f8:	4b42      	ldr	r3, [pc, #264]	@ (8005204 <HAL_OSPI_Init+0x150>)
 80050fa:	4013      	ands	r3, r2
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	68d1      	ldr	r1, [r2, #12]
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	6912      	ldr	r2, [r2, #16]
 8005104:	3a01      	subs	r2, #1
 8005106:	0412      	lsls	r2, r2, #16
 8005108:	4311      	orrs	r1, r2
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6952      	ldr	r2, [r2, #20]
 800510e:	3a01      	subs	r2, #1
 8005110:	0212      	lsls	r2, r2, #8
 8005112:	4311      	orrs	r1, r2
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005118:	4311      	orrs	r1, r2
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	69d2      	ldr	r2, [r2, #28]
 800511e:	4311      	orrs	r1, r2
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6812      	ldr	r2, [r2, #0]
 8005124:	430b      	orrs	r3, r1
 8005126:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	0412      	lsls	r2, r2, #16
 8005132:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	3b01      	subs	r3, #1
 8005144:	021a      	lsls	r2, r3, #8
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	430a      	orrs	r2, r1
 800514c:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005152:	9300      	str	r3, [sp, #0]
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	2200      	movs	r2, #0
 8005158:	2120      	movs	r1, #32
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 fb9c 	bl	8005898 <OSPI_WaitFlagStateUntilTimeout>
 8005160:	4603      	mov	r3, r0
 8005162:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005164:	7bfb      	ldrb	r3, [r7, #15]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d146      	bne.n	80051f8 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a1b      	ldr	r3, [r3, #32]
 8005178:	1e5a      	subs	r2, r3, #1
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689a      	ldr	r2, [r3, #8]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	430a      	orrs	r2, r1
 8005196:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80051a0:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ac:	431a      	orrs	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f042 0201 	orr.w	r2, r2, #1
 80051c6:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d107      	bne.n	80051e0 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	689a      	ldr	r2, [r3, #8]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f042 0202 	orr.w	r2, r2, #2
 80051de:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80051e8:	d103      	bne.n	80051f2 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2201      	movs	r2, #1
 80051ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80051f0:	e002      	b.n	80051f8 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2202      	movs	r2, #2
 80051f6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 80051f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3710      	adds	r7, #16
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	f8e0f8f4 	.word	0xf8e0f8f4

08005208 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
	...

08005228 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b092      	sub	sp, #72	@ 0x48
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005234:	2300      	movs	r3, #0
 8005236:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800523a:	2300      	movs	r3, #0
 800523c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a08      	ldr	r2, [pc, #32]	@ (8005268 <HAL_OSPIM_Config+0x40>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d105      	bne.n	8005256 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800524a:	2300      	movs	r3, #0
 800524c:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 1U;
 800524e:	2301      	movs	r3, #1
 8005250:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8005254:	e004      	b.n	8005260 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8005256:	2301      	movs	r3, #1
 8005258:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 0U;
 800525a:	2300      	movs	r3, #0
 800525c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8005260:	2300      	movs	r3, #0
 8005262:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8005266:	e01f      	b.n	80052a8 <HAL_OSPIM_Config+0x80>
 8005268:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 800526c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005270:	3301      	adds	r3, #1
 8005272:	b2d8      	uxtb	r0, r3
 8005274:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005278:	f107 0114 	add.w	r1, r7, #20
 800527c:	4613      	mov	r3, r2
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	4413      	add	r3, r2
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	440b      	add	r3, r1
 8005286:	4619      	mov	r1, r3
 8005288:	f000 fb3e 	bl	8005908 <OSPIM_GetConfig>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d005      	beq.n	800529e <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2208      	movs	r2, #8
 800529c:	649a      	str	r2, [r3, #72]	@ 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800529e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80052a2:	3301      	adds	r3, #1
 80052a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80052a8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d9dd      	bls.n	800526c <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 80052b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	f040 82e3 	bne.w	8005880 <HAL_OSPIM_Config+0x658>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80052ba:	4bc5      	ldr	r3, [pc, #788]	@ (80055d0 <HAL_OSPIM_Config+0x3a8>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00b      	beq.n	80052de <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80052c6:	4bc2      	ldr	r3, [pc, #776]	@ (80055d0 <HAL_OSPIM_Config+0x3a8>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4ac1      	ldr	r2, [pc, #772]	@ (80055d0 <HAL_OSPIM_Config+0x3a8>)
 80052cc:	f023 0301 	bic.w	r3, r3, #1
 80052d0:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80052d2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80052d6:	f043 0301 	orr.w	r3, r3, #1
 80052da:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 80052de:	4bbd      	ldr	r3, [pc, #756]	@ (80055d4 <HAL_OSPIM_Config+0x3ac>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 0301 	and.w	r3, r3, #1
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00b      	beq.n	8005302 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80052ea:	4bba      	ldr	r3, [pc, #744]	@ (80055d4 <HAL_OSPIM_Config+0x3ac>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4ab9      	ldr	r2, [pc, #740]	@ (80055d4 <HAL_OSPIM_Config+0x3ac>)
 80052f0:	f023 0301 	bic.w	r3, r3, #1
 80052f4:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 80052f6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80052fa:	f043 0302 	orr.w	r3, r3, #2
 80052fe:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8005302:	49b5      	ldr	r1, [pc, #724]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 8005304:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005306:	4613      	mov	r3, r2
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	4413      	add	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	3348      	adds	r3, #72	@ 0x48
 8005310:	443b      	add	r3, r7
 8005312:	3b2c      	subs	r3, #44	@ 0x2c
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	3b01      	subs	r3, #1
 8005318:	009b      	lsls	r3, r3, #2
 800531a:	440b      	add	r3, r1
 800531c:	6859      	ldr	r1, [r3, #4]
 800531e:	48ae      	ldr	r0, [pc, #696]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 8005320:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005322:	4613      	mov	r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	4413      	add	r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	3348      	adds	r3, #72	@ 0x48
 800532c:	443b      	add	r3, r7
 800532e:	3b2c      	subs	r3, #44	@ 0x2c
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	3b01      	subs	r3, #1
 8005334:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	4403      	add	r3, r0
 800533c:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 800533e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005340:	4613      	mov	r3, r2
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	4413      	add	r3, r2
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	3348      	adds	r3, #72	@ 0x48
 800534a:	443b      	add	r3, r7
 800534c:	3b34      	subs	r3, #52	@ 0x34
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 80a1 	beq.w	8005498 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8005356:	49a0      	ldr	r1, [pc, #640]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 8005358:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800535a:	4613      	mov	r3, r2
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	4413      	add	r3, r2
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	3348      	adds	r3, #72	@ 0x48
 8005364:	443b      	add	r3, r7
 8005366:	3b34      	subs	r3, #52	@ 0x34
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	3b01      	subs	r3, #1
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	440b      	add	r3, r1
 8005370:	6859      	ldr	r1, [r3, #4]
 8005372:	4899      	ldr	r0, [pc, #612]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 8005374:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005376:	4613      	mov	r3, r2
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	4413      	add	r3, r2
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	3348      	adds	r3, #72	@ 0x48
 8005380:	443b      	add	r3, r7
 8005382:	3b34      	subs	r3, #52	@ 0x34
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	3b01      	subs	r3, #1
 8005388:	f021 0201 	bic.w	r2, r1, #1
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	4403      	add	r3, r0
 8005390:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8005392:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005394:	4613      	mov	r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	4413      	add	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	3348      	adds	r3, #72	@ 0x48
 800539e:	443b      	add	r3, r7
 80053a0:	3b30      	subs	r3, #48	@ 0x30
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d01d      	beq.n	80053e4 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80053a8:	498b      	ldr	r1, [pc, #556]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 80053aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053ac:	4613      	mov	r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	4413      	add	r3, r2
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	3348      	adds	r3, #72	@ 0x48
 80053b6:	443b      	add	r3, r7
 80053b8:	3b30      	subs	r3, #48	@ 0x30
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3b01      	subs	r3, #1
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	440b      	add	r3, r1
 80053c2:	6859      	ldr	r1, [r3, #4]
 80053c4:	4884      	ldr	r0, [pc, #528]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 80053c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053c8:	4613      	mov	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	4413      	add	r3, r2
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	3348      	adds	r3, #72	@ 0x48
 80053d2:	443b      	add	r3, r7
 80053d4:	3b30      	subs	r3, #48	@ 0x30
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	3b01      	subs	r3, #1
 80053da:	f021 0210 	bic.w	r2, r1, #16
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4403      	add	r3, r0
 80053e2:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80053e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053e6:	4613      	mov	r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	4413      	add	r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	3348      	adds	r3, #72	@ 0x48
 80053f0:	443b      	add	r3, r7
 80053f2:	3b28      	subs	r3, #40	@ 0x28
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d021      	beq.n	800543e <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 80053fa:	4977      	ldr	r1, [pc, #476]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 80053fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053fe:	4613      	mov	r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4413      	add	r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	3348      	adds	r3, #72	@ 0x48
 8005408:	443b      	add	r3, r7
 800540a:	3b28      	subs	r3, #40	@ 0x28
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	3b01      	subs	r3, #1
 8005410:	f003 0301 	and.w	r3, r3, #1
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	440b      	add	r3, r1
 8005418:	6859      	ldr	r1, [r3, #4]
 800541a:	486f      	ldr	r0, [pc, #444]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 800541c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800541e:	4613      	mov	r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	4413      	add	r3, r2
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	3348      	adds	r3, #72	@ 0x48
 8005428:	443b      	add	r3, r7
 800542a:	3b28      	subs	r3, #40	@ 0x28
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	3b01      	subs	r3, #1
 8005430:	f003 0301 	and.w	r3, r3, #1
 8005434:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	4403      	add	r3, r0
 800543c:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800543e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005440:	4613      	mov	r3, r2
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	4413      	add	r3, r2
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	3348      	adds	r3, #72	@ 0x48
 800544a:	443b      	add	r3, r7
 800544c:	3b24      	subs	r3, #36	@ 0x24
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d021      	beq.n	8005498 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8005454:	4960      	ldr	r1, [pc, #384]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 8005456:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005458:	4613      	mov	r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	4413      	add	r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	3348      	adds	r3, #72	@ 0x48
 8005462:	443b      	add	r3, r7
 8005464:	3b24      	subs	r3, #36	@ 0x24
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	3b01      	subs	r3, #1
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	440b      	add	r3, r1
 8005472:	6859      	ldr	r1, [r3, #4]
 8005474:	4858      	ldr	r0, [pc, #352]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 8005476:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005478:	4613      	mov	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	4413      	add	r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	3348      	adds	r3, #72	@ 0x48
 8005482:	443b      	add	r3, r7
 8005484:	3b24      	subs	r3, #36	@ 0x24
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3b01      	subs	r3, #1
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	4403      	add	r3, r0
 8005496:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	6819      	ldr	r1, [r3, #0]
 800549c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80054a0:	4613      	mov	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	4413      	add	r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	3348      	adds	r3, #72	@ 0x48
 80054aa:	443b      	add	r3, r7
 80054ac:	3b34      	subs	r3, #52	@ 0x34
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4299      	cmp	r1, r3
 80054b2:	d03c      	beq.n	800552e <HAL_OSPIM_Config+0x306>
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	6899      	ldr	r1, [r3, #8]
 80054b8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80054bc:	4613      	mov	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	4413      	add	r3, r2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	3348      	adds	r3, #72	@ 0x48
 80054c6:	443b      	add	r3, r7
 80054c8:	3b2c      	subs	r3, #44	@ 0x2c
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4299      	cmp	r1, r3
 80054ce:	d02e      	beq.n	800552e <HAL_OSPIM_Config+0x306>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	6859      	ldr	r1, [r3, #4]
 80054d4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80054d8:	4613      	mov	r3, r2
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	4413      	add	r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	3348      	adds	r3, #72	@ 0x48
 80054e2:	443b      	add	r3, r7
 80054e4:	3b30      	subs	r3, #48	@ 0x30
 80054e6:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 80054e8:	4299      	cmp	r1, r3
 80054ea:	d103      	bne.n	80054f4 <HAL_OSPIM_Config+0x2cc>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d11c      	bne.n	800552e <HAL_OSPIM_Config+0x306>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	68d9      	ldr	r1, [r3, #12]
 80054f8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80054fc:	4613      	mov	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	4413      	add	r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	3348      	adds	r3, #72	@ 0x48
 8005506:	443b      	add	r3, r7
 8005508:	3b28      	subs	r3, #40	@ 0x28
 800550a:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800550c:	4299      	cmp	r1, r3
 800550e:	d00e      	beq.n	800552e <HAL_OSPIM_Config+0x306>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	6919      	ldr	r1, [r3, #16]
 8005514:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005518:	4613      	mov	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	4413      	add	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	3348      	adds	r3, #72	@ 0x48
 8005522:	443b      	add	r3, r7
 8005524:	3b24      	subs	r3, #36	@ 0x24
 8005526:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8005528:	4299      	cmp	r1, r3
 800552a:	f040 80d4 	bne.w	80056d6 <HAL_OSPIM_Config+0x4ae>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800552e:	492a      	ldr	r1, [pc, #168]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 8005530:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005534:	4613      	mov	r3, r2
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	4413      	add	r3, r2
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	3348      	adds	r3, #72	@ 0x48
 800553e:	443b      	add	r3, r7
 8005540:	3b34      	subs	r3, #52	@ 0x34
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	3b01      	subs	r3, #1
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	440b      	add	r3, r1
 800554a:	6859      	ldr	r1, [r3, #4]
 800554c:	4822      	ldr	r0, [pc, #136]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 800554e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005552:	4613      	mov	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	4413      	add	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	3348      	adds	r3, #72	@ 0x48
 800555c:	443b      	add	r3, r7
 800555e:	3b34      	subs	r3, #52	@ 0x34
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	3b01      	subs	r3, #1
 8005564:	f021 0201 	bic.w	r2, r1, #1
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4403      	add	r3, r0
 800556c:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800556e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005572:	4613      	mov	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	3348      	adds	r3, #72	@ 0x48
 800557c:	443b      	add	r3, r7
 800557e:	3b30      	subs	r3, #48	@ 0x30
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d01f      	beq.n	80055c6 <HAL_OSPIM_Config+0x39e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8005586:	4914      	ldr	r1, [pc, #80]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 8005588:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800558c:	4613      	mov	r3, r2
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	4413      	add	r3, r2
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	3348      	adds	r3, #72	@ 0x48
 8005596:	443b      	add	r3, r7
 8005598:	3b30      	subs	r3, #48	@ 0x30
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	3b01      	subs	r3, #1
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	440b      	add	r3, r1
 80055a2:	6859      	ldr	r1, [r3, #4]
 80055a4:	480c      	ldr	r0, [pc, #48]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 80055a6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80055aa:	4613      	mov	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	3348      	adds	r3, #72	@ 0x48
 80055b4:	443b      	add	r3, r7
 80055b6:	3b30      	subs	r3, #48	@ 0x30
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	f021 0210 	bic.w	r2, r1, #16
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4403      	add	r3, r0
 80055c4:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80055c6:	4904      	ldr	r1, [pc, #16]	@ (80055d8 <HAL_OSPIM_Config+0x3b0>)
 80055c8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80055cc:	e006      	b.n	80055dc <HAL_OSPIM_Config+0x3b4>
 80055ce:	bf00      	nop
 80055d0:	a0001000 	.word	0xa0001000
 80055d4:	a0001400 	.word	0xa0001400
 80055d8:	50061c00 	.word	0x50061c00
 80055dc:	4613      	mov	r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	4413      	add	r3, r2
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	3348      	adds	r3, #72	@ 0x48
 80055e6:	443b      	add	r3, r7
 80055e8:	3b2c      	subs	r3, #44	@ 0x2c
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3b01      	subs	r3, #1
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	440b      	add	r3, r1
 80055f2:	6859      	ldr	r1, [r3, #4]
 80055f4:	48a5      	ldr	r0, [pc, #660]	@ (800588c <HAL_OSPIM_Config+0x664>)
 80055f6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80055fa:	4613      	mov	r3, r2
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	4413      	add	r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	3348      	adds	r3, #72	@ 0x48
 8005604:	443b      	add	r3, r7
 8005606:	3b2c      	subs	r3, #44	@ 0x2c
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	3b01      	subs	r3, #1
 800560c:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	4403      	add	r3, r0
 8005614:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8005616:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800561a:	4613      	mov	r3, r2
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	4413      	add	r3, r2
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	3348      	adds	r3, #72	@ 0x48
 8005624:	443b      	add	r3, r7
 8005626:	3b28      	subs	r3, #40	@ 0x28
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d023      	beq.n	8005676 <HAL_OSPIM_Config+0x44e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800562e:	4997      	ldr	r1, [pc, #604]	@ (800588c <HAL_OSPIM_Config+0x664>)
 8005630:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005634:	4613      	mov	r3, r2
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	4413      	add	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	3348      	adds	r3, #72	@ 0x48
 800563e:	443b      	add	r3, r7
 8005640:	3b28      	subs	r3, #40	@ 0x28
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	3b01      	subs	r3, #1
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	440b      	add	r3, r1
 800564e:	6859      	ldr	r1, [r3, #4]
 8005650:	488e      	ldr	r0, [pc, #568]	@ (800588c <HAL_OSPIM_Config+0x664>)
 8005652:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005656:	4613      	mov	r3, r2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	4413      	add	r3, r2
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	3348      	adds	r3, #72	@ 0x48
 8005660:	443b      	add	r3, r7
 8005662:	3b28      	subs	r3, #40	@ 0x28
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	3b01      	subs	r3, #1
 8005668:	f003 0301 	and.w	r3, r3, #1
 800566c:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	4403      	add	r3, r0
 8005674:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005676:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800567a:	4613      	mov	r3, r2
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	4413      	add	r3, r2
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	3348      	adds	r3, #72	@ 0x48
 8005684:	443b      	add	r3, r7
 8005686:	3b24      	subs	r3, #36	@ 0x24
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d023      	beq.n	80056d6 <HAL_OSPIM_Config+0x4ae>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800568e:	497f      	ldr	r1, [pc, #508]	@ (800588c <HAL_OSPIM_Config+0x664>)
 8005690:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005694:	4613      	mov	r3, r2
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	4413      	add	r3, r2
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	3348      	adds	r3, #72	@ 0x48
 800569e:	443b      	add	r3, r7
 80056a0:	3b24      	subs	r3, #36	@ 0x24
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	3b01      	subs	r3, #1
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	440b      	add	r3, r1
 80056ae:	6859      	ldr	r1, [r3, #4]
 80056b0:	4876      	ldr	r0, [pc, #472]	@ (800588c <HAL_OSPIM_Config+0x664>)
 80056b2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80056b6:	4613      	mov	r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	4413      	add	r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	3348      	adds	r3, #72	@ 0x48
 80056c0:	443b      	add	r3, r7
 80056c2:	3b24      	subs	r3, #36	@ 0x24
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3b01      	subs	r3, #1
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	4403      	add	r3, r0
 80056d4:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80056d6:	4a6d      	ldr	r2, [pc, #436]	@ (800588c <HAL_OSPIM_Config+0x664>)
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	3b01      	subs	r3, #1
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	4413      	add	r3, r2
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056ea:	025b      	lsls	r3, r3, #9
 80056ec:	431a      	orrs	r2, r3
 80056ee:	4967      	ldr	r1, [pc, #412]	@ (800588c <HAL_OSPIM_Config+0x664>)
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	3b01      	subs	r3, #1
 80056f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8005700:	4a62      	ldr	r2, [pc, #392]	@ (800588c <HAL_OSPIM_Config+0x664>)
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	3b01      	subs	r3, #1
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	4413      	add	r3, r2
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	f023 0203 	bic.w	r2, r3, #3
 8005712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005714:	005b      	lsls	r3, r3, #1
 8005716:	431a      	orrs	r2, r3
 8005718:	495c      	ldr	r1, [pc, #368]	@ (800588c <HAL_OSPIM_Config+0x664>)
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	3b01      	subs	r3, #1
 8005720:	f042 0201 	orr.w	r2, r2, #1
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	440b      	add	r3, r1
 8005728:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d014      	beq.n	800575c <HAL_OSPIM_Config+0x534>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8005732:	4a56      	ldr	r2, [pc, #344]	@ (800588c <HAL_OSPIM_Config+0x664>)
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	3b01      	subs	r3, #1
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	4413      	add	r3, r2
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005744:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005746:	015b      	lsls	r3, r3, #5
 8005748:	431a      	orrs	r2, r3
 800574a:	4950      	ldr	r1, [pc, #320]	@ (800588c <HAL_OSPIM_Config+0x664>)
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	3b01      	subs	r3, #1
 8005752:	f042 0210 	orr.w	r2, r2, #16
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	440b      	add	r3, r1
 800575a:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005764:	2b00      	cmp	r3, #0
 8005766:	d019      	beq.n	800579c <HAL_OSPIM_Config+0x574>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005768:	4a48      	ldr	r2, [pc, #288]	@ (800588c <HAL_OSPIM_Config+0x664>)
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	3b01      	subs	r3, #1
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	009b      	lsls	r3, r3, #2
 8005776:	4413      	add	r3, r2
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800577e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005780:	049b      	lsls	r3, r3, #18
 8005782:	431a      	orrs	r2, r3
 8005784:	4941      	ldr	r1, [pc, #260]	@ (800588c <HAL_OSPIM_Config+0x664>)
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	3b01      	subs	r3, #1
 800578c:	f003 0301 	and.w	r3, r3, #1
 8005790:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	440b      	add	r3, r1
 8005798:	605a      	str	r2, [r3, #4]
 800579a:	e01c      	b.n	80057d6 <HAL_OSPIM_Config+0x5ae>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d018      	beq.n	80057d6 <HAL_OSPIM_Config+0x5ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80057a4:	4a39      	ldr	r2, [pc, #228]	@ (800588c <HAL_OSPIM_Config+0x664>)
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	3b01      	subs	r3, #1
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	4413      	add	r3, r2
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80057ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057bc:	069b      	lsls	r3, r3, #26
 80057be:	431a      	orrs	r2, r3
 80057c0:	4932      	ldr	r1, [pc, #200]	@ (800588c <HAL_OSPIM_Config+0x664>)
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	3b01      	subs	r3, #1
 80057c8:	f003 0301 	and.w	r3, r3, #1
 80057cc:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	440b      	add	r3, r1
 80057d4:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d019      	beq.n	8005816 <HAL_OSPIM_Config+0x5ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80057e2:	4a2a      	ldr	r2, [pc, #168]	@ (800588c <HAL_OSPIM_Config+0x664>)
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	691b      	ldr	r3, [r3, #16]
 80057e8:	3b01      	subs	r3, #1
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	4413      	add	r3, r2
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80057f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057fa:	049b      	lsls	r3, r3, #18
 80057fc:	431a      	orrs	r2, r3
 80057fe:	4923      	ldr	r1, [pc, #140]	@ (800588c <HAL_OSPIM_Config+0x664>)
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	3b01      	subs	r3, #1
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	440b      	add	r3, r1
 8005812:	605a      	str	r2, [r3, #4]
 8005814:	e01c      	b.n	8005850 <HAL_OSPIM_Config+0x628>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d018      	beq.n	8005850 <HAL_OSPIM_Config+0x628>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800581e:	4a1b      	ldr	r2, [pc, #108]	@ (800588c <HAL_OSPIM_Config+0x664>)
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	3b01      	subs	r3, #1
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	4413      	add	r3, r2
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005836:	069b      	lsls	r3, r3, #26
 8005838:	431a      	orrs	r2, r3
 800583a:	4914      	ldr	r1, [pc, #80]	@ (800588c <HAL_OSPIM_Config+0x664>)
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	691b      	ldr	r3, [r3, #16]
 8005840:	3b01      	subs	r3, #1
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	440b      	add	r3, r1
 800584e:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8005850:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005854:	f003 0301 	and.w	r3, r3, #1
 8005858:	2b00      	cmp	r3, #0
 800585a:	d005      	beq.n	8005868 <HAL_OSPIM_Config+0x640>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800585c:	4b0c      	ldr	r3, [pc, #48]	@ (8005890 <HAL_OSPIM_Config+0x668>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a0b      	ldr	r2, [pc, #44]	@ (8005890 <HAL_OSPIM_Config+0x668>)
 8005862:	f043 0301 	orr.w	r3, r3, #1
 8005866:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8005868:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800586c:	f003 0302 	and.w	r3, r3, #2
 8005870:	2b00      	cmp	r3, #0
 8005872:	d005      	beq.n	8005880 <HAL_OSPIM_Config+0x658>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005874:	4b07      	ldr	r3, [pc, #28]	@ (8005894 <HAL_OSPIM_Config+0x66c>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a06      	ldr	r2, [pc, #24]	@ (8005894 <HAL_OSPIM_Config+0x66c>)
 800587a:	f043 0301 	orr.w	r3, r3, #1
 800587e:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8005880:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8005884:	4618      	mov	r0, r3
 8005886:	3748      	adds	r7, #72	@ 0x48
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	50061c00 	.word	0x50061c00
 8005890:	a0001000 	.word	0xa0001000
 8005894:	a0001400 	.word	0xa0001400

08005898 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af00      	add	r7, sp, #0
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	603b      	str	r3, [r7, #0]
 80058a4:	4613      	mov	r3, r2
 80058a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80058a8:	e01a      	b.n	80058e0 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058b0:	d016      	beq.n	80058e0 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058b2:	f7fc fe61 	bl	8002578 <HAL_GetTick>
 80058b6:	4602      	mov	r2, r0
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	69ba      	ldr	r2, [r7, #24]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d302      	bcc.n	80058c8 <OSPI_WaitFlagStateUntilTimeout+0x30>
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d10b      	bne.n	80058e0 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058ce:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058d4:	f043 0201 	orr.w	r2, r3, #1
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e00e      	b.n	80058fe <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6a1a      	ldr	r2, [r3, #32]
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	4013      	ands	r3, r2
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	bf14      	ite	ne
 80058ee:	2301      	movne	r3, #1
 80058f0:	2300      	moveq	r3, #0
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	461a      	mov	r2, r3
 80058f6:	79fb      	ldrb	r3, [r7, #7]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d1d6      	bne.n	80058aa <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3710      	adds	r7, #16
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}
	...

08005908 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8005908:	b480      	push	{r7}
 800590a:	b087      	sub	sp, #28
 800590c:	af00      	add	r7, sp, #0
 800590e:	4603      	mov	r3, r0
 8005910:	6039      	str	r1, [r7, #0]
 8005912:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8005914:	2300      	movs	r3, #0
 8005916:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8005918:	2300      	movs	r3, #0
 800591a:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 800591c:	79fb      	ldrb	r3, [r7, #7]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d005      	beq.n	800592e <OSPIM_GetConfig+0x26>
 8005922:	79fb      	ldrb	r3, [r7, #7]
 8005924:	2b02      	cmp	r3, #2
 8005926:	d802      	bhi.n	800592e <OSPIM_GetConfig+0x26>
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d102      	bne.n	8005934 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	75fb      	strb	r3, [r7, #23]
 8005932:	e08e      	b.n	8005a52 <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	2200      	movs	r2, #0
 8005938:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2200      	movs	r2, #0
 800593e:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	2200      	movs	r2, #0
 8005944:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	2200      	movs	r2, #0
 800594a:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	2200      	movs	r2, #0
 8005950:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8005952:	79fb      	ldrb	r3, [r7, #7]
 8005954:	2b02      	cmp	r3, #2
 8005956:	d101      	bne.n	800595c <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8005958:	4b41      	ldr	r3, [pc, #260]	@ (8005a60 <OSPIM_GetConfig+0x158>)
 800595a:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800595c:	2300      	movs	r3, #0
 800595e:	60fb      	str	r3, [r7, #12]
 8005960:	e074      	b.n	8005a4c <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 8005962:	4a40      	ldr	r2, [pc, #256]	@ (8005a64 <OSPIM_GetConfig+0x15c>)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4413      	add	r3, r2
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	f003 0301 	and.w	r3, r3, #1
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00a      	beq.n	800598e <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8005978:	68ba      	ldr	r2, [r7, #8]
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	4053      	eors	r3, r2
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d103      	bne.n	800598e <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	1c5a      	adds	r2, r3, #1
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f003 0310 	and.w	r3, r3, #16
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00a      	beq.n	80059ae <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8005998:	68ba      	ldr	r2, [r7, #8]
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	4053      	eors	r3, r2
 800599e:	f003 0320 	and.w	r3, r3, #32
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d103      	bne.n	80059ae <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	1c5a      	adds	r2, r3, #1
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00a      	beq.n	80059ce <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	4053      	eors	r3, r2
 80059be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d103      	bne.n	80059ce <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	1c5a      	adds	r2, r3, #1
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d018      	beq.n	8005a0a <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	4053      	eors	r3, r2
 80059de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d111      	bne.n	8005a0a <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d106      	bne.n	80059fe <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	3301      	adds	r3, #1
 80059f4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	60da      	str	r2, [r3, #12]
 80059fc:	e005      	b.n	8005a0a <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	3301      	adds	r3, #1
 8005a02:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d018      	beq.n	8005a46 <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	4053      	eors	r3, r2
 8005a1a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d111      	bne.n	8005a46 <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d106      	bne.n	8005a3a <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	3301      	adds	r3, #1
 8005a30:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	611a      	str	r2, [r3, #16]
 8005a38:	e005      	b.n	8005a46 <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	60fb      	str	r3, [r7, #12]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d987      	bls.n	8005962 <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 8005a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	371c      	adds	r7, #28
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr
 8005a60:	04040222 	.word	0x04040222
 8005a64:	50061c00 	.word	0x50061c00

08005a68 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a6c:	4b05      	ldr	r3, [pc, #20]	@ (8005a84 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a04      	ldr	r2, [pc, #16]	@ (8005a84 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a76:	6013      	str	r3, [r2, #0]
}
 8005a78:	bf00      	nop
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	40007000 	.word	0x40007000

08005a88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8005ac4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005a94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a98:	d102      	bne.n	8005aa0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005a9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a9e:	e00b      	b.n	8005ab8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005aa0:	4b08      	ldr	r3, [pc, #32]	@ (8005ac4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005aa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aae:	d102      	bne.n	8005ab6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005ab0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ab4:	e000      	b.n	8005ab8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005ab6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	40007000 	.word	0x40007000

08005ac8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b085      	sub	sp, #20
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d141      	bne.n	8005b5a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ad6:	4b4b      	ldr	r3, [pc, #300]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ae2:	d131      	bne.n	8005b48 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ae4:	4b47      	ldr	r3, [pc, #284]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005aea:	4a46      	ldr	r2, [pc, #280]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005aec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005af0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005af4:	4b43      	ldr	r3, [pc, #268]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005afc:	4a41      	ldr	r2, [pc, #260]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005afe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005b04:	4b40      	ldr	r3, [pc, #256]	@ (8005c08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2232      	movs	r2, #50	@ 0x32
 8005b0a:	fb02 f303 	mul.w	r3, r2, r3
 8005b0e:	4a3f      	ldr	r2, [pc, #252]	@ (8005c0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005b10:	fba2 2303 	umull	r2, r3, r2, r3
 8005b14:	0c9b      	lsrs	r3, r3, #18
 8005b16:	3301      	adds	r3, #1
 8005b18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b1a:	e002      	b.n	8005b22 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	3b01      	subs	r3, #1
 8005b20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b22:	4b38      	ldr	r3, [pc, #224]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b2e:	d102      	bne.n	8005b36 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1f2      	bne.n	8005b1c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b36:	4b33      	ldr	r3, [pc, #204]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b38:	695b      	ldr	r3, [r3, #20]
 8005b3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b42:	d158      	bne.n	8005bf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e057      	b.n	8005bf8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b48:	4b2e      	ldr	r3, [pc, #184]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b4e:	4a2d      	ldr	r2, [pc, #180]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005b58:	e04d      	b.n	8005bf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b60:	d141      	bne.n	8005be6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b62:	4b28      	ldr	r3, [pc, #160]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b6e:	d131      	bne.n	8005bd4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b70:	4b24      	ldr	r3, [pc, #144]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b76:	4a23      	ldr	r2, [pc, #140]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b80:	4b20      	ldr	r3, [pc, #128]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005b88:	4a1e      	ldr	r2, [pc, #120]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005b90:	4b1d      	ldr	r3, [pc, #116]	@ (8005c08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	2232      	movs	r2, #50	@ 0x32
 8005b96:	fb02 f303 	mul.w	r3, r2, r3
 8005b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8005c0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba0:	0c9b      	lsrs	r3, r3, #18
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ba6:	e002      	b.n	8005bae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	3b01      	subs	r3, #1
 8005bac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005bae:	4b15      	ldr	r3, [pc, #84]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bba:	d102      	bne.n	8005bc2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1f2      	bne.n	8005ba8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005bc2:	4b10      	ldr	r3, [pc, #64]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bce:	d112      	bne.n	8005bf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e011      	b.n	8005bf8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bda:	4a0a      	ldr	r2, [pc, #40]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005be0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005be4:	e007      	b.n	8005bf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005be6:	4b07      	ldr	r3, [pc, #28]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005bee:	4a05      	ldr	r2, [pc, #20]	@ (8005c04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bf0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005bf4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3714      	adds	r7, #20
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr
 8005c04:	40007000 	.word	0x40007000
 8005c08:	20000000 	.word	0x20000000
 8005c0c:	431bde83 	.word	0x431bde83

08005c10 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b088      	sub	sp, #32
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d102      	bne.n	8005c24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	f000 bc08 	b.w	8006434 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c24:	4b96      	ldr	r3, [pc, #600]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f003 030c 	and.w	r3, r3, #12
 8005c2c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c2e:	4b94      	ldr	r3, [pc, #592]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	f003 0303 	and.w	r3, r3, #3
 8005c36:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0310 	and.w	r3, r3, #16
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 80e4 	beq.w	8005e0e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d007      	beq.n	8005c5c <HAL_RCC_OscConfig+0x4c>
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	2b0c      	cmp	r3, #12
 8005c50:	f040 808b 	bne.w	8005d6a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	f040 8087 	bne.w	8005d6a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005c5c:	4b88      	ldr	r3, [pc, #544]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 0302 	and.w	r3, r3, #2
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d005      	beq.n	8005c74 <HAL_RCC_OscConfig+0x64>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d101      	bne.n	8005c74 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e3df      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a1a      	ldr	r2, [r3, #32]
 8005c78:	4b81      	ldr	r3, [pc, #516]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0308 	and.w	r3, r3, #8
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d004      	beq.n	8005c8e <HAL_RCC_OscConfig+0x7e>
 8005c84:	4b7e      	ldr	r3, [pc, #504]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c8c:	e005      	b.n	8005c9a <HAL_RCC_OscConfig+0x8a>
 8005c8e:	4b7c      	ldr	r3, [pc, #496]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c94:	091b      	lsrs	r3, r3, #4
 8005c96:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d223      	bcs.n	8005ce6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f000 fdcc 	bl	8006840 <RCC_SetFlashLatencyFromMSIRange>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d001      	beq.n	8005cb2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e3c0      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005cb2:	4b73      	ldr	r3, [pc, #460]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a72      	ldr	r2, [pc, #456]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005cb8:	f043 0308 	orr.w	r3, r3, #8
 8005cbc:	6013      	str	r3, [r2, #0]
 8005cbe:	4b70      	ldr	r3, [pc, #448]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	496d      	ldr	r1, [pc, #436]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005cd0:	4b6b      	ldr	r3, [pc, #428]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	69db      	ldr	r3, [r3, #28]
 8005cdc:	021b      	lsls	r3, r3, #8
 8005cde:	4968      	ldr	r1, [pc, #416]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	604b      	str	r3, [r1, #4]
 8005ce4:	e025      	b.n	8005d32 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ce6:	4b66      	ldr	r3, [pc, #408]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a65      	ldr	r2, [pc, #404]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005cec:	f043 0308 	orr.w	r3, r3, #8
 8005cf0:	6013      	str	r3, [r2, #0]
 8005cf2:	4b63      	ldr	r3, [pc, #396]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	4960      	ldr	r1, [pc, #384]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005d00:	4313      	orrs	r3, r2
 8005d02:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d04:	4b5e      	ldr	r3, [pc, #376]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	69db      	ldr	r3, [r3, #28]
 8005d10:	021b      	lsls	r3, r3, #8
 8005d12:	495b      	ldr	r1, [pc, #364]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005d14:	4313      	orrs	r3, r2
 8005d16:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d109      	bne.n	8005d32 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 fd8c 	bl	8006840 <RCC_SetFlashLatencyFromMSIRange>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d001      	beq.n	8005d32 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e380      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d32:	f000 fcc1 	bl	80066b8 <HAL_RCC_GetSysClockFreq>
 8005d36:	4602      	mov	r2, r0
 8005d38:	4b51      	ldr	r3, [pc, #324]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	091b      	lsrs	r3, r3, #4
 8005d3e:	f003 030f 	and.w	r3, r3, #15
 8005d42:	4950      	ldr	r1, [pc, #320]	@ (8005e84 <HAL_RCC_OscConfig+0x274>)
 8005d44:	5ccb      	ldrb	r3, [r1, r3]
 8005d46:	f003 031f 	and.w	r3, r3, #31
 8005d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d4e:	4a4e      	ldr	r2, [pc, #312]	@ (8005e88 <HAL_RCC_OscConfig+0x278>)
 8005d50:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005d52:	4b4e      	ldr	r3, [pc, #312]	@ (8005e8c <HAL_RCC_OscConfig+0x27c>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f7fc fbbe 	bl	80024d8 <HAL_InitTick>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005d60:	7bfb      	ldrb	r3, [r7, #15]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d052      	beq.n	8005e0c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005d66:	7bfb      	ldrb	r3, [r7, #15]
 8005d68:	e364      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d032      	beq.n	8005dd8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005d72:	4b43      	ldr	r3, [pc, #268]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a42      	ldr	r2, [pc, #264]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005d78:	f043 0301 	orr.w	r3, r3, #1
 8005d7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005d7e:	f7fc fbfb 	bl	8002578 <HAL_GetTick>
 8005d82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d84:	e008      	b.n	8005d98 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005d86:	f7fc fbf7 	bl	8002578 <HAL_GetTick>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d901      	bls.n	8005d98 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005d94:	2303      	movs	r3, #3
 8005d96:	e34d      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d98:	4b39      	ldr	r3, [pc, #228]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0302 	and.w	r3, r3, #2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d0f0      	beq.n	8005d86 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005da4:	4b36      	ldr	r3, [pc, #216]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a35      	ldr	r2, [pc, #212]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005daa:	f043 0308 	orr.w	r3, r3, #8
 8005dae:	6013      	str	r3, [r2, #0]
 8005db0:	4b33      	ldr	r3, [pc, #204]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a1b      	ldr	r3, [r3, #32]
 8005dbc:	4930      	ldr	r1, [pc, #192]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005dc2:	4b2f      	ldr	r3, [pc, #188]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	69db      	ldr	r3, [r3, #28]
 8005dce:	021b      	lsls	r3, r3, #8
 8005dd0:	492b      	ldr	r1, [pc, #172]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	604b      	str	r3, [r1, #4]
 8005dd6:	e01a      	b.n	8005e0e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005dd8:	4b29      	ldr	r3, [pc, #164]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a28      	ldr	r2, [pc, #160]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005dde:	f023 0301 	bic.w	r3, r3, #1
 8005de2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005de4:	f7fc fbc8 	bl	8002578 <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005dec:	f7fc fbc4 	bl	8002578 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e31a      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005dfe:	4b20      	ldr	r3, [pc, #128]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1f0      	bne.n	8005dec <HAL_RCC_OscConfig+0x1dc>
 8005e0a:	e000      	b.n	8005e0e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005e0c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d073      	beq.n	8005f02 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005e1a:	69bb      	ldr	r3, [r7, #24]
 8005e1c:	2b08      	cmp	r3, #8
 8005e1e:	d005      	beq.n	8005e2c <HAL_RCC_OscConfig+0x21c>
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	2b0c      	cmp	r3, #12
 8005e24:	d10e      	bne.n	8005e44 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	2b03      	cmp	r3, #3
 8005e2a:	d10b      	bne.n	8005e44 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e2c:	4b14      	ldr	r3, [pc, #80]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d063      	beq.n	8005f00 <HAL_RCC_OscConfig+0x2f0>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d15f      	bne.n	8005f00 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e2f7      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e4c:	d106      	bne.n	8005e5c <HAL_RCC_OscConfig+0x24c>
 8005e4e:	4b0c      	ldr	r3, [pc, #48]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a0b      	ldr	r2, [pc, #44]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005e54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e58:	6013      	str	r3, [r2, #0]
 8005e5a:	e025      	b.n	8005ea8 <HAL_RCC_OscConfig+0x298>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e64:	d114      	bne.n	8005e90 <HAL_RCC_OscConfig+0x280>
 8005e66:	4b06      	ldr	r3, [pc, #24]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a05      	ldr	r2, [pc, #20]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005e6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e70:	6013      	str	r3, [r2, #0]
 8005e72:	4b03      	ldr	r3, [pc, #12]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a02      	ldr	r2, [pc, #8]	@ (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e7c:	6013      	str	r3, [r2, #0]
 8005e7e:	e013      	b.n	8005ea8 <HAL_RCC_OscConfig+0x298>
 8005e80:	40021000 	.word	0x40021000
 8005e84:	0800aa64 	.word	0x0800aa64
 8005e88:	20000000 	.word	0x20000000
 8005e8c:	20000038 	.word	0x20000038
 8005e90:	4ba0      	ldr	r3, [pc, #640]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a9f      	ldr	r2, [pc, #636]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005e96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e9a:	6013      	str	r3, [r2, #0]
 8005e9c:	4b9d      	ldr	r3, [pc, #628]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a9c      	ldr	r2, [pc, #624]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005ea2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ea6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d013      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb0:	f7fc fb62 	bl	8002578 <HAL_GetTick>
 8005eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005eb6:	e008      	b.n	8005eca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005eb8:	f7fc fb5e 	bl	8002578 <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	2b64      	cmp	r3, #100	@ 0x64
 8005ec4:	d901      	bls.n	8005eca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e2b4      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005eca:	4b92      	ldr	r3, [pc, #584]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d0f0      	beq.n	8005eb8 <HAL_RCC_OscConfig+0x2a8>
 8005ed6:	e014      	b.n	8005f02 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed8:	f7fc fb4e 	bl	8002578 <HAL_GetTick>
 8005edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ede:	e008      	b.n	8005ef2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ee0:	f7fc fb4a 	bl	8002578 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	2b64      	cmp	r3, #100	@ 0x64
 8005eec:	d901      	bls.n	8005ef2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e2a0      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ef2:	4b88      	ldr	r3, [pc, #544]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1f0      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x2d0>
 8005efe:	e000      	b.n	8005f02 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f003 0302 	and.w	r3, r3, #2
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d060      	beq.n	8005fd0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	2b04      	cmp	r3, #4
 8005f12:	d005      	beq.n	8005f20 <HAL_RCC_OscConfig+0x310>
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	2b0c      	cmp	r3, #12
 8005f18:	d119      	bne.n	8005f4e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2b02      	cmp	r3, #2
 8005f1e:	d116      	bne.n	8005f4e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f20:	4b7c      	ldr	r3, [pc, #496]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d005      	beq.n	8005f38 <HAL_RCC_OscConfig+0x328>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d101      	bne.n	8005f38 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e27d      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f38:	4b76      	ldr	r3, [pc, #472]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	691b      	ldr	r3, [r3, #16]
 8005f44:	061b      	lsls	r3, r3, #24
 8005f46:	4973      	ldr	r1, [pc, #460]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f4c:	e040      	b.n	8005fd0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d023      	beq.n	8005f9e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f56:	4b6f      	ldr	r3, [pc, #444]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a6e      	ldr	r2, [pc, #440]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f62:	f7fc fb09 	bl	8002578 <HAL_GetTick>
 8005f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f68:	e008      	b.n	8005f7c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f6a:	f7fc fb05 	bl	8002578 <HAL_GetTick>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	2b02      	cmp	r3, #2
 8005f76:	d901      	bls.n	8005f7c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005f78:	2303      	movs	r3, #3
 8005f7a:	e25b      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f7c:	4b65      	ldr	r3, [pc, #404]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d0f0      	beq.n	8005f6a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f88:	4b62      	ldr	r3, [pc, #392]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	061b      	lsls	r3, r3, #24
 8005f96:	495f      	ldr	r1, [pc, #380]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	604b      	str	r3, [r1, #4]
 8005f9c:	e018      	b.n	8005fd0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f9e:	4b5d      	ldr	r3, [pc, #372]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a5c      	ldr	r2, [pc, #368]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005fa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005faa:	f7fc fae5 	bl	8002578 <HAL_GetTick>
 8005fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005fb0:	e008      	b.n	8005fc4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fb2:	f7fc fae1 	bl	8002578 <HAL_GetTick>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	1ad3      	subs	r3, r2, r3
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d901      	bls.n	8005fc4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e237      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005fc4:	4b53      	ldr	r3, [pc, #332]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1f0      	bne.n	8005fb2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0308 	and.w	r3, r3, #8
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d03c      	beq.n	8006056 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d01c      	beq.n	800601e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fe4:	4b4b      	ldr	r3, [pc, #300]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fea:	4a4a      	ldr	r2, [pc, #296]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8005fec:	f043 0301 	orr.w	r3, r3, #1
 8005ff0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ff4:	f7fc fac0 	bl	8002578 <HAL_GetTick>
 8005ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ffa:	e008      	b.n	800600e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ffc:	f7fc fabc 	bl	8002578 <HAL_GetTick>
 8006000:	4602      	mov	r2, r0
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	1ad3      	subs	r3, r2, r3
 8006006:	2b02      	cmp	r3, #2
 8006008:	d901      	bls.n	800600e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800600a:	2303      	movs	r3, #3
 800600c:	e212      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800600e:	4b41      	ldr	r3, [pc, #260]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8006010:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006014:	f003 0302 	and.w	r3, r3, #2
 8006018:	2b00      	cmp	r3, #0
 800601a:	d0ef      	beq.n	8005ffc <HAL_RCC_OscConfig+0x3ec>
 800601c:	e01b      	b.n	8006056 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800601e:	4b3d      	ldr	r3, [pc, #244]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8006020:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006024:	4a3b      	ldr	r2, [pc, #236]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8006026:	f023 0301 	bic.w	r3, r3, #1
 800602a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800602e:	f7fc faa3 	bl	8002578 <HAL_GetTick>
 8006032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006034:	e008      	b.n	8006048 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006036:	f7fc fa9f 	bl	8002578 <HAL_GetTick>
 800603a:	4602      	mov	r2, r0
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	1ad3      	subs	r3, r2, r3
 8006040:	2b02      	cmp	r3, #2
 8006042:	d901      	bls.n	8006048 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e1f5      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006048:	4b32      	ldr	r3, [pc, #200]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 800604a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800604e:	f003 0302 	and.w	r3, r3, #2
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1ef      	bne.n	8006036 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0304 	and.w	r3, r3, #4
 800605e:	2b00      	cmp	r3, #0
 8006060:	f000 80a6 	beq.w	80061b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006064:	2300      	movs	r3, #0
 8006066:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006068:	4b2a      	ldr	r3, [pc, #168]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 800606a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800606c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d10d      	bne.n	8006090 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006074:	4b27      	ldr	r3, [pc, #156]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8006076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006078:	4a26      	ldr	r2, [pc, #152]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 800607a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800607e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006080:	4b24      	ldr	r3, [pc, #144]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8006082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006084:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006088:	60bb      	str	r3, [r7, #8]
 800608a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800608c:	2301      	movs	r3, #1
 800608e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006090:	4b21      	ldr	r3, [pc, #132]	@ (8006118 <HAL_RCC_OscConfig+0x508>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006098:	2b00      	cmp	r3, #0
 800609a:	d118      	bne.n	80060ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800609c:	4b1e      	ldr	r3, [pc, #120]	@ (8006118 <HAL_RCC_OscConfig+0x508>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006118 <HAL_RCC_OscConfig+0x508>)
 80060a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060a8:	f7fc fa66 	bl	8002578 <HAL_GetTick>
 80060ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060ae:	e008      	b.n	80060c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060b0:	f7fc fa62 	bl	8002578 <HAL_GetTick>
 80060b4:	4602      	mov	r2, r0
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	2b02      	cmp	r3, #2
 80060bc:	d901      	bls.n	80060c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80060be:	2303      	movs	r3, #3
 80060c0:	e1b8      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060c2:	4b15      	ldr	r3, [pc, #84]	@ (8006118 <HAL_RCC_OscConfig+0x508>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d0f0      	beq.n	80060b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d108      	bne.n	80060e8 <HAL_RCC_OscConfig+0x4d8>
 80060d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 80060d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060dc:	4a0d      	ldr	r2, [pc, #52]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 80060de:	f043 0301 	orr.w	r3, r3, #1
 80060e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80060e6:	e029      	b.n	800613c <HAL_RCC_OscConfig+0x52c>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	2b05      	cmp	r3, #5
 80060ee:	d115      	bne.n	800611c <HAL_RCC_OscConfig+0x50c>
 80060f0:	4b08      	ldr	r3, [pc, #32]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 80060f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060f6:	4a07      	ldr	r2, [pc, #28]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 80060f8:	f043 0304 	orr.w	r3, r3, #4
 80060fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006100:	4b04      	ldr	r3, [pc, #16]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8006102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006106:	4a03      	ldr	r2, [pc, #12]	@ (8006114 <HAL_RCC_OscConfig+0x504>)
 8006108:	f043 0301 	orr.w	r3, r3, #1
 800610c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006110:	e014      	b.n	800613c <HAL_RCC_OscConfig+0x52c>
 8006112:	bf00      	nop
 8006114:	40021000 	.word	0x40021000
 8006118:	40007000 	.word	0x40007000
 800611c:	4b9d      	ldr	r3, [pc, #628]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 800611e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006122:	4a9c      	ldr	r2, [pc, #624]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006124:	f023 0301 	bic.w	r3, r3, #1
 8006128:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800612c:	4b99      	ldr	r3, [pc, #612]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 800612e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006132:	4a98      	ldr	r2, [pc, #608]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006134:	f023 0304 	bic.w	r3, r3, #4
 8006138:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d016      	beq.n	8006172 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006144:	f7fc fa18 	bl	8002578 <HAL_GetTick>
 8006148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800614a:	e00a      	b.n	8006162 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800614c:	f7fc fa14 	bl	8002578 <HAL_GetTick>
 8006150:	4602      	mov	r2, r0
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800615a:	4293      	cmp	r3, r2
 800615c:	d901      	bls.n	8006162 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800615e:	2303      	movs	r3, #3
 8006160:	e168      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006162:	4b8c      	ldr	r3, [pc, #560]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006168:	f003 0302 	and.w	r3, r3, #2
 800616c:	2b00      	cmp	r3, #0
 800616e:	d0ed      	beq.n	800614c <HAL_RCC_OscConfig+0x53c>
 8006170:	e015      	b.n	800619e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006172:	f7fc fa01 	bl	8002578 <HAL_GetTick>
 8006176:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006178:	e00a      	b.n	8006190 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800617a:	f7fc f9fd 	bl	8002578 <HAL_GetTick>
 800617e:	4602      	mov	r2, r0
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	1ad3      	subs	r3, r2, r3
 8006184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006188:	4293      	cmp	r3, r2
 800618a:	d901      	bls.n	8006190 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800618c:	2303      	movs	r3, #3
 800618e:	e151      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006190:	4b80      	ldr	r3, [pc, #512]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006196:	f003 0302 	and.w	r3, r3, #2
 800619a:	2b00      	cmp	r3, #0
 800619c:	d1ed      	bne.n	800617a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800619e:	7ffb      	ldrb	r3, [r7, #31]
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d105      	bne.n	80061b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061a4:	4b7b      	ldr	r3, [pc, #492]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 80061a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a8:	4a7a      	ldr	r2, [pc, #488]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 80061aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061ae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 0320 	and.w	r3, r3, #32
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d03c      	beq.n	8006236 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d01c      	beq.n	80061fe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80061c4:	4b73      	ldr	r3, [pc, #460]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 80061c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80061ca:	4a72      	ldr	r2, [pc, #456]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 80061cc:	f043 0301 	orr.w	r3, r3, #1
 80061d0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061d4:	f7fc f9d0 	bl	8002578 <HAL_GetTick>
 80061d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80061da:	e008      	b.n	80061ee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061dc:	f7fc f9cc 	bl	8002578 <HAL_GetTick>
 80061e0:	4602      	mov	r2, r0
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	1ad3      	subs	r3, r2, r3
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d901      	bls.n	80061ee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80061ea:	2303      	movs	r3, #3
 80061ec:	e122      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80061ee:	4b69      	ldr	r3, [pc, #420]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 80061f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80061f4:	f003 0302 	and.w	r3, r3, #2
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d0ef      	beq.n	80061dc <HAL_RCC_OscConfig+0x5cc>
 80061fc:	e01b      	b.n	8006236 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80061fe:	4b65      	ldr	r3, [pc, #404]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006200:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006204:	4a63      	ldr	r2, [pc, #396]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006206:	f023 0301 	bic.w	r3, r3, #1
 800620a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800620e:	f7fc f9b3 	bl	8002578 <HAL_GetTick>
 8006212:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006214:	e008      	b.n	8006228 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006216:	f7fc f9af 	bl	8002578 <HAL_GetTick>
 800621a:	4602      	mov	r2, r0
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	2b02      	cmp	r3, #2
 8006222:	d901      	bls.n	8006228 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006224:	2303      	movs	r3, #3
 8006226:	e105      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006228:	4b5a      	ldr	r3, [pc, #360]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 800622a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800622e:	f003 0302 	and.w	r3, r3, #2
 8006232:	2b00      	cmp	r3, #0
 8006234:	d1ef      	bne.n	8006216 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800623a:	2b00      	cmp	r3, #0
 800623c:	f000 80f9 	beq.w	8006432 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006244:	2b02      	cmp	r3, #2
 8006246:	f040 80cf 	bne.w	80063e8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800624a:	4b52      	ldr	r3, [pc, #328]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f003 0203 	and.w	r2, r3, #3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625a:	429a      	cmp	r2, r3
 800625c:	d12c      	bne.n	80062b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006268:	3b01      	subs	r3, #1
 800626a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800626c:	429a      	cmp	r2, r3
 800626e:	d123      	bne.n	80062b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800627a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800627c:	429a      	cmp	r2, r3
 800627e:	d11b      	bne.n	80062b8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800628a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800628c:	429a      	cmp	r2, r3
 800628e:	d113      	bne.n	80062b8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800629a:	085b      	lsrs	r3, r3, #1
 800629c:	3b01      	subs	r3, #1
 800629e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d109      	bne.n	80062b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ae:	085b      	lsrs	r3, r3, #1
 80062b0:	3b01      	subs	r3, #1
 80062b2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d071      	beq.n	800639c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	2b0c      	cmp	r3, #12
 80062bc:	d068      	beq.n	8006390 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80062be:	4b35      	ldr	r3, [pc, #212]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d105      	bne.n	80062d6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80062ca:	4b32      	ldr	r3, [pc, #200]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d001      	beq.n	80062da <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e0ac      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80062da:	4b2e      	ldr	r3, [pc, #184]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a2d      	ldr	r2, [pc, #180]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 80062e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80062e4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80062e6:	f7fc f947 	bl	8002578 <HAL_GetTick>
 80062ea:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062ec:	e008      	b.n	8006300 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062ee:	f7fc f943 	bl	8002578 <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d901      	bls.n	8006300 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e099      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006300:	4b24      	ldr	r3, [pc, #144]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d1f0      	bne.n	80062ee <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800630c:	4b21      	ldr	r3, [pc, #132]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 800630e:	68da      	ldr	r2, [r3, #12]
 8006310:	4b21      	ldr	r3, [pc, #132]	@ (8006398 <HAL_RCC_OscConfig+0x788>)
 8006312:	4013      	ands	r3, r2
 8006314:	687a      	ldr	r2, [r7, #4]
 8006316:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800631c:	3a01      	subs	r2, #1
 800631e:	0112      	lsls	r2, r2, #4
 8006320:	4311      	orrs	r1, r2
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006326:	0212      	lsls	r2, r2, #8
 8006328:	4311      	orrs	r1, r2
 800632a:	687a      	ldr	r2, [r7, #4]
 800632c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800632e:	0852      	lsrs	r2, r2, #1
 8006330:	3a01      	subs	r2, #1
 8006332:	0552      	lsls	r2, r2, #21
 8006334:	4311      	orrs	r1, r2
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800633a:	0852      	lsrs	r2, r2, #1
 800633c:	3a01      	subs	r2, #1
 800633e:	0652      	lsls	r2, r2, #25
 8006340:	4311      	orrs	r1, r2
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006346:	06d2      	lsls	r2, r2, #27
 8006348:	430a      	orrs	r2, r1
 800634a:	4912      	ldr	r1, [pc, #72]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 800634c:	4313      	orrs	r3, r2
 800634e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006350:	4b10      	ldr	r3, [pc, #64]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a0f      	ldr	r2, [pc, #60]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006356:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800635a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800635c:	4b0d      	ldr	r3, [pc, #52]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	4a0c      	ldr	r2, [pc, #48]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006362:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006366:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006368:	f7fc f906 	bl	8002578 <HAL_GetTick>
 800636c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800636e:	e008      	b.n	8006382 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006370:	f7fc f902 	bl	8002578 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	2b02      	cmp	r3, #2
 800637c:	d901      	bls.n	8006382 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e058      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006382:	4b04      	ldr	r3, [pc, #16]	@ (8006394 <HAL_RCC_OscConfig+0x784>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d0f0      	beq.n	8006370 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800638e:	e050      	b.n	8006432 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e04f      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
 8006394:	40021000 	.word	0x40021000
 8006398:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800639c:	4b27      	ldr	r3, [pc, #156]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d144      	bne.n	8006432 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80063a8:	4b24      	ldr	r3, [pc, #144]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a23      	ldr	r2, [pc, #140]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 80063ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80063b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80063b4:	4b21      	ldr	r3, [pc, #132]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	4a20      	ldr	r2, [pc, #128]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 80063ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80063be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80063c0:	f7fc f8da 	bl	8002578 <HAL_GetTick>
 80063c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063c6:	e008      	b.n	80063da <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063c8:	f7fc f8d6 	bl	8002578 <HAL_GetTick>
 80063cc:	4602      	mov	r2, r0
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d901      	bls.n	80063da <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e02c      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063da:	4b18      	ldr	r3, [pc, #96]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d0f0      	beq.n	80063c8 <HAL_RCC_OscConfig+0x7b8>
 80063e6:	e024      	b.n	8006432 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	2b0c      	cmp	r3, #12
 80063ec:	d01f      	beq.n	800642e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063ee:	4b13      	ldr	r3, [pc, #76]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a12      	ldr	r2, [pc, #72]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 80063f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063fa:	f7fc f8bd 	bl	8002578 <HAL_GetTick>
 80063fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006400:	e008      	b.n	8006414 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006402:	f7fc f8b9 	bl	8002578 <HAL_GetTick>
 8006406:	4602      	mov	r2, r0
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	1ad3      	subs	r3, r2, r3
 800640c:	2b02      	cmp	r3, #2
 800640e:	d901      	bls.n	8006414 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006410:	2303      	movs	r3, #3
 8006412:	e00f      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006414:	4b09      	ldr	r3, [pc, #36]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1f0      	bne.n	8006402 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006420:	4b06      	ldr	r3, [pc, #24]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 8006422:	68da      	ldr	r2, [r3, #12]
 8006424:	4905      	ldr	r1, [pc, #20]	@ (800643c <HAL_RCC_OscConfig+0x82c>)
 8006426:	4b06      	ldr	r3, [pc, #24]	@ (8006440 <HAL_RCC_OscConfig+0x830>)
 8006428:	4013      	ands	r3, r2
 800642a:	60cb      	str	r3, [r1, #12]
 800642c:	e001      	b.n	8006432 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e000      	b.n	8006434 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8006432:	2300      	movs	r3, #0
}
 8006434:	4618      	mov	r0, r3
 8006436:	3720      	adds	r7, #32
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}
 800643c:	40021000 	.word	0x40021000
 8006440:	feeefffc 	.word	0xfeeefffc

08006444 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b086      	sub	sp, #24
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800644e:	2300      	movs	r3, #0
 8006450:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	e11d      	b.n	8006698 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800645c:	4b90      	ldr	r3, [pc, #576]	@ (80066a0 <HAL_RCC_ClockConfig+0x25c>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 030f 	and.w	r3, r3, #15
 8006464:	683a      	ldr	r2, [r7, #0]
 8006466:	429a      	cmp	r2, r3
 8006468:	d910      	bls.n	800648c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800646a:	4b8d      	ldr	r3, [pc, #564]	@ (80066a0 <HAL_RCC_ClockConfig+0x25c>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f023 020f 	bic.w	r2, r3, #15
 8006472:	498b      	ldr	r1, [pc, #556]	@ (80066a0 <HAL_RCC_ClockConfig+0x25c>)
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	4313      	orrs	r3, r2
 8006478:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800647a:	4b89      	ldr	r3, [pc, #548]	@ (80066a0 <HAL_RCC_ClockConfig+0x25c>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 030f 	and.w	r3, r3, #15
 8006482:	683a      	ldr	r2, [r7, #0]
 8006484:	429a      	cmp	r2, r3
 8006486:	d001      	beq.n	800648c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e105      	b.n	8006698 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0302 	and.w	r3, r3, #2
 8006494:	2b00      	cmp	r3, #0
 8006496:	d010      	beq.n	80064ba <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689a      	ldr	r2, [r3, #8]
 800649c:	4b81      	ldr	r3, [pc, #516]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d908      	bls.n	80064ba <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064a8:	4b7e      	ldr	r3, [pc, #504]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	497b      	ldr	r1, [pc, #492]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80064b6:	4313      	orrs	r3, r2
 80064b8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 0301 	and.w	r3, r3, #1
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d079      	beq.n	80065ba <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	2b03      	cmp	r3, #3
 80064cc:	d11e      	bne.n	800650c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80064ce:	4b75      	ldr	r3, [pc, #468]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d101      	bne.n	80064de <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e0dc      	b.n	8006698 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80064de:	f000 fa09 	bl	80068f4 <RCC_GetSysClockFreqFromPLLSource>
 80064e2:	4603      	mov	r3, r0
 80064e4:	4a70      	ldr	r2, [pc, #448]	@ (80066a8 <HAL_RCC_ClockConfig+0x264>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d946      	bls.n	8006578 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80064ea:	4b6e      	ldr	r3, [pc, #440]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d140      	bne.n	8006578 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80064f6:	4b6b      	ldr	r3, [pc, #428]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80064fe:	4a69      	ldr	r2, [pc, #420]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 8006500:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006504:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006506:	2380      	movs	r3, #128	@ 0x80
 8006508:	617b      	str	r3, [r7, #20]
 800650a:	e035      	b.n	8006578 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	2b02      	cmp	r3, #2
 8006512:	d107      	bne.n	8006524 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006514:	4b63      	ldr	r3, [pc, #396]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800651c:	2b00      	cmp	r3, #0
 800651e:	d115      	bne.n	800654c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e0b9      	b.n	8006698 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d107      	bne.n	800653c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800652c:	4b5d      	ldr	r3, [pc, #372]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0302 	and.w	r3, r3, #2
 8006534:	2b00      	cmp	r3, #0
 8006536:	d109      	bne.n	800654c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	e0ad      	b.n	8006698 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800653c:	4b59      	ldr	r3, [pc, #356]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006544:	2b00      	cmp	r3, #0
 8006546:	d101      	bne.n	800654c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e0a5      	b.n	8006698 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800654c:	f000 f8b4 	bl	80066b8 <HAL_RCC_GetSysClockFreq>
 8006550:	4603      	mov	r3, r0
 8006552:	4a55      	ldr	r2, [pc, #340]	@ (80066a8 <HAL_RCC_ClockConfig+0x264>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d90f      	bls.n	8006578 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006558:	4b52      	ldr	r3, [pc, #328]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d109      	bne.n	8006578 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006564:	4b4f      	ldr	r3, [pc, #316]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800656c:	4a4d      	ldr	r2, [pc, #308]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 800656e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006572:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006574:	2380      	movs	r3, #128	@ 0x80
 8006576:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006578:	4b4a      	ldr	r3, [pc, #296]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f023 0203 	bic.w	r2, r3, #3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	4947      	ldr	r1, [pc, #284]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 8006586:	4313      	orrs	r3, r2
 8006588:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800658a:	f7fb fff5 	bl	8002578 <HAL_GetTick>
 800658e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006590:	e00a      	b.n	80065a8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006592:	f7fb fff1 	bl	8002578 <HAL_GetTick>
 8006596:	4602      	mov	r2, r0
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d901      	bls.n	80065a8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80065a4:	2303      	movs	r3, #3
 80065a6:	e077      	b.n	8006698 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065a8:	4b3e      	ldr	r3, [pc, #248]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f003 020c 	and.w	r2, r3, #12
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d1eb      	bne.n	8006592 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	2b80      	cmp	r3, #128	@ 0x80
 80065be:	d105      	bne.n	80065cc <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80065c0:	4b38      	ldr	r3, [pc, #224]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	4a37      	ldr	r2, [pc, #220]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80065c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065ca:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0302 	and.w	r3, r3, #2
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d010      	beq.n	80065fa <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689a      	ldr	r2, [r3, #8]
 80065dc:	4b31      	ldr	r3, [pc, #196]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d208      	bcs.n	80065fa <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065e8:	4b2e      	ldr	r3, [pc, #184]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	492b      	ldr	r1, [pc, #172]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 80065f6:	4313      	orrs	r3, r2
 80065f8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80065fa:	4b29      	ldr	r3, [pc, #164]	@ (80066a0 <HAL_RCC_ClockConfig+0x25c>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 030f 	and.w	r3, r3, #15
 8006602:	683a      	ldr	r2, [r7, #0]
 8006604:	429a      	cmp	r2, r3
 8006606:	d210      	bcs.n	800662a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006608:	4b25      	ldr	r3, [pc, #148]	@ (80066a0 <HAL_RCC_ClockConfig+0x25c>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f023 020f 	bic.w	r2, r3, #15
 8006610:	4923      	ldr	r1, [pc, #140]	@ (80066a0 <HAL_RCC_ClockConfig+0x25c>)
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	4313      	orrs	r3, r2
 8006616:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006618:	4b21      	ldr	r3, [pc, #132]	@ (80066a0 <HAL_RCC_ClockConfig+0x25c>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 030f 	and.w	r3, r3, #15
 8006620:	683a      	ldr	r2, [r7, #0]
 8006622:	429a      	cmp	r2, r3
 8006624:	d001      	beq.n	800662a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e036      	b.n	8006698 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 0304 	and.w	r3, r3, #4
 8006632:	2b00      	cmp	r3, #0
 8006634:	d008      	beq.n	8006648 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006636:	4b1b      	ldr	r3, [pc, #108]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	4918      	ldr	r1, [pc, #96]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 8006644:	4313      	orrs	r3, r2
 8006646:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0308 	and.w	r3, r3, #8
 8006650:	2b00      	cmp	r3, #0
 8006652:	d009      	beq.n	8006668 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006654:	4b13      	ldr	r3, [pc, #76]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	00db      	lsls	r3, r3, #3
 8006662:	4910      	ldr	r1, [pc, #64]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 8006664:	4313      	orrs	r3, r2
 8006666:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006668:	f000 f826 	bl	80066b8 <HAL_RCC_GetSysClockFreq>
 800666c:	4602      	mov	r2, r0
 800666e:	4b0d      	ldr	r3, [pc, #52]	@ (80066a4 <HAL_RCC_ClockConfig+0x260>)
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	091b      	lsrs	r3, r3, #4
 8006674:	f003 030f 	and.w	r3, r3, #15
 8006678:	490c      	ldr	r1, [pc, #48]	@ (80066ac <HAL_RCC_ClockConfig+0x268>)
 800667a:	5ccb      	ldrb	r3, [r1, r3]
 800667c:	f003 031f 	and.w	r3, r3, #31
 8006680:	fa22 f303 	lsr.w	r3, r2, r3
 8006684:	4a0a      	ldr	r2, [pc, #40]	@ (80066b0 <HAL_RCC_ClockConfig+0x26c>)
 8006686:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006688:	4b0a      	ldr	r3, [pc, #40]	@ (80066b4 <HAL_RCC_ClockConfig+0x270>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4618      	mov	r0, r3
 800668e:	f7fb ff23 	bl	80024d8 <HAL_InitTick>
 8006692:	4603      	mov	r3, r0
 8006694:	73fb      	strb	r3, [r7, #15]

  return status;
 8006696:	7bfb      	ldrb	r3, [r7, #15]
}
 8006698:	4618      	mov	r0, r3
 800669a:	3718      	adds	r7, #24
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}
 80066a0:	40022000 	.word	0x40022000
 80066a4:	40021000 	.word	0x40021000
 80066a8:	04c4b400 	.word	0x04c4b400
 80066ac:	0800aa64 	.word	0x0800aa64
 80066b0:	20000000 	.word	0x20000000
 80066b4:	20000038 	.word	0x20000038

080066b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b089      	sub	sp, #36	@ 0x24
 80066bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80066be:	2300      	movs	r3, #0
 80066c0:	61fb      	str	r3, [r7, #28]
 80066c2:	2300      	movs	r3, #0
 80066c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066c6:	4b3e      	ldr	r3, [pc, #248]	@ (80067c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f003 030c 	and.w	r3, r3, #12
 80066ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80066d0:	4b3b      	ldr	r3, [pc, #236]	@ (80067c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f003 0303 	and.w	r3, r3, #3
 80066d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d005      	beq.n	80066ec <HAL_RCC_GetSysClockFreq+0x34>
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	2b0c      	cmp	r3, #12
 80066e4:	d121      	bne.n	800672a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d11e      	bne.n	800672a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80066ec:	4b34      	ldr	r3, [pc, #208]	@ (80067c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 0308 	and.w	r3, r3, #8
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d107      	bne.n	8006708 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80066f8:	4b31      	ldr	r3, [pc, #196]	@ (80067c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80066fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066fe:	0a1b      	lsrs	r3, r3, #8
 8006700:	f003 030f 	and.w	r3, r3, #15
 8006704:	61fb      	str	r3, [r7, #28]
 8006706:	e005      	b.n	8006714 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006708:	4b2d      	ldr	r3, [pc, #180]	@ (80067c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	091b      	lsrs	r3, r3, #4
 800670e:	f003 030f 	and.w	r3, r3, #15
 8006712:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006714:	4a2b      	ldr	r2, [pc, #172]	@ (80067c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800671c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d10d      	bne.n	8006740 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006728:	e00a      	b.n	8006740 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	2b04      	cmp	r3, #4
 800672e:	d102      	bne.n	8006736 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006730:	4b25      	ldr	r3, [pc, #148]	@ (80067c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006732:	61bb      	str	r3, [r7, #24]
 8006734:	e004      	b.n	8006740 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	2b08      	cmp	r3, #8
 800673a:	d101      	bne.n	8006740 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800673c:	4b23      	ldr	r3, [pc, #140]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x114>)
 800673e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	2b0c      	cmp	r3, #12
 8006744:	d134      	bne.n	80067b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006746:	4b1e      	ldr	r3, [pc, #120]	@ (80067c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	f003 0303 	and.w	r3, r3, #3
 800674e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	2b02      	cmp	r3, #2
 8006754:	d003      	beq.n	800675e <HAL_RCC_GetSysClockFreq+0xa6>
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	2b03      	cmp	r3, #3
 800675a:	d003      	beq.n	8006764 <HAL_RCC_GetSysClockFreq+0xac>
 800675c:	e005      	b.n	800676a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800675e:	4b1a      	ldr	r3, [pc, #104]	@ (80067c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006760:	617b      	str	r3, [r7, #20]
      break;
 8006762:	e005      	b.n	8006770 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006764:	4b19      	ldr	r3, [pc, #100]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x114>)
 8006766:	617b      	str	r3, [r7, #20]
      break;
 8006768:	e002      	b.n	8006770 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	617b      	str	r3, [r7, #20]
      break;
 800676e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006770:	4b13      	ldr	r3, [pc, #76]	@ (80067c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	091b      	lsrs	r3, r3, #4
 8006776:	f003 030f 	and.w	r3, r3, #15
 800677a:	3301      	adds	r3, #1
 800677c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800677e:	4b10      	ldr	r3, [pc, #64]	@ (80067c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	0a1b      	lsrs	r3, r3, #8
 8006784:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006788:	697a      	ldr	r2, [r7, #20]
 800678a:	fb03 f202 	mul.w	r2, r3, r2
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	fbb2 f3f3 	udiv	r3, r2, r3
 8006794:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006796:	4b0a      	ldr	r3, [pc, #40]	@ (80067c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006798:	68db      	ldr	r3, [r3, #12]
 800679a:	0e5b      	lsrs	r3, r3, #25
 800679c:	f003 0303 	and.w	r3, r3, #3
 80067a0:	3301      	adds	r3, #1
 80067a2:	005b      	lsls	r3, r3, #1
 80067a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80067ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80067b0:	69bb      	ldr	r3, [r7, #24]
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3724      	adds	r7, #36	@ 0x24
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	40021000 	.word	0x40021000
 80067c4:	0800aa7c 	.word	0x0800aa7c
 80067c8:	00f42400 	.word	0x00f42400
 80067cc:	007a1200 	.word	0x007a1200

080067d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067d0:	b480      	push	{r7}
 80067d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067d4:	4b03      	ldr	r3, [pc, #12]	@ (80067e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80067d6:	681b      	ldr	r3, [r3, #0]
}
 80067d8:	4618      	mov	r0, r3
 80067da:	46bd      	mov	sp, r7
 80067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e0:	4770      	bx	lr
 80067e2:	bf00      	nop
 80067e4:	20000000 	.word	0x20000000

080067e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80067ec:	f7ff fff0 	bl	80067d0 <HAL_RCC_GetHCLKFreq>
 80067f0:	4602      	mov	r2, r0
 80067f2:	4b06      	ldr	r3, [pc, #24]	@ (800680c <HAL_RCC_GetPCLK1Freq+0x24>)
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	0a1b      	lsrs	r3, r3, #8
 80067f8:	f003 0307 	and.w	r3, r3, #7
 80067fc:	4904      	ldr	r1, [pc, #16]	@ (8006810 <HAL_RCC_GetPCLK1Freq+0x28>)
 80067fe:	5ccb      	ldrb	r3, [r1, r3]
 8006800:	f003 031f 	and.w	r3, r3, #31
 8006804:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006808:	4618      	mov	r0, r3
 800680a:	bd80      	pop	{r7, pc}
 800680c:	40021000 	.word	0x40021000
 8006810:	0800aa74 	.word	0x0800aa74

08006814 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006818:	f7ff ffda 	bl	80067d0 <HAL_RCC_GetHCLKFreq>
 800681c:	4602      	mov	r2, r0
 800681e:	4b06      	ldr	r3, [pc, #24]	@ (8006838 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	0adb      	lsrs	r3, r3, #11
 8006824:	f003 0307 	and.w	r3, r3, #7
 8006828:	4904      	ldr	r1, [pc, #16]	@ (800683c <HAL_RCC_GetPCLK2Freq+0x28>)
 800682a:	5ccb      	ldrb	r3, [r1, r3]
 800682c:	f003 031f 	and.w	r3, r3, #31
 8006830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006834:	4618      	mov	r0, r3
 8006836:	bd80      	pop	{r7, pc}
 8006838:	40021000 	.word	0x40021000
 800683c:	0800aa74 	.word	0x0800aa74

08006840 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006848:	2300      	movs	r3, #0
 800684a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800684c:	4b27      	ldr	r3, [pc, #156]	@ (80068ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800684e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006850:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006854:	2b00      	cmp	r3, #0
 8006856:	d003      	beq.n	8006860 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006858:	f7ff f916 	bl	8005a88 <HAL_PWREx_GetVoltageRange>
 800685c:	6178      	str	r0, [r7, #20]
 800685e:	e014      	b.n	800688a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006860:	4b22      	ldr	r3, [pc, #136]	@ (80068ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006864:	4a21      	ldr	r2, [pc, #132]	@ (80068ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800686a:	6593      	str	r3, [r2, #88]	@ 0x58
 800686c:	4b1f      	ldr	r3, [pc, #124]	@ (80068ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800686e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006874:	60fb      	str	r3, [r7, #12]
 8006876:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006878:	f7ff f906 	bl	8005a88 <HAL_PWREx_GetVoltageRange>
 800687c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800687e:	4b1b      	ldr	r3, [pc, #108]	@ (80068ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006882:	4a1a      	ldr	r2, [pc, #104]	@ (80068ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006884:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006888:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006890:	d10b      	bne.n	80068aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2b80      	cmp	r3, #128	@ 0x80
 8006896:	d913      	bls.n	80068c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2ba0      	cmp	r3, #160	@ 0xa0
 800689c:	d902      	bls.n	80068a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800689e:	2302      	movs	r3, #2
 80068a0:	613b      	str	r3, [r7, #16]
 80068a2:	e00d      	b.n	80068c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80068a4:	2301      	movs	r3, #1
 80068a6:	613b      	str	r3, [r7, #16]
 80068a8:	e00a      	b.n	80068c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80068ae:	d902      	bls.n	80068b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80068b0:	2302      	movs	r3, #2
 80068b2:	613b      	str	r3, [r7, #16]
 80068b4:	e004      	b.n	80068c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2b70      	cmp	r3, #112	@ 0x70
 80068ba:	d101      	bne.n	80068c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80068bc:	2301      	movs	r3, #1
 80068be:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80068c0:	4b0b      	ldr	r3, [pc, #44]	@ (80068f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f023 020f 	bic.w	r2, r3, #15
 80068c8:	4909      	ldr	r1, [pc, #36]	@ (80068f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80068d0:	4b07      	ldr	r3, [pc, #28]	@ (80068f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 030f 	and.w	r3, r3, #15
 80068d8:	693a      	ldr	r2, [r7, #16]
 80068da:	429a      	cmp	r2, r3
 80068dc:	d001      	beq.n	80068e2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e000      	b.n	80068e4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80068e2:	2300      	movs	r3, #0
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3718      	adds	r7, #24
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	40021000 	.word	0x40021000
 80068f0:	40022000 	.word	0x40022000

080068f4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b087      	sub	sp, #28
 80068f8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80068fa:	4b2d      	ldr	r3, [pc, #180]	@ (80069b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	f003 0303 	and.w	r3, r3, #3
 8006902:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2b03      	cmp	r3, #3
 8006908:	d00b      	beq.n	8006922 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2b03      	cmp	r3, #3
 800690e:	d825      	bhi.n	800695c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2b01      	cmp	r3, #1
 8006914:	d008      	beq.n	8006928 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2b02      	cmp	r3, #2
 800691a:	d11f      	bne.n	800695c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800691c:	4b25      	ldr	r3, [pc, #148]	@ (80069b4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800691e:	613b      	str	r3, [r7, #16]
    break;
 8006920:	e01f      	b.n	8006962 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006922:	4b25      	ldr	r3, [pc, #148]	@ (80069b8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006924:	613b      	str	r3, [r7, #16]
    break;
 8006926:	e01c      	b.n	8006962 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006928:	4b21      	ldr	r3, [pc, #132]	@ (80069b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f003 0308 	and.w	r3, r3, #8
 8006930:	2b00      	cmp	r3, #0
 8006932:	d107      	bne.n	8006944 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006934:	4b1e      	ldr	r3, [pc, #120]	@ (80069b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006936:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800693a:	0a1b      	lsrs	r3, r3, #8
 800693c:	f003 030f 	and.w	r3, r3, #15
 8006940:	617b      	str	r3, [r7, #20]
 8006942:	e005      	b.n	8006950 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006944:	4b1a      	ldr	r3, [pc, #104]	@ (80069b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	091b      	lsrs	r3, r3, #4
 800694a:	f003 030f 	and.w	r3, r3, #15
 800694e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006950:	4a1a      	ldr	r2, [pc, #104]	@ (80069bc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006958:	613b      	str	r3, [r7, #16]
    break;
 800695a:	e002      	b.n	8006962 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800695c:	2300      	movs	r3, #0
 800695e:	613b      	str	r3, [r7, #16]
    break;
 8006960:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006962:	4b13      	ldr	r3, [pc, #76]	@ (80069b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	091b      	lsrs	r3, r3, #4
 8006968:	f003 030f 	and.w	r3, r3, #15
 800696c:	3301      	adds	r3, #1
 800696e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006970:	4b0f      	ldr	r3, [pc, #60]	@ (80069b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	0a1b      	lsrs	r3, r3, #8
 8006976:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800697a:	693a      	ldr	r2, [r7, #16]
 800697c:	fb03 f202 	mul.w	r2, r3, r2
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	fbb2 f3f3 	udiv	r3, r2, r3
 8006986:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006988:	4b09      	ldr	r3, [pc, #36]	@ (80069b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	0e5b      	lsrs	r3, r3, #25
 800698e:	f003 0303 	and.w	r3, r3, #3
 8006992:	3301      	adds	r3, #1
 8006994:	005b      	lsls	r3, r3, #1
 8006996:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80069a2:	683b      	ldr	r3, [r7, #0]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	371c      	adds	r7, #28
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr
 80069b0:	40021000 	.word	0x40021000
 80069b4:	00f42400 	.word	0x00f42400
 80069b8:	007a1200 	.word	0x007a1200
 80069bc:	0800aa7c 	.word	0x0800aa7c

080069c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80069c8:	2300      	movs	r3, #0
 80069ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80069cc:	2300      	movs	r3, #0
 80069ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d040      	beq.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069e0:	2b80      	cmp	r3, #128	@ 0x80
 80069e2:	d02a      	beq.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80069e4:	2b80      	cmp	r3, #128	@ 0x80
 80069e6:	d825      	bhi.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80069e8:	2b60      	cmp	r3, #96	@ 0x60
 80069ea:	d026      	beq.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80069ec:	2b60      	cmp	r3, #96	@ 0x60
 80069ee:	d821      	bhi.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80069f0:	2b40      	cmp	r3, #64	@ 0x40
 80069f2:	d006      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80069f4:	2b40      	cmp	r3, #64	@ 0x40
 80069f6:	d81d      	bhi.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d009      	beq.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80069fc:	2b20      	cmp	r3, #32
 80069fe:	d010      	beq.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006a00:	e018      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a02:	4b89      	ldr	r3, [pc, #548]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	4a88      	ldr	r2, [pc, #544]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006a08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a0c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a0e:	e015      	b.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	3304      	adds	r3, #4
 8006a14:	2100      	movs	r1, #0
 8006a16:	4618      	mov	r0, r3
 8006a18:	f000 fb12 	bl	8007040 <RCCEx_PLLSAI1_Config>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a20:	e00c      	b.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	3320      	adds	r3, #32
 8006a26:	2100      	movs	r1, #0
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f000 fbfd 	bl	8007228 <RCCEx_PLLSAI2_Config>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a32:	e003      	b.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	74fb      	strb	r3, [r7, #19]
      break;
 8006a38:	e000      	b.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006a3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a3c:	7cfb      	ldrb	r3, [r7, #19]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d10b      	bne.n	8006a5a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a42:	4b79      	ldr	r3, [pc, #484]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006a44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a48:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a50:	4975      	ldr	r1, [pc, #468]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006a58:	e001      	b.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a5a:	7cfb      	ldrb	r3, [r7, #19]
 8006a5c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d047      	beq.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a72:	d030      	beq.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006a74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a78:	d82a      	bhi.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006a7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a7e:	d02a      	beq.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006a80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a84:	d824      	bhi.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006a86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a8a:	d008      	beq.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006a8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a90:	d81e      	bhi.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d00a      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006a96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a9a:	d010      	beq.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006a9c:	e018      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a9e:	4b62      	ldr	r3, [pc, #392]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	4a61      	ldr	r2, [pc, #388]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006aa8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006aaa:	e015      	b.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	3304      	adds	r3, #4
 8006ab0:	2100      	movs	r1, #0
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f000 fac4 	bl	8007040 <RCCEx_PLLSAI1_Config>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006abc:	e00c      	b.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	3320      	adds	r3, #32
 8006ac2:	2100      	movs	r1, #0
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f000 fbaf 	bl	8007228 <RCCEx_PLLSAI2_Config>
 8006aca:	4603      	mov	r3, r0
 8006acc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006ace:	e003      	b.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	74fb      	strb	r3, [r7, #19]
      break;
 8006ad4:	e000      	b.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006ad6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ad8:	7cfb      	ldrb	r3, [r7, #19]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10b      	bne.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006ade:	4b52      	ldr	r3, [pc, #328]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ae0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ae4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aec:	494e      	ldr	r1, [pc, #312]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006aee:	4313      	orrs	r3, r2
 8006af0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006af4:	e001      	b.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006af6:	7cfb      	ldrb	r3, [r7, #19]
 8006af8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	f000 809f 	beq.w	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b0c:	4b46      	ldr	r3, [pc, #280]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d101      	bne.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e000      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d00d      	beq.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b22:	4b41      	ldr	r3, [pc, #260]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b26:	4a40      	ldr	r2, [pc, #256]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b36:	60bb      	str	r3, [r7, #8]
 8006b38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b3e:	4b3b      	ldr	r3, [pc, #236]	@ (8006c2c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a3a      	ldr	r2, [pc, #232]	@ (8006c2c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b4a:	f7fb fd15 	bl	8002578 <HAL_GetTick>
 8006b4e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006b50:	e009      	b.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b52:	f7fb fd11 	bl	8002578 <HAL_GetTick>
 8006b56:	4602      	mov	r2, r0
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	2b02      	cmp	r3, #2
 8006b5e:	d902      	bls.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	74fb      	strb	r3, [r7, #19]
        break;
 8006b64:	e005      	b.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006b66:	4b31      	ldr	r3, [pc, #196]	@ (8006c2c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d0ef      	beq.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006b72:	7cfb      	ldrb	r3, [r7, #19]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d15b      	bne.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b78:	4b2b      	ldr	r3, [pc, #172]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b82:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d01f      	beq.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d019      	beq.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b96:	4b24      	ldr	r3, [pc, #144]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ba0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006ba2:	4b21      	ldr	r3, [pc, #132]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ba8:	4a1f      	ldr	r2, [pc, #124]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006baa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006bc2:	4a19      	ldr	r2, [pc, #100]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	f003 0301 	and.w	r3, r3, #1
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d016      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bd4:	f7fb fcd0 	bl	8002578 <HAL_GetTick>
 8006bd8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bda:	e00b      	b.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bdc:	f7fb fccc 	bl	8002578 <HAL_GetTick>
 8006be0:	4602      	mov	r2, r0
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d902      	bls.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	74fb      	strb	r3, [r7, #19]
            break;
 8006bf2:	e006      	b.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bfa:	f003 0302 	and.w	r3, r3, #2
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d0ec      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006c02:	7cfb      	ldrb	r3, [r7, #19]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d10c      	bne.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c08:	4b07      	ldr	r3, [pc, #28]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c0e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c18:	4903      	ldr	r1, [pc, #12]	@ (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006c20:	e008      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c22:	7cfb      	ldrb	r3, [r7, #19]
 8006c24:	74bb      	strb	r3, [r7, #18]
 8006c26:	e005      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006c28:	40021000 	.word	0x40021000
 8006c2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c30:	7cfb      	ldrb	r3, [r7, #19]
 8006c32:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c34:	7c7b      	ldrb	r3, [r7, #17]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d105      	bne.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c3a:	4ba0      	ldr	r3, [pc, #640]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c3e:	4a9f      	ldr	r2, [pc, #636]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c44:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00a      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006c52:	4b9a      	ldr	r3, [pc, #616]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c58:	f023 0203 	bic.w	r2, r3, #3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c60:	4996      	ldr	r1, [pc, #600]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0302 	and.w	r3, r3, #2
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00a      	beq.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006c74:	4b91      	ldr	r3, [pc, #580]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c7a:	f023 020c 	bic.w	r2, r3, #12
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c82:	498e      	ldr	r1, [pc, #568]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 0304 	and.w	r3, r3, #4
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00a      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006c96:	4b89      	ldr	r3, [pc, #548]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c9c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ca4:	4985      	ldr	r1, [pc, #532]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0308 	and.w	r3, r3, #8
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00a      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006cb8:	4b80      	ldr	r3, [pc, #512]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cbe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cc6:	497d      	ldr	r1, [pc, #500]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0310 	and.w	r3, r3, #16
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d00a      	beq.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006cda:	4b78      	ldr	r3, [pc, #480]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ce0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ce8:	4974      	ldr	r1, [pc, #464]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0320 	and.w	r3, r3, #32
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00a      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006cfc:	4b6f      	ldr	r3, [pc, #444]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d02:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d0a:	496c      	ldr	r1, [pc, #432]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00a      	beq.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d1e:	4b67      	ldr	r3, [pc, #412]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d24:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d2c:	4963      	ldr	r1, [pc, #396]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00a      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d40:	4b5e      	ldr	r3, [pc, #376]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006d4e:	495b      	ldr	r1, [pc, #364]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00a      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d62:	4b56      	ldr	r3, [pc, #344]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d68:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d70:	4952      	ldr	r1, [pc, #328]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d72:	4313      	orrs	r3, r2
 8006d74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00a      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d84:	4b4d      	ldr	r3, [pc, #308]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d8a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d92:	494a      	ldr	r1, [pc, #296]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d94:	4313      	orrs	r3, r2
 8006d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00a      	beq.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006da6:	4b45      	ldr	r3, [pc, #276]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006db4:	4941      	ldr	r1, [pc, #260]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006db6:	4313      	orrs	r3, r2
 8006db8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d00a      	beq.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006dc8:	4b3c      	ldr	r3, [pc, #240]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006dce:	f023 0203 	bic.w	r2, r3, #3
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dd6:	4939      	ldr	r1, [pc, #228]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d028      	beq.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006dea:	4b34      	ldr	r3, [pc, #208]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006df0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006df8:	4930      	ldr	r1, [pc, #192]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e08:	d106      	bne.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e0a:	4b2c      	ldr	r3, [pc, #176]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e0c:	68db      	ldr	r3, [r3, #12]
 8006e0e:	4a2b      	ldr	r2, [pc, #172]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e10:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e14:	60d3      	str	r3, [r2, #12]
 8006e16:	e011      	b.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e20:	d10c      	bne.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	3304      	adds	r3, #4
 8006e26:	2101      	movs	r1, #1
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f000 f909 	bl	8007040 <RCCEx_PLLSAI1_Config>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006e32:	7cfb      	ldrb	r3, [r7, #19]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d001      	beq.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006e38:	7cfb      	ldrb	r3, [r7, #19]
 8006e3a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d04d      	beq.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e50:	d108      	bne.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006e52:	4b1a      	ldr	r3, [pc, #104]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e58:	4a18      	ldr	r2, [pc, #96]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006e5e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006e62:	e012      	b.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006e64:	4b15      	ldr	r3, [pc, #84]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e6a:	4a14      	ldr	r2, [pc, #80]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e6c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e70:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006e74:	4b11      	ldr	r3, [pc, #68]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e7a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e82:	490e      	ldr	r1, [pc, #56]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e84:	4313      	orrs	r3, r2
 8006e86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e92:	d106      	bne.n	8006ea2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e94:	4b09      	ldr	r3, [pc, #36]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	4a08      	ldr	r2, [pc, #32]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e9e:	60d3      	str	r3, [r2, #12]
 8006ea0:	e020      	b.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ea6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006eaa:	d109      	bne.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006eac:	4b03      	ldr	r3, [pc, #12]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	4a02      	ldr	r2, [pc, #8]	@ (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006eb6:	60d3      	str	r3, [r2, #12]
 8006eb8:	e014      	b.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006eba:	bf00      	nop
 8006ebc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ec4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ec8:	d10c      	bne.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	2101      	movs	r1, #1
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f000 f8b5 	bl	8007040 <RCCEx_PLLSAI1_Config>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006eda:	7cfb      	ldrb	r3, [r7, #19]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d001      	beq.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006ee0:	7cfb      	ldrb	r3, [r7, #19]
 8006ee2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d028      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006ef0:	4b4a      	ldr	r3, [pc, #296]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ef6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006efe:	4947      	ldr	r1, [pc, #284]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f00:	4313      	orrs	r3, r2
 8006f02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f0e:	d106      	bne.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f10:	4b42      	ldr	r3, [pc, #264]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f12:	68db      	ldr	r3, [r3, #12]
 8006f14:	4a41      	ldr	r2, [pc, #260]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f1a:	60d3      	str	r3, [r2, #12]
 8006f1c:	e011      	b.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f22:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f26:	d10c      	bne.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	3304      	adds	r3, #4
 8006f2c:	2101      	movs	r1, #1
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f000 f886 	bl	8007040 <RCCEx_PLLSAI1_Config>
 8006f34:	4603      	mov	r3, r0
 8006f36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f38:	7cfb      	ldrb	r3, [r7, #19]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d001      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006f3e:	7cfb      	ldrb	r3, [r7, #19]
 8006f40:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d01e      	beq.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006f4e:	4b33      	ldr	r3, [pc, #204]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f54:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f5e:	492f      	ldr	r1, [pc, #188]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f60:	4313      	orrs	r3, r2
 8006f62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f70:	d10c      	bne.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	3304      	adds	r3, #4
 8006f76:	2102      	movs	r1, #2
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f000 f861 	bl	8007040 <RCCEx_PLLSAI1_Config>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f82:	7cfb      	ldrb	r3, [r7, #19]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d001      	beq.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006f88:	7cfb      	ldrb	r3, [r7, #19]
 8006f8a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d00b      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f98:	4b20      	ldr	r3, [pc, #128]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f9e:	f023 0204 	bic.w	r2, r3, #4
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fa8:	491c      	ldr	r1, [pc, #112]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006faa:	4313      	orrs	r3, r2
 8006fac:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00b      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006fbc:	4b17      	ldr	r3, [pc, #92]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fbe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006fc2:	f023 0218 	bic.w	r2, r3, #24
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fcc:	4913      	ldr	r1, [pc, #76]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d017      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fe2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006fe6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ff0:	490a      	ldr	r1, [pc, #40]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ffe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007002:	d105      	bne.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007004:	4b05      	ldr	r3, [pc, #20]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	4a04      	ldr	r2, [pc, #16]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800700a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800700e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007010:	7cbb      	ldrb	r3, [r7, #18]
}
 8007012:	4618      	mov	r0, r3
 8007014:	3718      	adds	r7, #24
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	40021000 	.word	0x40021000

08007020 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007020:	b480      	push	{r7}
 8007022:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007024:	4b05      	ldr	r3, [pc, #20]	@ (800703c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a04      	ldr	r2, [pc, #16]	@ (800703c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800702a:	f043 0304 	orr.w	r3, r3, #4
 800702e:	6013      	str	r3, [r2, #0]
}
 8007030:	bf00      	nop
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr
 800703a:	bf00      	nop
 800703c:	40021000 	.word	0x40021000

08007040 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b084      	sub	sp, #16
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800704a:	2300      	movs	r3, #0
 800704c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800704e:	4b72      	ldr	r3, [pc, #456]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	f003 0303 	and.w	r3, r3, #3
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00e      	beq.n	8007078 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800705a:	4b6f      	ldr	r3, [pc, #444]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	f003 0203 	and.w	r2, r3, #3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	429a      	cmp	r2, r3
 8007068:	d103      	bne.n	8007072 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
       ||
 800706e:	2b00      	cmp	r3, #0
 8007070:	d142      	bne.n	80070f8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	73fb      	strb	r3, [r7, #15]
 8007076:	e03f      	b.n	80070f8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2b03      	cmp	r3, #3
 800707e:	d018      	beq.n	80070b2 <RCCEx_PLLSAI1_Config+0x72>
 8007080:	2b03      	cmp	r3, #3
 8007082:	d825      	bhi.n	80070d0 <RCCEx_PLLSAI1_Config+0x90>
 8007084:	2b01      	cmp	r3, #1
 8007086:	d002      	beq.n	800708e <RCCEx_PLLSAI1_Config+0x4e>
 8007088:	2b02      	cmp	r3, #2
 800708a:	d009      	beq.n	80070a0 <RCCEx_PLLSAI1_Config+0x60>
 800708c:	e020      	b.n	80070d0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800708e:	4b62      	ldr	r3, [pc, #392]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 0302 	and.w	r3, r3, #2
 8007096:	2b00      	cmp	r3, #0
 8007098:	d11d      	bne.n	80070d6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800709e:	e01a      	b.n	80070d6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80070a0:	4b5d      	ldr	r3, [pc, #372]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d116      	bne.n	80070da <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070b0:	e013      	b.n	80070da <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80070b2:	4b59      	ldr	r3, [pc, #356]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10f      	bne.n	80070de <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80070be:	4b56      	ldr	r3, [pc, #344]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d109      	bne.n	80070de <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80070ce:	e006      	b.n	80070de <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	73fb      	strb	r3, [r7, #15]
      break;
 80070d4:	e004      	b.n	80070e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80070d6:	bf00      	nop
 80070d8:	e002      	b.n	80070e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80070da:	bf00      	nop
 80070dc:	e000      	b.n	80070e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80070de:	bf00      	nop
    }

    if(status == HAL_OK)
 80070e0:	7bfb      	ldrb	r3, [r7, #15]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d108      	bne.n	80070f8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80070e6:	4b4c      	ldr	r3, [pc, #304]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	f023 0203 	bic.w	r2, r3, #3
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4949      	ldr	r1, [pc, #292]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070f4:	4313      	orrs	r3, r2
 80070f6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80070f8:	7bfb      	ldrb	r3, [r7, #15]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f040 8086 	bne.w	800720c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007100:	4b45      	ldr	r3, [pc, #276]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a44      	ldr	r2, [pc, #272]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007106:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800710a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800710c:	f7fb fa34 	bl	8002578 <HAL_GetTick>
 8007110:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007112:	e009      	b.n	8007128 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007114:	f7fb fa30 	bl	8002578 <HAL_GetTick>
 8007118:	4602      	mov	r2, r0
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	2b02      	cmp	r3, #2
 8007120:	d902      	bls.n	8007128 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007122:	2303      	movs	r3, #3
 8007124:	73fb      	strb	r3, [r7, #15]
        break;
 8007126:	e005      	b.n	8007134 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007128:	4b3b      	ldr	r3, [pc, #236]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d1ef      	bne.n	8007114 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007134:	7bfb      	ldrb	r3, [r7, #15]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d168      	bne.n	800720c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d113      	bne.n	8007168 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007140:	4b35      	ldr	r3, [pc, #212]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007142:	691a      	ldr	r2, [r3, #16]
 8007144:	4b35      	ldr	r3, [pc, #212]	@ (800721c <RCCEx_PLLSAI1_Config+0x1dc>)
 8007146:	4013      	ands	r3, r2
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	6892      	ldr	r2, [r2, #8]
 800714c:	0211      	lsls	r1, r2, #8
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	68d2      	ldr	r2, [r2, #12]
 8007152:	06d2      	lsls	r2, r2, #27
 8007154:	4311      	orrs	r1, r2
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	6852      	ldr	r2, [r2, #4]
 800715a:	3a01      	subs	r2, #1
 800715c:	0112      	lsls	r2, r2, #4
 800715e:	430a      	orrs	r2, r1
 8007160:	492d      	ldr	r1, [pc, #180]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007162:	4313      	orrs	r3, r2
 8007164:	610b      	str	r3, [r1, #16]
 8007166:	e02d      	b.n	80071c4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	2b01      	cmp	r3, #1
 800716c:	d115      	bne.n	800719a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800716e:	4b2a      	ldr	r3, [pc, #168]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007170:	691a      	ldr	r2, [r3, #16]
 8007172:	4b2b      	ldr	r3, [pc, #172]	@ (8007220 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007174:	4013      	ands	r3, r2
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	6892      	ldr	r2, [r2, #8]
 800717a:	0211      	lsls	r1, r2, #8
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	6912      	ldr	r2, [r2, #16]
 8007180:	0852      	lsrs	r2, r2, #1
 8007182:	3a01      	subs	r2, #1
 8007184:	0552      	lsls	r2, r2, #21
 8007186:	4311      	orrs	r1, r2
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	6852      	ldr	r2, [r2, #4]
 800718c:	3a01      	subs	r2, #1
 800718e:	0112      	lsls	r2, r2, #4
 8007190:	430a      	orrs	r2, r1
 8007192:	4921      	ldr	r1, [pc, #132]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007194:	4313      	orrs	r3, r2
 8007196:	610b      	str	r3, [r1, #16]
 8007198:	e014      	b.n	80071c4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800719a:	4b1f      	ldr	r3, [pc, #124]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 800719c:	691a      	ldr	r2, [r3, #16]
 800719e:	4b21      	ldr	r3, [pc, #132]	@ (8007224 <RCCEx_PLLSAI1_Config+0x1e4>)
 80071a0:	4013      	ands	r3, r2
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	6892      	ldr	r2, [r2, #8]
 80071a6:	0211      	lsls	r1, r2, #8
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	6952      	ldr	r2, [r2, #20]
 80071ac:	0852      	lsrs	r2, r2, #1
 80071ae:	3a01      	subs	r2, #1
 80071b0:	0652      	lsls	r2, r2, #25
 80071b2:	4311      	orrs	r1, r2
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	6852      	ldr	r2, [r2, #4]
 80071b8:	3a01      	subs	r2, #1
 80071ba:	0112      	lsls	r2, r2, #4
 80071bc:	430a      	orrs	r2, r1
 80071be:	4916      	ldr	r1, [pc, #88]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071c0:	4313      	orrs	r3, r2
 80071c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80071c4:	4b14      	ldr	r3, [pc, #80]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a13      	ldr	r2, [pc, #76]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80071ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071d0:	f7fb f9d2 	bl	8002578 <HAL_GetTick>
 80071d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80071d6:	e009      	b.n	80071ec <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80071d8:	f7fb f9ce 	bl	8002578 <HAL_GetTick>
 80071dc:	4602      	mov	r2, r0
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d902      	bls.n	80071ec <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80071e6:	2303      	movs	r3, #3
 80071e8:	73fb      	strb	r3, [r7, #15]
          break;
 80071ea:	e005      	b.n	80071f8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80071ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d0ef      	beq.n	80071d8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80071f8:	7bfb      	ldrb	r3, [r7, #15]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d106      	bne.n	800720c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80071fe:	4b06      	ldr	r3, [pc, #24]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007200:	691a      	ldr	r2, [r3, #16]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	4904      	ldr	r1, [pc, #16]	@ (8007218 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007208:	4313      	orrs	r3, r2
 800720a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800720c:	7bfb      	ldrb	r3, [r7, #15]
}
 800720e:	4618      	mov	r0, r3
 8007210:	3710      	adds	r7, #16
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	40021000 	.word	0x40021000
 800721c:	07ff800f 	.word	0x07ff800f
 8007220:	ff9f800f 	.word	0xff9f800f
 8007224:	f9ff800f 	.word	0xf9ff800f

08007228 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007232:	2300      	movs	r3, #0
 8007234:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007236:	4b72      	ldr	r3, [pc, #456]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	f003 0303 	and.w	r3, r3, #3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00e      	beq.n	8007260 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007242:	4b6f      	ldr	r3, [pc, #444]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	f003 0203 	and.w	r2, r3, #3
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	429a      	cmp	r2, r3
 8007250:	d103      	bne.n	800725a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
       ||
 8007256:	2b00      	cmp	r3, #0
 8007258:	d142      	bne.n	80072e0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	73fb      	strb	r3, [r7, #15]
 800725e:	e03f      	b.n	80072e0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2b03      	cmp	r3, #3
 8007266:	d018      	beq.n	800729a <RCCEx_PLLSAI2_Config+0x72>
 8007268:	2b03      	cmp	r3, #3
 800726a:	d825      	bhi.n	80072b8 <RCCEx_PLLSAI2_Config+0x90>
 800726c:	2b01      	cmp	r3, #1
 800726e:	d002      	beq.n	8007276 <RCCEx_PLLSAI2_Config+0x4e>
 8007270:	2b02      	cmp	r3, #2
 8007272:	d009      	beq.n	8007288 <RCCEx_PLLSAI2_Config+0x60>
 8007274:	e020      	b.n	80072b8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007276:	4b62      	ldr	r3, [pc, #392]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f003 0302 	and.w	r3, r3, #2
 800727e:	2b00      	cmp	r3, #0
 8007280:	d11d      	bne.n	80072be <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007282:	2301      	movs	r3, #1
 8007284:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007286:	e01a      	b.n	80072be <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007288:	4b5d      	ldr	r3, [pc, #372]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007290:	2b00      	cmp	r3, #0
 8007292:	d116      	bne.n	80072c2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007298:	e013      	b.n	80072c2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800729a:	4b59      	ldr	r3, [pc, #356]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d10f      	bne.n	80072c6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80072a6:	4b56      	ldr	r3, [pc, #344]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d109      	bne.n	80072c6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80072b6:	e006      	b.n	80072c6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	73fb      	strb	r3, [r7, #15]
      break;
 80072bc:	e004      	b.n	80072c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80072be:	bf00      	nop
 80072c0:	e002      	b.n	80072c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80072c2:	bf00      	nop
 80072c4:	e000      	b.n	80072c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80072c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80072c8:	7bfb      	ldrb	r3, [r7, #15]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d108      	bne.n	80072e0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80072ce:	4b4c      	ldr	r3, [pc, #304]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	f023 0203 	bic.w	r2, r3, #3
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4949      	ldr	r1, [pc, #292]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072dc:	4313      	orrs	r3, r2
 80072de:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80072e0:	7bfb      	ldrb	r3, [r7, #15]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f040 8086 	bne.w	80073f4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80072e8:	4b45      	ldr	r3, [pc, #276]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a44      	ldr	r2, [pc, #272]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072f4:	f7fb f940 	bl	8002578 <HAL_GetTick>
 80072f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80072fa:	e009      	b.n	8007310 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80072fc:	f7fb f93c 	bl	8002578 <HAL_GetTick>
 8007300:	4602      	mov	r2, r0
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	1ad3      	subs	r3, r2, r3
 8007306:	2b02      	cmp	r3, #2
 8007308:	d902      	bls.n	8007310 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800730a:	2303      	movs	r3, #3
 800730c:	73fb      	strb	r3, [r7, #15]
        break;
 800730e:	e005      	b.n	800731c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007310:	4b3b      	ldr	r3, [pc, #236]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1ef      	bne.n	80072fc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800731c:	7bfb      	ldrb	r3, [r7, #15]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d168      	bne.n	80073f4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d113      	bne.n	8007350 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007328:	4b35      	ldr	r3, [pc, #212]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 800732a:	695a      	ldr	r2, [r3, #20]
 800732c:	4b35      	ldr	r3, [pc, #212]	@ (8007404 <RCCEx_PLLSAI2_Config+0x1dc>)
 800732e:	4013      	ands	r3, r2
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	6892      	ldr	r2, [r2, #8]
 8007334:	0211      	lsls	r1, r2, #8
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	68d2      	ldr	r2, [r2, #12]
 800733a:	06d2      	lsls	r2, r2, #27
 800733c:	4311      	orrs	r1, r2
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	6852      	ldr	r2, [r2, #4]
 8007342:	3a01      	subs	r2, #1
 8007344:	0112      	lsls	r2, r2, #4
 8007346:	430a      	orrs	r2, r1
 8007348:	492d      	ldr	r1, [pc, #180]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 800734a:	4313      	orrs	r3, r2
 800734c:	614b      	str	r3, [r1, #20]
 800734e:	e02d      	b.n	80073ac <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	2b01      	cmp	r3, #1
 8007354:	d115      	bne.n	8007382 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007356:	4b2a      	ldr	r3, [pc, #168]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007358:	695a      	ldr	r2, [r3, #20]
 800735a:	4b2b      	ldr	r3, [pc, #172]	@ (8007408 <RCCEx_PLLSAI2_Config+0x1e0>)
 800735c:	4013      	ands	r3, r2
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	6892      	ldr	r2, [r2, #8]
 8007362:	0211      	lsls	r1, r2, #8
 8007364:	687a      	ldr	r2, [r7, #4]
 8007366:	6912      	ldr	r2, [r2, #16]
 8007368:	0852      	lsrs	r2, r2, #1
 800736a:	3a01      	subs	r2, #1
 800736c:	0552      	lsls	r2, r2, #21
 800736e:	4311      	orrs	r1, r2
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	6852      	ldr	r2, [r2, #4]
 8007374:	3a01      	subs	r2, #1
 8007376:	0112      	lsls	r2, r2, #4
 8007378:	430a      	orrs	r2, r1
 800737a:	4921      	ldr	r1, [pc, #132]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 800737c:	4313      	orrs	r3, r2
 800737e:	614b      	str	r3, [r1, #20]
 8007380:	e014      	b.n	80073ac <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007382:	4b1f      	ldr	r3, [pc, #124]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007384:	695a      	ldr	r2, [r3, #20]
 8007386:	4b21      	ldr	r3, [pc, #132]	@ (800740c <RCCEx_PLLSAI2_Config+0x1e4>)
 8007388:	4013      	ands	r3, r2
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	6892      	ldr	r2, [r2, #8]
 800738e:	0211      	lsls	r1, r2, #8
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	6952      	ldr	r2, [r2, #20]
 8007394:	0852      	lsrs	r2, r2, #1
 8007396:	3a01      	subs	r2, #1
 8007398:	0652      	lsls	r2, r2, #25
 800739a:	4311      	orrs	r1, r2
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	6852      	ldr	r2, [r2, #4]
 80073a0:	3a01      	subs	r2, #1
 80073a2:	0112      	lsls	r2, r2, #4
 80073a4:	430a      	orrs	r2, r1
 80073a6:	4916      	ldr	r1, [pc, #88]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80073ac:	4b14      	ldr	r3, [pc, #80]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a13      	ldr	r2, [pc, #76]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073b8:	f7fb f8de 	bl	8002578 <HAL_GetTick>
 80073bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80073be:	e009      	b.n	80073d4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80073c0:	f7fb f8da 	bl	8002578 <HAL_GetTick>
 80073c4:	4602      	mov	r2, r0
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	2b02      	cmp	r3, #2
 80073cc:	d902      	bls.n	80073d4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80073ce:	2303      	movs	r3, #3
 80073d0:	73fb      	strb	r3, [r7, #15]
          break;
 80073d2:	e005      	b.n	80073e0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80073d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d0ef      	beq.n	80073c0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80073e0:	7bfb      	ldrb	r3, [r7, #15]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d106      	bne.n	80073f4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80073e6:	4b06      	ldr	r3, [pc, #24]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073e8:	695a      	ldr	r2, [r3, #20]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	4904      	ldr	r1, [pc, #16]	@ (8007400 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073f0:	4313      	orrs	r3, r2
 80073f2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80073f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3710      	adds	r7, #16
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	40021000 	.word	0x40021000
 8007404:	07ff800f 	.word	0x07ff800f
 8007408:	ff9f800f 	.word	0xff9f800f
 800740c:	f9ff800f 	.word	0xf9ff800f

08007410 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d101      	bne.n	8007422 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e042      	b.n	80074a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007428:	2b00      	cmp	r3, #0
 800742a:	d106      	bne.n	800743a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f7fa fd83 	bl	8001f40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2224      	movs	r2, #36	@ 0x24
 800743e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 0201 	bic.w	r2, r2, #1
 8007450:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007456:	2b00      	cmp	r3, #0
 8007458:	d002      	beq.n	8007460 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 fb24 	bl	8007aa8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f000 f825 	bl	80074b0 <UART_SetConfig>
 8007466:	4603      	mov	r3, r0
 8007468:	2b01      	cmp	r3, #1
 800746a:	d101      	bne.n	8007470 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e01b      	b.n	80074a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	685a      	ldr	r2, [r3, #4]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800747e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	689a      	ldr	r2, [r3, #8]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800748e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681a      	ldr	r2, [r3, #0]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f042 0201 	orr.w	r2, r2, #1
 800749e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 fba3 	bl	8007bec <UART_CheckIdleState>
 80074a6:	4603      	mov	r3, r0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3708      	adds	r7, #8
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074b4:	b08c      	sub	sp, #48	@ 0x30
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80074ba:	2300      	movs	r3, #0
 80074bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	689a      	ldr	r2, [r3, #8]
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	691b      	ldr	r3, [r3, #16]
 80074c8:	431a      	orrs	r2, r3
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	695b      	ldr	r3, [r3, #20]
 80074ce:	431a      	orrs	r2, r3
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	69db      	ldr	r3, [r3, #28]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	4baa      	ldr	r3, [pc, #680]	@ (8007788 <UART_SetConfig+0x2d8>)
 80074e0:	4013      	ands	r3, r2
 80074e2:	697a      	ldr	r2, [r7, #20]
 80074e4:	6812      	ldr	r2, [r2, #0]
 80074e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074e8:	430b      	orrs	r3, r1
 80074ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	68da      	ldr	r2, [r3, #12]
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	430a      	orrs	r2, r1
 8007500:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	699b      	ldr	r3, [r3, #24]
 8007506:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a9f      	ldr	r2, [pc, #636]	@ (800778c <UART_SetConfig+0x2dc>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d004      	beq.n	800751c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	6a1b      	ldr	r3, [r3, #32]
 8007516:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007518:	4313      	orrs	r3, r2
 800751a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007526:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800752a:	697a      	ldr	r2, [r7, #20]
 800752c:	6812      	ldr	r2, [r2, #0]
 800752e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007530:	430b      	orrs	r3, r1
 8007532:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800753a:	f023 010f 	bic.w	r1, r3, #15
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	430a      	orrs	r2, r1
 8007548:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a90      	ldr	r2, [pc, #576]	@ (8007790 <UART_SetConfig+0x2e0>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d125      	bne.n	80075a0 <UART_SetConfig+0xf0>
 8007554:	4b8f      	ldr	r3, [pc, #572]	@ (8007794 <UART_SetConfig+0x2e4>)
 8007556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800755a:	f003 0303 	and.w	r3, r3, #3
 800755e:	2b03      	cmp	r3, #3
 8007560:	d81a      	bhi.n	8007598 <UART_SetConfig+0xe8>
 8007562:	a201      	add	r2, pc, #4	@ (adr r2, 8007568 <UART_SetConfig+0xb8>)
 8007564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007568:	08007579 	.word	0x08007579
 800756c:	08007589 	.word	0x08007589
 8007570:	08007581 	.word	0x08007581
 8007574:	08007591 	.word	0x08007591
 8007578:	2301      	movs	r3, #1
 800757a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800757e:	e116      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007580:	2302      	movs	r3, #2
 8007582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007586:	e112      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007588:	2304      	movs	r3, #4
 800758a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800758e:	e10e      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007590:	2308      	movs	r3, #8
 8007592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007596:	e10a      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007598:	2310      	movs	r3, #16
 800759a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800759e:	e106      	b.n	80077ae <UART_SetConfig+0x2fe>
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a7c      	ldr	r2, [pc, #496]	@ (8007798 <UART_SetConfig+0x2e8>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d138      	bne.n	800761c <UART_SetConfig+0x16c>
 80075aa:	4b7a      	ldr	r3, [pc, #488]	@ (8007794 <UART_SetConfig+0x2e4>)
 80075ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075b0:	f003 030c 	and.w	r3, r3, #12
 80075b4:	2b0c      	cmp	r3, #12
 80075b6:	d82d      	bhi.n	8007614 <UART_SetConfig+0x164>
 80075b8:	a201      	add	r2, pc, #4	@ (adr r2, 80075c0 <UART_SetConfig+0x110>)
 80075ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075be:	bf00      	nop
 80075c0:	080075f5 	.word	0x080075f5
 80075c4:	08007615 	.word	0x08007615
 80075c8:	08007615 	.word	0x08007615
 80075cc:	08007615 	.word	0x08007615
 80075d0:	08007605 	.word	0x08007605
 80075d4:	08007615 	.word	0x08007615
 80075d8:	08007615 	.word	0x08007615
 80075dc:	08007615 	.word	0x08007615
 80075e0:	080075fd 	.word	0x080075fd
 80075e4:	08007615 	.word	0x08007615
 80075e8:	08007615 	.word	0x08007615
 80075ec:	08007615 	.word	0x08007615
 80075f0:	0800760d 	.word	0x0800760d
 80075f4:	2300      	movs	r3, #0
 80075f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075fa:	e0d8      	b.n	80077ae <UART_SetConfig+0x2fe>
 80075fc:	2302      	movs	r3, #2
 80075fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007602:	e0d4      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007604:	2304      	movs	r3, #4
 8007606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800760a:	e0d0      	b.n	80077ae <UART_SetConfig+0x2fe>
 800760c:	2308      	movs	r3, #8
 800760e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007612:	e0cc      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007614:	2310      	movs	r3, #16
 8007616:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800761a:	e0c8      	b.n	80077ae <UART_SetConfig+0x2fe>
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a5e      	ldr	r2, [pc, #376]	@ (800779c <UART_SetConfig+0x2ec>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d125      	bne.n	8007672 <UART_SetConfig+0x1c2>
 8007626:	4b5b      	ldr	r3, [pc, #364]	@ (8007794 <UART_SetConfig+0x2e4>)
 8007628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800762c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007630:	2b30      	cmp	r3, #48	@ 0x30
 8007632:	d016      	beq.n	8007662 <UART_SetConfig+0x1b2>
 8007634:	2b30      	cmp	r3, #48	@ 0x30
 8007636:	d818      	bhi.n	800766a <UART_SetConfig+0x1ba>
 8007638:	2b20      	cmp	r3, #32
 800763a:	d00a      	beq.n	8007652 <UART_SetConfig+0x1a2>
 800763c:	2b20      	cmp	r3, #32
 800763e:	d814      	bhi.n	800766a <UART_SetConfig+0x1ba>
 8007640:	2b00      	cmp	r3, #0
 8007642:	d002      	beq.n	800764a <UART_SetConfig+0x19a>
 8007644:	2b10      	cmp	r3, #16
 8007646:	d008      	beq.n	800765a <UART_SetConfig+0x1aa>
 8007648:	e00f      	b.n	800766a <UART_SetConfig+0x1ba>
 800764a:	2300      	movs	r3, #0
 800764c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007650:	e0ad      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007652:	2302      	movs	r3, #2
 8007654:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007658:	e0a9      	b.n	80077ae <UART_SetConfig+0x2fe>
 800765a:	2304      	movs	r3, #4
 800765c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007660:	e0a5      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007662:	2308      	movs	r3, #8
 8007664:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007668:	e0a1      	b.n	80077ae <UART_SetConfig+0x2fe>
 800766a:	2310      	movs	r3, #16
 800766c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007670:	e09d      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a4a      	ldr	r2, [pc, #296]	@ (80077a0 <UART_SetConfig+0x2f0>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d125      	bne.n	80076c8 <UART_SetConfig+0x218>
 800767c:	4b45      	ldr	r3, [pc, #276]	@ (8007794 <UART_SetConfig+0x2e4>)
 800767e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007682:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007686:	2bc0      	cmp	r3, #192	@ 0xc0
 8007688:	d016      	beq.n	80076b8 <UART_SetConfig+0x208>
 800768a:	2bc0      	cmp	r3, #192	@ 0xc0
 800768c:	d818      	bhi.n	80076c0 <UART_SetConfig+0x210>
 800768e:	2b80      	cmp	r3, #128	@ 0x80
 8007690:	d00a      	beq.n	80076a8 <UART_SetConfig+0x1f8>
 8007692:	2b80      	cmp	r3, #128	@ 0x80
 8007694:	d814      	bhi.n	80076c0 <UART_SetConfig+0x210>
 8007696:	2b00      	cmp	r3, #0
 8007698:	d002      	beq.n	80076a0 <UART_SetConfig+0x1f0>
 800769a:	2b40      	cmp	r3, #64	@ 0x40
 800769c:	d008      	beq.n	80076b0 <UART_SetConfig+0x200>
 800769e:	e00f      	b.n	80076c0 <UART_SetConfig+0x210>
 80076a0:	2300      	movs	r3, #0
 80076a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076a6:	e082      	b.n	80077ae <UART_SetConfig+0x2fe>
 80076a8:	2302      	movs	r3, #2
 80076aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ae:	e07e      	b.n	80077ae <UART_SetConfig+0x2fe>
 80076b0:	2304      	movs	r3, #4
 80076b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076b6:	e07a      	b.n	80077ae <UART_SetConfig+0x2fe>
 80076b8:	2308      	movs	r3, #8
 80076ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076be:	e076      	b.n	80077ae <UART_SetConfig+0x2fe>
 80076c0:	2310      	movs	r3, #16
 80076c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076c6:	e072      	b.n	80077ae <UART_SetConfig+0x2fe>
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a35      	ldr	r2, [pc, #212]	@ (80077a4 <UART_SetConfig+0x2f4>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d12a      	bne.n	8007728 <UART_SetConfig+0x278>
 80076d2:	4b30      	ldr	r3, [pc, #192]	@ (8007794 <UART_SetConfig+0x2e4>)
 80076d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076e0:	d01a      	beq.n	8007718 <UART_SetConfig+0x268>
 80076e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076e6:	d81b      	bhi.n	8007720 <UART_SetConfig+0x270>
 80076e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076ec:	d00c      	beq.n	8007708 <UART_SetConfig+0x258>
 80076ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076f2:	d815      	bhi.n	8007720 <UART_SetConfig+0x270>
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d003      	beq.n	8007700 <UART_SetConfig+0x250>
 80076f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076fc:	d008      	beq.n	8007710 <UART_SetConfig+0x260>
 80076fe:	e00f      	b.n	8007720 <UART_SetConfig+0x270>
 8007700:	2300      	movs	r3, #0
 8007702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007706:	e052      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007708:	2302      	movs	r3, #2
 800770a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800770e:	e04e      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007710:	2304      	movs	r3, #4
 8007712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007716:	e04a      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007718:	2308      	movs	r3, #8
 800771a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800771e:	e046      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007720:	2310      	movs	r3, #16
 8007722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007726:	e042      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a17      	ldr	r2, [pc, #92]	@ (800778c <UART_SetConfig+0x2dc>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d13a      	bne.n	80077a8 <UART_SetConfig+0x2f8>
 8007732:	4b18      	ldr	r3, [pc, #96]	@ (8007794 <UART_SetConfig+0x2e4>)
 8007734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007738:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800773c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007740:	d01a      	beq.n	8007778 <UART_SetConfig+0x2c8>
 8007742:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007746:	d81b      	bhi.n	8007780 <UART_SetConfig+0x2d0>
 8007748:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800774c:	d00c      	beq.n	8007768 <UART_SetConfig+0x2b8>
 800774e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007752:	d815      	bhi.n	8007780 <UART_SetConfig+0x2d0>
 8007754:	2b00      	cmp	r3, #0
 8007756:	d003      	beq.n	8007760 <UART_SetConfig+0x2b0>
 8007758:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800775c:	d008      	beq.n	8007770 <UART_SetConfig+0x2c0>
 800775e:	e00f      	b.n	8007780 <UART_SetConfig+0x2d0>
 8007760:	2300      	movs	r3, #0
 8007762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007766:	e022      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007768:	2302      	movs	r3, #2
 800776a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800776e:	e01e      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007770:	2304      	movs	r3, #4
 8007772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007776:	e01a      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007778:	2308      	movs	r3, #8
 800777a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800777e:	e016      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007780:	2310      	movs	r3, #16
 8007782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007786:	e012      	b.n	80077ae <UART_SetConfig+0x2fe>
 8007788:	cfff69f3 	.word	0xcfff69f3
 800778c:	40008000 	.word	0x40008000
 8007790:	40013800 	.word	0x40013800
 8007794:	40021000 	.word	0x40021000
 8007798:	40004400 	.word	0x40004400
 800779c:	40004800 	.word	0x40004800
 80077a0:	40004c00 	.word	0x40004c00
 80077a4:	40005000 	.word	0x40005000
 80077a8:	2310      	movs	r3, #16
 80077aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4aae      	ldr	r2, [pc, #696]	@ (8007a6c <UART_SetConfig+0x5bc>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	f040 8097 	bne.w	80078e8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80077ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80077be:	2b08      	cmp	r3, #8
 80077c0:	d823      	bhi.n	800780a <UART_SetConfig+0x35a>
 80077c2:	a201      	add	r2, pc, #4	@ (adr r2, 80077c8 <UART_SetConfig+0x318>)
 80077c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077c8:	080077ed 	.word	0x080077ed
 80077cc:	0800780b 	.word	0x0800780b
 80077d0:	080077f5 	.word	0x080077f5
 80077d4:	0800780b 	.word	0x0800780b
 80077d8:	080077fb 	.word	0x080077fb
 80077dc:	0800780b 	.word	0x0800780b
 80077e0:	0800780b 	.word	0x0800780b
 80077e4:	0800780b 	.word	0x0800780b
 80077e8:	08007803 	.word	0x08007803
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077ec:	f7fe fffc 	bl	80067e8 <HAL_RCC_GetPCLK1Freq>
 80077f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077f2:	e010      	b.n	8007816 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077f4:	4b9e      	ldr	r3, [pc, #632]	@ (8007a70 <UART_SetConfig+0x5c0>)
 80077f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077f8:	e00d      	b.n	8007816 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077fa:	f7fe ff5d 	bl	80066b8 <HAL_RCC_GetSysClockFreq>
 80077fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007800:	e009      	b.n	8007816 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007806:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007808:	e005      	b.n	8007816 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800780a:	2300      	movs	r3, #0
 800780c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007814:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007818:	2b00      	cmp	r3, #0
 800781a:	f000 8130 	beq.w	8007a7e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007822:	4a94      	ldr	r2, [pc, #592]	@ (8007a74 <UART_SetConfig+0x5c4>)
 8007824:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007828:	461a      	mov	r2, r3
 800782a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800782c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007830:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	685a      	ldr	r2, [r3, #4]
 8007836:	4613      	mov	r3, r2
 8007838:	005b      	lsls	r3, r3, #1
 800783a:	4413      	add	r3, r2
 800783c:	69ba      	ldr	r2, [r7, #24]
 800783e:	429a      	cmp	r2, r3
 8007840:	d305      	bcc.n	800784e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007848:	69ba      	ldr	r2, [r7, #24]
 800784a:	429a      	cmp	r2, r3
 800784c:	d903      	bls.n	8007856 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007854:	e113      	b.n	8007a7e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007858:	2200      	movs	r2, #0
 800785a:	60bb      	str	r3, [r7, #8]
 800785c:	60fa      	str	r2, [r7, #12]
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007862:	4a84      	ldr	r2, [pc, #528]	@ (8007a74 <UART_SetConfig+0x5c4>)
 8007864:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007868:	b29b      	uxth	r3, r3
 800786a:	2200      	movs	r2, #0
 800786c:	603b      	str	r3, [r7, #0]
 800786e:	607a      	str	r2, [r7, #4]
 8007870:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007874:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007878:	f7f9 f9ae 	bl	8000bd8 <__aeabi_uldivmod>
 800787c:	4602      	mov	r2, r0
 800787e:	460b      	mov	r3, r1
 8007880:	4610      	mov	r0, r2
 8007882:	4619      	mov	r1, r3
 8007884:	f04f 0200 	mov.w	r2, #0
 8007888:	f04f 0300 	mov.w	r3, #0
 800788c:	020b      	lsls	r3, r1, #8
 800788e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007892:	0202      	lsls	r2, r0, #8
 8007894:	6979      	ldr	r1, [r7, #20]
 8007896:	6849      	ldr	r1, [r1, #4]
 8007898:	0849      	lsrs	r1, r1, #1
 800789a:	2000      	movs	r0, #0
 800789c:	460c      	mov	r4, r1
 800789e:	4605      	mov	r5, r0
 80078a0:	eb12 0804 	adds.w	r8, r2, r4
 80078a4:	eb43 0905 	adc.w	r9, r3, r5
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	469a      	mov	sl, r3
 80078b0:	4693      	mov	fp, r2
 80078b2:	4652      	mov	r2, sl
 80078b4:	465b      	mov	r3, fp
 80078b6:	4640      	mov	r0, r8
 80078b8:	4649      	mov	r1, r9
 80078ba:	f7f9 f98d 	bl	8000bd8 <__aeabi_uldivmod>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	4613      	mov	r3, r2
 80078c4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80078c6:	6a3b      	ldr	r3, [r7, #32]
 80078c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078cc:	d308      	bcc.n	80078e0 <UART_SetConfig+0x430>
 80078ce:	6a3b      	ldr	r3, [r7, #32]
 80078d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078d4:	d204      	bcs.n	80078e0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	6a3a      	ldr	r2, [r7, #32]
 80078dc:	60da      	str	r2, [r3, #12]
 80078de:	e0ce      	b.n	8007a7e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80078e6:	e0ca      	b.n	8007a7e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	69db      	ldr	r3, [r3, #28]
 80078ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078f0:	d166      	bne.n	80079c0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80078f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80078f6:	2b08      	cmp	r3, #8
 80078f8:	d827      	bhi.n	800794a <UART_SetConfig+0x49a>
 80078fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007900 <UART_SetConfig+0x450>)
 80078fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007900:	08007925 	.word	0x08007925
 8007904:	0800792d 	.word	0x0800792d
 8007908:	08007935 	.word	0x08007935
 800790c:	0800794b 	.word	0x0800794b
 8007910:	0800793b 	.word	0x0800793b
 8007914:	0800794b 	.word	0x0800794b
 8007918:	0800794b 	.word	0x0800794b
 800791c:	0800794b 	.word	0x0800794b
 8007920:	08007943 	.word	0x08007943
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007924:	f7fe ff60 	bl	80067e8 <HAL_RCC_GetPCLK1Freq>
 8007928:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800792a:	e014      	b.n	8007956 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800792c:	f7fe ff72 	bl	8006814 <HAL_RCC_GetPCLK2Freq>
 8007930:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007932:	e010      	b.n	8007956 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007934:	4b4e      	ldr	r3, [pc, #312]	@ (8007a70 <UART_SetConfig+0x5c0>)
 8007936:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007938:	e00d      	b.n	8007956 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800793a:	f7fe febd 	bl	80066b8 <HAL_RCC_GetSysClockFreq>
 800793e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007940:	e009      	b.n	8007956 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007942:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007946:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007948:	e005      	b.n	8007956 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800794a:	2300      	movs	r3, #0
 800794c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007954:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007958:	2b00      	cmp	r3, #0
 800795a:	f000 8090 	beq.w	8007a7e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007962:	4a44      	ldr	r2, [pc, #272]	@ (8007a74 <UART_SetConfig+0x5c4>)
 8007964:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007968:	461a      	mov	r2, r3
 800796a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800796c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007970:	005a      	lsls	r2, r3, #1
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	085b      	lsrs	r3, r3, #1
 8007978:	441a      	add	r2, r3
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007982:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007984:	6a3b      	ldr	r3, [r7, #32]
 8007986:	2b0f      	cmp	r3, #15
 8007988:	d916      	bls.n	80079b8 <UART_SetConfig+0x508>
 800798a:	6a3b      	ldr	r3, [r7, #32]
 800798c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007990:	d212      	bcs.n	80079b8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007992:	6a3b      	ldr	r3, [r7, #32]
 8007994:	b29b      	uxth	r3, r3
 8007996:	f023 030f 	bic.w	r3, r3, #15
 800799a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800799c:	6a3b      	ldr	r3, [r7, #32]
 800799e:	085b      	lsrs	r3, r3, #1
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	f003 0307 	and.w	r3, r3, #7
 80079a6:	b29a      	uxth	r2, r3
 80079a8:	8bfb      	ldrh	r3, [r7, #30]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	8bfa      	ldrh	r2, [r7, #30]
 80079b4:	60da      	str	r2, [r3, #12]
 80079b6:	e062      	b.n	8007a7e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80079b8:	2301      	movs	r3, #1
 80079ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80079be:	e05e      	b.n	8007a7e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80079c4:	2b08      	cmp	r3, #8
 80079c6:	d828      	bhi.n	8007a1a <UART_SetConfig+0x56a>
 80079c8:	a201      	add	r2, pc, #4	@ (adr r2, 80079d0 <UART_SetConfig+0x520>)
 80079ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ce:	bf00      	nop
 80079d0:	080079f5 	.word	0x080079f5
 80079d4:	080079fd 	.word	0x080079fd
 80079d8:	08007a05 	.word	0x08007a05
 80079dc:	08007a1b 	.word	0x08007a1b
 80079e0:	08007a0b 	.word	0x08007a0b
 80079e4:	08007a1b 	.word	0x08007a1b
 80079e8:	08007a1b 	.word	0x08007a1b
 80079ec:	08007a1b 	.word	0x08007a1b
 80079f0:	08007a13 	.word	0x08007a13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079f4:	f7fe fef8 	bl	80067e8 <HAL_RCC_GetPCLK1Freq>
 80079f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80079fa:	e014      	b.n	8007a26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079fc:	f7fe ff0a 	bl	8006814 <HAL_RCC_GetPCLK2Freq>
 8007a00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a02:	e010      	b.n	8007a26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a04:	4b1a      	ldr	r3, [pc, #104]	@ (8007a70 <UART_SetConfig+0x5c0>)
 8007a06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a08:	e00d      	b.n	8007a26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a0a:	f7fe fe55 	bl	80066b8 <HAL_RCC_GetSysClockFreq>
 8007a0e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a10:	e009      	b.n	8007a26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a18:	e005      	b.n	8007a26 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007a24:	bf00      	nop
    }

    if (pclk != 0U)
 8007a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d028      	beq.n	8007a7e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a30:	4a10      	ldr	r2, [pc, #64]	@ (8007a74 <UART_SetConfig+0x5c4>)
 8007a32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a36:	461a      	mov	r2, r3
 8007a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a3a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	085b      	lsrs	r3, r3, #1
 8007a44:	441a      	add	r2, r3
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a4e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a50:	6a3b      	ldr	r3, [r7, #32]
 8007a52:	2b0f      	cmp	r3, #15
 8007a54:	d910      	bls.n	8007a78 <UART_SetConfig+0x5c8>
 8007a56:	6a3b      	ldr	r3, [r7, #32]
 8007a58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a5c:	d20c      	bcs.n	8007a78 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a5e:	6a3b      	ldr	r3, [r7, #32]
 8007a60:	b29a      	uxth	r2, r3
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	60da      	str	r2, [r3, #12]
 8007a68:	e009      	b.n	8007a7e <UART_SetConfig+0x5ce>
 8007a6a:	bf00      	nop
 8007a6c:	40008000 	.word	0x40008000
 8007a70:	00f42400 	.word	0x00f42400
 8007a74:	0800aaac 	.word	0x0800aaac
      }
      else
      {
        ret = HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	2201      	movs	r2, #1
 8007a82:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	2200      	movs	r2, #0
 8007a92:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	2200      	movs	r2, #0
 8007a98:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007a9a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3730      	adds	r7, #48	@ 0x30
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007aa8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab4:	f003 0308 	and.w	r3, r3, #8
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d00a      	beq.n	8007ad2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	430a      	orrs	r2, r1
 8007ad0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad6:	f003 0301 	and.w	r3, r3, #1
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00a      	beq.n	8007af4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	430a      	orrs	r2, r1
 8007af2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007af8:	f003 0302 	and.w	r3, r3, #2
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d00a      	beq.n	8007b16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	430a      	orrs	r2, r1
 8007b14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b1a:	f003 0304 	and.w	r3, r3, #4
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00a      	beq.n	8007b38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	430a      	orrs	r2, r1
 8007b36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b3c:	f003 0310 	and.w	r3, r3, #16
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00a      	beq.n	8007b5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	689b      	ldr	r3, [r3, #8]
 8007b4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	430a      	orrs	r2, r1
 8007b58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b5e:	f003 0320 	and.w	r3, r3, #32
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00a      	beq.n	8007b7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	430a      	orrs	r2, r1
 8007b7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d01a      	beq.n	8007bbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	430a      	orrs	r2, r1
 8007b9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ba2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ba6:	d10a      	bne.n	8007bbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	430a      	orrs	r2, r1
 8007bbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d00a      	beq.n	8007be0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	430a      	orrs	r2, r1
 8007bde:	605a      	str	r2, [r3, #4]
  }
}
 8007be0:	bf00      	nop
 8007be2:	370c      	adds	r7, #12
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b098      	sub	sp, #96	@ 0x60
 8007bf0:	af02      	add	r7, sp, #8
 8007bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007bfc:	f7fa fcbc 	bl	8002578 <HAL_GetTick>
 8007c00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 0308 	and.w	r3, r3, #8
 8007c0c:	2b08      	cmp	r3, #8
 8007c0e:	d12f      	bne.n	8007c70 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c14:	9300      	str	r3, [sp, #0]
 8007c16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c18:	2200      	movs	r2, #0
 8007c1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f000 f88e 	bl	8007d40 <UART_WaitOnFlagUntilTimeout>
 8007c24:	4603      	mov	r3, r0
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d022      	beq.n	8007c70 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c32:	e853 3f00 	ldrex	r3, [r3]
 8007c36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	461a      	mov	r2, r3
 8007c46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c48:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c4a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c50:	e841 2300 	strex	r3, r2, [r1]
 8007c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d1e6      	bne.n	8007c2a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2220      	movs	r2, #32
 8007c60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	e063      	b.n	8007d38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f003 0304 	and.w	r3, r3, #4
 8007c7a:	2b04      	cmp	r3, #4
 8007c7c:	d149      	bne.n	8007d12 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c7e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c82:	9300      	str	r3, [sp, #0]
 8007c84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c86:	2200      	movs	r2, #0
 8007c88:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f000 f857 	bl	8007d40 <UART_WaitOnFlagUntilTimeout>
 8007c92:	4603      	mov	r3, r0
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d03c      	beq.n	8007d12 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca0:	e853 3f00 	ldrex	r3, [r3]
 8007ca4:	623b      	str	r3, [r7, #32]
   return(result);
 8007ca6:	6a3b      	ldr	r3, [r7, #32]
 8007ca8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007cb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007cbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cbe:	e841 2300 	strex	r3, r2, [r1]
 8007cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d1e6      	bne.n	8007c98 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	3308      	adds	r3, #8
 8007cd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	e853 3f00 	ldrex	r3, [r3]
 8007cd8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f023 0301 	bic.w	r3, r3, #1
 8007ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	3308      	adds	r3, #8
 8007ce8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cea:	61fa      	str	r2, [r7, #28]
 8007cec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cee:	69b9      	ldr	r1, [r7, #24]
 8007cf0:	69fa      	ldr	r2, [r7, #28]
 8007cf2:	e841 2300 	strex	r3, r2, [r1]
 8007cf6:	617b      	str	r3, [r7, #20]
   return(result);
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d1e5      	bne.n	8007cca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2220      	movs	r2, #32
 8007d02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d0e:	2303      	movs	r3, #3
 8007d10:	e012      	b.n	8007d38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2220      	movs	r2, #32
 8007d16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2220      	movs	r2, #32
 8007d1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2200      	movs	r2, #0
 8007d32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d36:	2300      	movs	r3, #0
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3758      	adds	r7, #88	@ 0x58
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	603b      	str	r3, [r7, #0]
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d50:	e04f      	b.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d58:	d04b      	beq.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d5a:	f7fa fc0d 	bl	8002578 <HAL_GetTick>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	1ad3      	subs	r3, r2, r3
 8007d64:	69ba      	ldr	r2, [r7, #24]
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d302      	bcc.n	8007d70 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d101      	bne.n	8007d74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d70:	2303      	movs	r3, #3
 8007d72:	e04e      	b.n	8007e12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f003 0304 	and.w	r3, r3, #4
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d037      	beq.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	2b80      	cmp	r3, #128	@ 0x80
 8007d86:	d034      	beq.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	2b40      	cmp	r3, #64	@ 0x40
 8007d8c:	d031      	beq.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	f003 0308 	and.w	r3, r3, #8
 8007d98:	2b08      	cmp	r3, #8
 8007d9a:	d110      	bne.n	8007dbe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2208      	movs	r2, #8
 8007da2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007da4:	68f8      	ldr	r0, [r7, #12]
 8007da6:	f000 f838 	bl	8007e1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2208      	movs	r2, #8
 8007dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e029      	b.n	8007e12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	69db      	ldr	r3, [r3, #28]
 8007dc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007dc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dcc:	d111      	bne.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007dd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f000 f81e 	bl	8007e1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2220      	movs	r2, #32
 8007de2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	e00f      	b.n	8007e12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	69da      	ldr	r2, [r3, #28]
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	68ba      	ldr	r2, [r7, #8]
 8007dfe:	429a      	cmp	r2, r3
 8007e00:	bf0c      	ite	eq
 8007e02:	2301      	moveq	r3, #1
 8007e04:	2300      	movne	r3, #0
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	461a      	mov	r2, r3
 8007e0a:	79fb      	ldrb	r3, [r7, #7]
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d0a0      	beq.n	8007d52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e10:	2300      	movs	r3, #0
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3710      	adds	r7, #16
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}

08007e1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e1a:	b480      	push	{r7}
 8007e1c:	b095      	sub	sp, #84	@ 0x54
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e2a:	e853 3f00 	ldrex	r3, [r3]
 8007e2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e40:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e42:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e48:	e841 2300 	strex	r3, r2, [r1]
 8007e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d1e6      	bne.n	8007e22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	3308      	adds	r3, #8
 8007e5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e5c:	6a3b      	ldr	r3, [r7, #32]
 8007e5e:	e853 3f00 	ldrex	r3, [r3]
 8007e62:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e6a:	f023 0301 	bic.w	r3, r3, #1
 8007e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	3308      	adds	r3, #8
 8007e76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e78:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e80:	e841 2300 	strex	r3, r2, [r1]
 8007e84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d1e3      	bne.n	8007e54 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d118      	bne.n	8007ec6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	e853 3f00 	ldrex	r3, [r3]
 8007ea0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	f023 0310 	bic.w	r3, r3, #16
 8007ea8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	461a      	mov	r2, r3
 8007eb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007eb2:	61bb      	str	r3, [r7, #24]
 8007eb4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb6:	6979      	ldr	r1, [r7, #20]
 8007eb8:	69ba      	ldr	r2, [r7, #24]
 8007eba:	e841 2300 	strex	r3, r2, [r1]
 8007ebe:	613b      	str	r3, [r7, #16]
   return(result);
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1e6      	bne.n	8007e94 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2220      	movs	r2, #32
 8007eca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007eda:	bf00      	nop
 8007edc:	3754      	adds	r7, #84	@ 0x54
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr

08007ee6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007ee6:	b480      	push	{r7}
 8007ee8:	b085      	sub	sp, #20
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d101      	bne.n	8007efc <HAL_UARTEx_DisableFifoMode+0x16>
 8007ef8:	2302      	movs	r3, #2
 8007efa:	e027      	b.n	8007f4c <HAL_UARTEx_DisableFifoMode+0x66>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2224      	movs	r2, #36	@ 0x24
 8007f08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f022 0201 	bic.w	r2, r2, #1
 8007f22:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007f2a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	68fa      	ldr	r2, [r7, #12]
 8007f38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2220      	movs	r2, #32
 8007f3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007f4a:	2300      	movs	r3, #0
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3714      	adds	r7, #20
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d101      	bne.n	8007f70 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007f6c:	2302      	movs	r3, #2
 8007f6e:	e02d      	b.n	8007fcc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2201      	movs	r2, #1
 8007f74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2224      	movs	r2, #36	@ 0x24
 8007f7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f022 0201 	bic.w	r2, r2, #1
 8007f96:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	689b      	ldr	r3, [r3, #8]
 8007f9e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	683a      	ldr	r2, [r7, #0]
 8007fa8:	430a      	orrs	r2, r1
 8007faa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 f84f 	bl	8008050 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2220      	movs	r2, #32
 8007fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007fca:	2300      	movs	r3, #0
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3710      	adds	r7, #16
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d101      	bne.n	8007fec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007fe8:	2302      	movs	r3, #2
 8007fea:	e02d      	b.n	8008048 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2224      	movs	r2, #36	@ 0x24
 8007ff8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f022 0201 	bic.w	r2, r2, #1
 8008012:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	683a      	ldr	r2, [r7, #0]
 8008024:	430a      	orrs	r2, r1
 8008026:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f000 f811 	bl	8008050 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68fa      	ldr	r2, [r7, #12]
 8008034:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2220      	movs	r2, #32
 800803a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008046:	2300      	movs	r3, #0
}
 8008048:	4618      	mov	r0, r3
 800804a:	3710      	adds	r7, #16
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008050:	b480      	push	{r7}
 8008052:	b085      	sub	sp, #20
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800805c:	2b00      	cmp	r3, #0
 800805e:	d108      	bne.n	8008072 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008070:	e031      	b.n	80080d6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008072:	2308      	movs	r3, #8
 8008074:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008076:	2308      	movs	r3, #8
 8008078:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	0e5b      	lsrs	r3, r3, #25
 8008082:	b2db      	uxtb	r3, r3
 8008084:	f003 0307 	and.w	r3, r3, #7
 8008088:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	0f5b      	lsrs	r3, r3, #29
 8008092:	b2db      	uxtb	r3, r3
 8008094:	f003 0307 	and.w	r3, r3, #7
 8008098:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800809a:	7bbb      	ldrb	r3, [r7, #14]
 800809c:	7b3a      	ldrb	r2, [r7, #12]
 800809e:	4911      	ldr	r1, [pc, #68]	@ (80080e4 <UARTEx_SetNbDataToProcess+0x94>)
 80080a0:	5c8a      	ldrb	r2, [r1, r2]
 80080a2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80080a6:	7b3a      	ldrb	r2, [r7, #12]
 80080a8:	490f      	ldr	r1, [pc, #60]	@ (80080e8 <UARTEx_SetNbDataToProcess+0x98>)
 80080aa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80080ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80080b0:	b29a      	uxth	r2, r3
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80080b8:	7bfb      	ldrb	r3, [r7, #15]
 80080ba:	7b7a      	ldrb	r2, [r7, #13]
 80080bc:	4909      	ldr	r1, [pc, #36]	@ (80080e4 <UARTEx_SetNbDataToProcess+0x94>)
 80080be:	5c8a      	ldrb	r2, [r1, r2]
 80080c0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80080c4:	7b7a      	ldrb	r2, [r7, #13]
 80080c6:	4908      	ldr	r1, [pc, #32]	@ (80080e8 <UARTEx_SetNbDataToProcess+0x98>)
 80080c8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80080ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80080ce:	b29a      	uxth	r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80080d6:	bf00      	nop
 80080d8:	3714      	adds	r7, #20
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	0800aac4 	.word	0x0800aac4
 80080e8:	0800aacc 	.word	0x0800aacc

080080ec <__cvt>:
 80080ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080f0:	ec57 6b10 	vmov	r6, r7, d0
 80080f4:	2f00      	cmp	r7, #0
 80080f6:	460c      	mov	r4, r1
 80080f8:	4619      	mov	r1, r3
 80080fa:	463b      	mov	r3, r7
 80080fc:	bfbb      	ittet	lt
 80080fe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008102:	461f      	movlt	r7, r3
 8008104:	2300      	movge	r3, #0
 8008106:	232d      	movlt	r3, #45	@ 0x2d
 8008108:	700b      	strb	r3, [r1, #0]
 800810a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800810c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008110:	4691      	mov	r9, r2
 8008112:	f023 0820 	bic.w	r8, r3, #32
 8008116:	bfbc      	itt	lt
 8008118:	4632      	movlt	r2, r6
 800811a:	4616      	movlt	r6, r2
 800811c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008120:	d005      	beq.n	800812e <__cvt+0x42>
 8008122:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008126:	d100      	bne.n	800812a <__cvt+0x3e>
 8008128:	3401      	adds	r4, #1
 800812a:	2102      	movs	r1, #2
 800812c:	e000      	b.n	8008130 <__cvt+0x44>
 800812e:	2103      	movs	r1, #3
 8008130:	ab03      	add	r3, sp, #12
 8008132:	9301      	str	r3, [sp, #4]
 8008134:	ab02      	add	r3, sp, #8
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	ec47 6b10 	vmov	d0, r6, r7
 800813c:	4653      	mov	r3, sl
 800813e:	4622      	mov	r2, r4
 8008140:	f000 fdd2 	bl	8008ce8 <_dtoa_r>
 8008144:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008148:	4605      	mov	r5, r0
 800814a:	d119      	bne.n	8008180 <__cvt+0x94>
 800814c:	f019 0f01 	tst.w	r9, #1
 8008150:	d00e      	beq.n	8008170 <__cvt+0x84>
 8008152:	eb00 0904 	add.w	r9, r0, r4
 8008156:	2200      	movs	r2, #0
 8008158:	2300      	movs	r3, #0
 800815a:	4630      	mov	r0, r6
 800815c:	4639      	mov	r1, r7
 800815e:	f7f8 fccb 	bl	8000af8 <__aeabi_dcmpeq>
 8008162:	b108      	cbz	r0, 8008168 <__cvt+0x7c>
 8008164:	f8cd 900c 	str.w	r9, [sp, #12]
 8008168:	2230      	movs	r2, #48	@ 0x30
 800816a:	9b03      	ldr	r3, [sp, #12]
 800816c:	454b      	cmp	r3, r9
 800816e:	d31e      	bcc.n	80081ae <__cvt+0xc2>
 8008170:	9b03      	ldr	r3, [sp, #12]
 8008172:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008174:	1b5b      	subs	r3, r3, r5
 8008176:	4628      	mov	r0, r5
 8008178:	6013      	str	r3, [r2, #0]
 800817a:	b004      	add	sp, #16
 800817c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008180:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008184:	eb00 0904 	add.w	r9, r0, r4
 8008188:	d1e5      	bne.n	8008156 <__cvt+0x6a>
 800818a:	7803      	ldrb	r3, [r0, #0]
 800818c:	2b30      	cmp	r3, #48	@ 0x30
 800818e:	d10a      	bne.n	80081a6 <__cvt+0xba>
 8008190:	2200      	movs	r2, #0
 8008192:	2300      	movs	r3, #0
 8008194:	4630      	mov	r0, r6
 8008196:	4639      	mov	r1, r7
 8008198:	f7f8 fcae 	bl	8000af8 <__aeabi_dcmpeq>
 800819c:	b918      	cbnz	r0, 80081a6 <__cvt+0xba>
 800819e:	f1c4 0401 	rsb	r4, r4, #1
 80081a2:	f8ca 4000 	str.w	r4, [sl]
 80081a6:	f8da 3000 	ldr.w	r3, [sl]
 80081aa:	4499      	add	r9, r3
 80081ac:	e7d3      	b.n	8008156 <__cvt+0x6a>
 80081ae:	1c59      	adds	r1, r3, #1
 80081b0:	9103      	str	r1, [sp, #12]
 80081b2:	701a      	strb	r2, [r3, #0]
 80081b4:	e7d9      	b.n	800816a <__cvt+0x7e>

080081b6 <__exponent>:
 80081b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081b8:	2900      	cmp	r1, #0
 80081ba:	bfba      	itte	lt
 80081bc:	4249      	neglt	r1, r1
 80081be:	232d      	movlt	r3, #45	@ 0x2d
 80081c0:	232b      	movge	r3, #43	@ 0x2b
 80081c2:	2909      	cmp	r1, #9
 80081c4:	7002      	strb	r2, [r0, #0]
 80081c6:	7043      	strb	r3, [r0, #1]
 80081c8:	dd29      	ble.n	800821e <__exponent+0x68>
 80081ca:	f10d 0307 	add.w	r3, sp, #7
 80081ce:	461d      	mov	r5, r3
 80081d0:	270a      	movs	r7, #10
 80081d2:	461a      	mov	r2, r3
 80081d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80081d8:	fb07 1416 	mls	r4, r7, r6, r1
 80081dc:	3430      	adds	r4, #48	@ 0x30
 80081de:	f802 4c01 	strb.w	r4, [r2, #-1]
 80081e2:	460c      	mov	r4, r1
 80081e4:	2c63      	cmp	r4, #99	@ 0x63
 80081e6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80081ea:	4631      	mov	r1, r6
 80081ec:	dcf1      	bgt.n	80081d2 <__exponent+0x1c>
 80081ee:	3130      	adds	r1, #48	@ 0x30
 80081f0:	1e94      	subs	r4, r2, #2
 80081f2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80081f6:	1c41      	adds	r1, r0, #1
 80081f8:	4623      	mov	r3, r4
 80081fa:	42ab      	cmp	r3, r5
 80081fc:	d30a      	bcc.n	8008214 <__exponent+0x5e>
 80081fe:	f10d 0309 	add.w	r3, sp, #9
 8008202:	1a9b      	subs	r3, r3, r2
 8008204:	42ac      	cmp	r4, r5
 8008206:	bf88      	it	hi
 8008208:	2300      	movhi	r3, #0
 800820a:	3302      	adds	r3, #2
 800820c:	4403      	add	r3, r0
 800820e:	1a18      	subs	r0, r3, r0
 8008210:	b003      	add	sp, #12
 8008212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008214:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008218:	f801 6f01 	strb.w	r6, [r1, #1]!
 800821c:	e7ed      	b.n	80081fa <__exponent+0x44>
 800821e:	2330      	movs	r3, #48	@ 0x30
 8008220:	3130      	adds	r1, #48	@ 0x30
 8008222:	7083      	strb	r3, [r0, #2]
 8008224:	70c1      	strb	r1, [r0, #3]
 8008226:	1d03      	adds	r3, r0, #4
 8008228:	e7f1      	b.n	800820e <__exponent+0x58>
	...

0800822c <_printf_float>:
 800822c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008230:	b08d      	sub	sp, #52	@ 0x34
 8008232:	460c      	mov	r4, r1
 8008234:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008238:	4616      	mov	r6, r2
 800823a:	461f      	mov	r7, r3
 800823c:	4605      	mov	r5, r0
 800823e:	f000 fc89 	bl	8008b54 <_localeconv_r>
 8008242:	6803      	ldr	r3, [r0, #0]
 8008244:	9304      	str	r3, [sp, #16]
 8008246:	4618      	mov	r0, r3
 8008248:	f7f8 f82a 	bl	80002a0 <strlen>
 800824c:	2300      	movs	r3, #0
 800824e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008250:	f8d8 3000 	ldr.w	r3, [r8]
 8008254:	9005      	str	r0, [sp, #20]
 8008256:	3307      	adds	r3, #7
 8008258:	f023 0307 	bic.w	r3, r3, #7
 800825c:	f103 0208 	add.w	r2, r3, #8
 8008260:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008264:	f8d4 b000 	ldr.w	fp, [r4]
 8008268:	f8c8 2000 	str.w	r2, [r8]
 800826c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008270:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008274:	9307      	str	r3, [sp, #28]
 8008276:	f8cd 8018 	str.w	r8, [sp, #24]
 800827a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800827e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008282:	4b9c      	ldr	r3, [pc, #624]	@ (80084f4 <_printf_float+0x2c8>)
 8008284:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008288:	f7f8 fc68 	bl	8000b5c <__aeabi_dcmpun>
 800828c:	bb70      	cbnz	r0, 80082ec <_printf_float+0xc0>
 800828e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008292:	4b98      	ldr	r3, [pc, #608]	@ (80084f4 <_printf_float+0x2c8>)
 8008294:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008298:	f7f8 fc42 	bl	8000b20 <__aeabi_dcmple>
 800829c:	bb30      	cbnz	r0, 80082ec <_printf_float+0xc0>
 800829e:	2200      	movs	r2, #0
 80082a0:	2300      	movs	r3, #0
 80082a2:	4640      	mov	r0, r8
 80082a4:	4649      	mov	r1, r9
 80082a6:	f7f8 fc31 	bl	8000b0c <__aeabi_dcmplt>
 80082aa:	b110      	cbz	r0, 80082b2 <_printf_float+0x86>
 80082ac:	232d      	movs	r3, #45	@ 0x2d
 80082ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082b2:	4a91      	ldr	r2, [pc, #580]	@ (80084f8 <_printf_float+0x2cc>)
 80082b4:	4b91      	ldr	r3, [pc, #580]	@ (80084fc <_printf_float+0x2d0>)
 80082b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80082ba:	bf94      	ite	ls
 80082bc:	4690      	movls	r8, r2
 80082be:	4698      	movhi	r8, r3
 80082c0:	2303      	movs	r3, #3
 80082c2:	6123      	str	r3, [r4, #16]
 80082c4:	f02b 0304 	bic.w	r3, fp, #4
 80082c8:	6023      	str	r3, [r4, #0]
 80082ca:	f04f 0900 	mov.w	r9, #0
 80082ce:	9700      	str	r7, [sp, #0]
 80082d0:	4633      	mov	r3, r6
 80082d2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80082d4:	4621      	mov	r1, r4
 80082d6:	4628      	mov	r0, r5
 80082d8:	f000 f9d2 	bl	8008680 <_printf_common>
 80082dc:	3001      	adds	r0, #1
 80082de:	f040 808d 	bne.w	80083fc <_printf_float+0x1d0>
 80082e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80082e6:	b00d      	add	sp, #52	@ 0x34
 80082e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ec:	4642      	mov	r2, r8
 80082ee:	464b      	mov	r3, r9
 80082f0:	4640      	mov	r0, r8
 80082f2:	4649      	mov	r1, r9
 80082f4:	f7f8 fc32 	bl	8000b5c <__aeabi_dcmpun>
 80082f8:	b140      	cbz	r0, 800830c <_printf_float+0xe0>
 80082fa:	464b      	mov	r3, r9
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	bfbc      	itt	lt
 8008300:	232d      	movlt	r3, #45	@ 0x2d
 8008302:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008306:	4a7e      	ldr	r2, [pc, #504]	@ (8008500 <_printf_float+0x2d4>)
 8008308:	4b7e      	ldr	r3, [pc, #504]	@ (8008504 <_printf_float+0x2d8>)
 800830a:	e7d4      	b.n	80082b6 <_printf_float+0x8a>
 800830c:	6863      	ldr	r3, [r4, #4]
 800830e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008312:	9206      	str	r2, [sp, #24]
 8008314:	1c5a      	adds	r2, r3, #1
 8008316:	d13b      	bne.n	8008390 <_printf_float+0x164>
 8008318:	2306      	movs	r3, #6
 800831a:	6063      	str	r3, [r4, #4]
 800831c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008320:	2300      	movs	r3, #0
 8008322:	6022      	str	r2, [r4, #0]
 8008324:	9303      	str	r3, [sp, #12]
 8008326:	ab0a      	add	r3, sp, #40	@ 0x28
 8008328:	e9cd a301 	strd	sl, r3, [sp, #4]
 800832c:	ab09      	add	r3, sp, #36	@ 0x24
 800832e:	9300      	str	r3, [sp, #0]
 8008330:	6861      	ldr	r1, [r4, #4]
 8008332:	ec49 8b10 	vmov	d0, r8, r9
 8008336:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800833a:	4628      	mov	r0, r5
 800833c:	f7ff fed6 	bl	80080ec <__cvt>
 8008340:	9b06      	ldr	r3, [sp, #24]
 8008342:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008344:	2b47      	cmp	r3, #71	@ 0x47
 8008346:	4680      	mov	r8, r0
 8008348:	d129      	bne.n	800839e <_printf_float+0x172>
 800834a:	1cc8      	adds	r0, r1, #3
 800834c:	db02      	blt.n	8008354 <_printf_float+0x128>
 800834e:	6863      	ldr	r3, [r4, #4]
 8008350:	4299      	cmp	r1, r3
 8008352:	dd41      	ble.n	80083d8 <_printf_float+0x1ac>
 8008354:	f1aa 0a02 	sub.w	sl, sl, #2
 8008358:	fa5f fa8a 	uxtb.w	sl, sl
 800835c:	3901      	subs	r1, #1
 800835e:	4652      	mov	r2, sl
 8008360:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008364:	9109      	str	r1, [sp, #36]	@ 0x24
 8008366:	f7ff ff26 	bl	80081b6 <__exponent>
 800836a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800836c:	1813      	adds	r3, r2, r0
 800836e:	2a01      	cmp	r2, #1
 8008370:	4681      	mov	r9, r0
 8008372:	6123      	str	r3, [r4, #16]
 8008374:	dc02      	bgt.n	800837c <_printf_float+0x150>
 8008376:	6822      	ldr	r2, [r4, #0]
 8008378:	07d2      	lsls	r2, r2, #31
 800837a:	d501      	bpl.n	8008380 <_printf_float+0x154>
 800837c:	3301      	adds	r3, #1
 800837e:	6123      	str	r3, [r4, #16]
 8008380:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008384:	2b00      	cmp	r3, #0
 8008386:	d0a2      	beq.n	80082ce <_printf_float+0xa2>
 8008388:	232d      	movs	r3, #45	@ 0x2d
 800838a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800838e:	e79e      	b.n	80082ce <_printf_float+0xa2>
 8008390:	9a06      	ldr	r2, [sp, #24]
 8008392:	2a47      	cmp	r2, #71	@ 0x47
 8008394:	d1c2      	bne.n	800831c <_printf_float+0xf0>
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1c0      	bne.n	800831c <_printf_float+0xf0>
 800839a:	2301      	movs	r3, #1
 800839c:	e7bd      	b.n	800831a <_printf_float+0xee>
 800839e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80083a2:	d9db      	bls.n	800835c <_printf_float+0x130>
 80083a4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80083a8:	d118      	bne.n	80083dc <_printf_float+0x1b0>
 80083aa:	2900      	cmp	r1, #0
 80083ac:	6863      	ldr	r3, [r4, #4]
 80083ae:	dd0b      	ble.n	80083c8 <_printf_float+0x19c>
 80083b0:	6121      	str	r1, [r4, #16]
 80083b2:	b913      	cbnz	r3, 80083ba <_printf_float+0x18e>
 80083b4:	6822      	ldr	r2, [r4, #0]
 80083b6:	07d0      	lsls	r0, r2, #31
 80083b8:	d502      	bpl.n	80083c0 <_printf_float+0x194>
 80083ba:	3301      	adds	r3, #1
 80083bc:	440b      	add	r3, r1
 80083be:	6123      	str	r3, [r4, #16]
 80083c0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80083c2:	f04f 0900 	mov.w	r9, #0
 80083c6:	e7db      	b.n	8008380 <_printf_float+0x154>
 80083c8:	b913      	cbnz	r3, 80083d0 <_printf_float+0x1a4>
 80083ca:	6822      	ldr	r2, [r4, #0]
 80083cc:	07d2      	lsls	r2, r2, #31
 80083ce:	d501      	bpl.n	80083d4 <_printf_float+0x1a8>
 80083d0:	3302      	adds	r3, #2
 80083d2:	e7f4      	b.n	80083be <_printf_float+0x192>
 80083d4:	2301      	movs	r3, #1
 80083d6:	e7f2      	b.n	80083be <_printf_float+0x192>
 80083d8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80083dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083de:	4299      	cmp	r1, r3
 80083e0:	db05      	blt.n	80083ee <_printf_float+0x1c2>
 80083e2:	6823      	ldr	r3, [r4, #0]
 80083e4:	6121      	str	r1, [r4, #16]
 80083e6:	07d8      	lsls	r0, r3, #31
 80083e8:	d5ea      	bpl.n	80083c0 <_printf_float+0x194>
 80083ea:	1c4b      	adds	r3, r1, #1
 80083ec:	e7e7      	b.n	80083be <_printf_float+0x192>
 80083ee:	2900      	cmp	r1, #0
 80083f0:	bfd4      	ite	le
 80083f2:	f1c1 0202 	rsble	r2, r1, #2
 80083f6:	2201      	movgt	r2, #1
 80083f8:	4413      	add	r3, r2
 80083fa:	e7e0      	b.n	80083be <_printf_float+0x192>
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	055a      	lsls	r2, r3, #21
 8008400:	d407      	bmi.n	8008412 <_printf_float+0x1e6>
 8008402:	6923      	ldr	r3, [r4, #16]
 8008404:	4642      	mov	r2, r8
 8008406:	4631      	mov	r1, r6
 8008408:	4628      	mov	r0, r5
 800840a:	47b8      	blx	r7
 800840c:	3001      	adds	r0, #1
 800840e:	d12b      	bne.n	8008468 <_printf_float+0x23c>
 8008410:	e767      	b.n	80082e2 <_printf_float+0xb6>
 8008412:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008416:	f240 80dd 	bls.w	80085d4 <_printf_float+0x3a8>
 800841a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800841e:	2200      	movs	r2, #0
 8008420:	2300      	movs	r3, #0
 8008422:	f7f8 fb69 	bl	8000af8 <__aeabi_dcmpeq>
 8008426:	2800      	cmp	r0, #0
 8008428:	d033      	beq.n	8008492 <_printf_float+0x266>
 800842a:	4a37      	ldr	r2, [pc, #220]	@ (8008508 <_printf_float+0x2dc>)
 800842c:	2301      	movs	r3, #1
 800842e:	4631      	mov	r1, r6
 8008430:	4628      	mov	r0, r5
 8008432:	47b8      	blx	r7
 8008434:	3001      	adds	r0, #1
 8008436:	f43f af54 	beq.w	80082e2 <_printf_float+0xb6>
 800843a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800843e:	4543      	cmp	r3, r8
 8008440:	db02      	blt.n	8008448 <_printf_float+0x21c>
 8008442:	6823      	ldr	r3, [r4, #0]
 8008444:	07d8      	lsls	r0, r3, #31
 8008446:	d50f      	bpl.n	8008468 <_printf_float+0x23c>
 8008448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800844c:	4631      	mov	r1, r6
 800844e:	4628      	mov	r0, r5
 8008450:	47b8      	blx	r7
 8008452:	3001      	adds	r0, #1
 8008454:	f43f af45 	beq.w	80082e2 <_printf_float+0xb6>
 8008458:	f04f 0900 	mov.w	r9, #0
 800845c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008460:	f104 0a1a 	add.w	sl, r4, #26
 8008464:	45c8      	cmp	r8, r9
 8008466:	dc09      	bgt.n	800847c <_printf_float+0x250>
 8008468:	6823      	ldr	r3, [r4, #0]
 800846a:	079b      	lsls	r3, r3, #30
 800846c:	f100 8103 	bmi.w	8008676 <_printf_float+0x44a>
 8008470:	68e0      	ldr	r0, [r4, #12]
 8008472:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008474:	4298      	cmp	r0, r3
 8008476:	bfb8      	it	lt
 8008478:	4618      	movlt	r0, r3
 800847a:	e734      	b.n	80082e6 <_printf_float+0xba>
 800847c:	2301      	movs	r3, #1
 800847e:	4652      	mov	r2, sl
 8008480:	4631      	mov	r1, r6
 8008482:	4628      	mov	r0, r5
 8008484:	47b8      	blx	r7
 8008486:	3001      	adds	r0, #1
 8008488:	f43f af2b 	beq.w	80082e2 <_printf_float+0xb6>
 800848c:	f109 0901 	add.w	r9, r9, #1
 8008490:	e7e8      	b.n	8008464 <_printf_float+0x238>
 8008492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008494:	2b00      	cmp	r3, #0
 8008496:	dc39      	bgt.n	800850c <_printf_float+0x2e0>
 8008498:	4a1b      	ldr	r2, [pc, #108]	@ (8008508 <_printf_float+0x2dc>)
 800849a:	2301      	movs	r3, #1
 800849c:	4631      	mov	r1, r6
 800849e:	4628      	mov	r0, r5
 80084a0:	47b8      	blx	r7
 80084a2:	3001      	adds	r0, #1
 80084a4:	f43f af1d 	beq.w	80082e2 <_printf_float+0xb6>
 80084a8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80084ac:	ea59 0303 	orrs.w	r3, r9, r3
 80084b0:	d102      	bne.n	80084b8 <_printf_float+0x28c>
 80084b2:	6823      	ldr	r3, [r4, #0]
 80084b4:	07d9      	lsls	r1, r3, #31
 80084b6:	d5d7      	bpl.n	8008468 <_printf_float+0x23c>
 80084b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084bc:	4631      	mov	r1, r6
 80084be:	4628      	mov	r0, r5
 80084c0:	47b8      	blx	r7
 80084c2:	3001      	adds	r0, #1
 80084c4:	f43f af0d 	beq.w	80082e2 <_printf_float+0xb6>
 80084c8:	f04f 0a00 	mov.w	sl, #0
 80084cc:	f104 0b1a 	add.w	fp, r4, #26
 80084d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084d2:	425b      	negs	r3, r3
 80084d4:	4553      	cmp	r3, sl
 80084d6:	dc01      	bgt.n	80084dc <_printf_float+0x2b0>
 80084d8:	464b      	mov	r3, r9
 80084da:	e793      	b.n	8008404 <_printf_float+0x1d8>
 80084dc:	2301      	movs	r3, #1
 80084de:	465a      	mov	r2, fp
 80084e0:	4631      	mov	r1, r6
 80084e2:	4628      	mov	r0, r5
 80084e4:	47b8      	blx	r7
 80084e6:	3001      	adds	r0, #1
 80084e8:	f43f aefb 	beq.w	80082e2 <_printf_float+0xb6>
 80084ec:	f10a 0a01 	add.w	sl, sl, #1
 80084f0:	e7ee      	b.n	80084d0 <_printf_float+0x2a4>
 80084f2:	bf00      	nop
 80084f4:	7fefffff 	.word	0x7fefffff
 80084f8:	0800aad4 	.word	0x0800aad4
 80084fc:	0800aad8 	.word	0x0800aad8
 8008500:	0800aadc 	.word	0x0800aadc
 8008504:	0800aae0 	.word	0x0800aae0
 8008508:	0800aae4 	.word	0x0800aae4
 800850c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800850e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008512:	4553      	cmp	r3, sl
 8008514:	bfa8      	it	ge
 8008516:	4653      	movge	r3, sl
 8008518:	2b00      	cmp	r3, #0
 800851a:	4699      	mov	r9, r3
 800851c:	dc36      	bgt.n	800858c <_printf_float+0x360>
 800851e:	f04f 0b00 	mov.w	fp, #0
 8008522:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008526:	f104 021a 	add.w	r2, r4, #26
 800852a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800852c:	9306      	str	r3, [sp, #24]
 800852e:	eba3 0309 	sub.w	r3, r3, r9
 8008532:	455b      	cmp	r3, fp
 8008534:	dc31      	bgt.n	800859a <_printf_float+0x36e>
 8008536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008538:	459a      	cmp	sl, r3
 800853a:	dc3a      	bgt.n	80085b2 <_printf_float+0x386>
 800853c:	6823      	ldr	r3, [r4, #0]
 800853e:	07da      	lsls	r2, r3, #31
 8008540:	d437      	bmi.n	80085b2 <_printf_float+0x386>
 8008542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008544:	ebaa 0903 	sub.w	r9, sl, r3
 8008548:	9b06      	ldr	r3, [sp, #24]
 800854a:	ebaa 0303 	sub.w	r3, sl, r3
 800854e:	4599      	cmp	r9, r3
 8008550:	bfa8      	it	ge
 8008552:	4699      	movge	r9, r3
 8008554:	f1b9 0f00 	cmp.w	r9, #0
 8008558:	dc33      	bgt.n	80085c2 <_printf_float+0x396>
 800855a:	f04f 0800 	mov.w	r8, #0
 800855e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008562:	f104 0b1a 	add.w	fp, r4, #26
 8008566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008568:	ebaa 0303 	sub.w	r3, sl, r3
 800856c:	eba3 0309 	sub.w	r3, r3, r9
 8008570:	4543      	cmp	r3, r8
 8008572:	f77f af79 	ble.w	8008468 <_printf_float+0x23c>
 8008576:	2301      	movs	r3, #1
 8008578:	465a      	mov	r2, fp
 800857a:	4631      	mov	r1, r6
 800857c:	4628      	mov	r0, r5
 800857e:	47b8      	blx	r7
 8008580:	3001      	adds	r0, #1
 8008582:	f43f aeae 	beq.w	80082e2 <_printf_float+0xb6>
 8008586:	f108 0801 	add.w	r8, r8, #1
 800858a:	e7ec      	b.n	8008566 <_printf_float+0x33a>
 800858c:	4642      	mov	r2, r8
 800858e:	4631      	mov	r1, r6
 8008590:	4628      	mov	r0, r5
 8008592:	47b8      	blx	r7
 8008594:	3001      	adds	r0, #1
 8008596:	d1c2      	bne.n	800851e <_printf_float+0x2f2>
 8008598:	e6a3      	b.n	80082e2 <_printf_float+0xb6>
 800859a:	2301      	movs	r3, #1
 800859c:	4631      	mov	r1, r6
 800859e:	4628      	mov	r0, r5
 80085a0:	9206      	str	r2, [sp, #24]
 80085a2:	47b8      	blx	r7
 80085a4:	3001      	adds	r0, #1
 80085a6:	f43f ae9c 	beq.w	80082e2 <_printf_float+0xb6>
 80085aa:	9a06      	ldr	r2, [sp, #24]
 80085ac:	f10b 0b01 	add.w	fp, fp, #1
 80085b0:	e7bb      	b.n	800852a <_printf_float+0x2fe>
 80085b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085b6:	4631      	mov	r1, r6
 80085b8:	4628      	mov	r0, r5
 80085ba:	47b8      	blx	r7
 80085bc:	3001      	adds	r0, #1
 80085be:	d1c0      	bne.n	8008542 <_printf_float+0x316>
 80085c0:	e68f      	b.n	80082e2 <_printf_float+0xb6>
 80085c2:	9a06      	ldr	r2, [sp, #24]
 80085c4:	464b      	mov	r3, r9
 80085c6:	4442      	add	r2, r8
 80085c8:	4631      	mov	r1, r6
 80085ca:	4628      	mov	r0, r5
 80085cc:	47b8      	blx	r7
 80085ce:	3001      	adds	r0, #1
 80085d0:	d1c3      	bne.n	800855a <_printf_float+0x32e>
 80085d2:	e686      	b.n	80082e2 <_printf_float+0xb6>
 80085d4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80085d8:	f1ba 0f01 	cmp.w	sl, #1
 80085dc:	dc01      	bgt.n	80085e2 <_printf_float+0x3b6>
 80085de:	07db      	lsls	r3, r3, #31
 80085e0:	d536      	bpl.n	8008650 <_printf_float+0x424>
 80085e2:	2301      	movs	r3, #1
 80085e4:	4642      	mov	r2, r8
 80085e6:	4631      	mov	r1, r6
 80085e8:	4628      	mov	r0, r5
 80085ea:	47b8      	blx	r7
 80085ec:	3001      	adds	r0, #1
 80085ee:	f43f ae78 	beq.w	80082e2 <_printf_float+0xb6>
 80085f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085f6:	4631      	mov	r1, r6
 80085f8:	4628      	mov	r0, r5
 80085fa:	47b8      	blx	r7
 80085fc:	3001      	adds	r0, #1
 80085fe:	f43f ae70 	beq.w	80082e2 <_printf_float+0xb6>
 8008602:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008606:	2200      	movs	r2, #0
 8008608:	2300      	movs	r3, #0
 800860a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800860e:	f7f8 fa73 	bl	8000af8 <__aeabi_dcmpeq>
 8008612:	b9c0      	cbnz	r0, 8008646 <_printf_float+0x41a>
 8008614:	4653      	mov	r3, sl
 8008616:	f108 0201 	add.w	r2, r8, #1
 800861a:	4631      	mov	r1, r6
 800861c:	4628      	mov	r0, r5
 800861e:	47b8      	blx	r7
 8008620:	3001      	adds	r0, #1
 8008622:	d10c      	bne.n	800863e <_printf_float+0x412>
 8008624:	e65d      	b.n	80082e2 <_printf_float+0xb6>
 8008626:	2301      	movs	r3, #1
 8008628:	465a      	mov	r2, fp
 800862a:	4631      	mov	r1, r6
 800862c:	4628      	mov	r0, r5
 800862e:	47b8      	blx	r7
 8008630:	3001      	adds	r0, #1
 8008632:	f43f ae56 	beq.w	80082e2 <_printf_float+0xb6>
 8008636:	f108 0801 	add.w	r8, r8, #1
 800863a:	45d0      	cmp	r8, sl
 800863c:	dbf3      	blt.n	8008626 <_printf_float+0x3fa>
 800863e:	464b      	mov	r3, r9
 8008640:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008644:	e6df      	b.n	8008406 <_printf_float+0x1da>
 8008646:	f04f 0800 	mov.w	r8, #0
 800864a:	f104 0b1a 	add.w	fp, r4, #26
 800864e:	e7f4      	b.n	800863a <_printf_float+0x40e>
 8008650:	2301      	movs	r3, #1
 8008652:	4642      	mov	r2, r8
 8008654:	e7e1      	b.n	800861a <_printf_float+0x3ee>
 8008656:	2301      	movs	r3, #1
 8008658:	464a      	mov	r2, r9
 800865a:	4631      	mov	r1, r6
 800865c:	4628      	mov	r0, r5
 800865e:	47b8      	blx	r7
 8008660:	3001      	adds	r0, #1
 8008662:	f43f ae3e 	beq.w	80082e2 <_printf_float+0xb6>
 8008666:	f108 0801 	add.w	r8, r8, #1
 800866a:	68e3      	ldr	r3, [r4, #12]
 800866c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800866e:	1a5b      	subs	r3, r3, r1
 8008670:	4543      	cmp	r3, r8
 8008672:	dcf0      	bgt.n	8008656 <_printf_float+0x42a>
 8008674:	e6fc      	b.n	8008470 <_printf_float+0x244>
 8008676:	f04f 0800 	mov.w	r8, #0
 800867a:	f104 0919 	add.w	r9, r4, #25
 800867e:	e7f4      	b.n	800866a <_printf_float+0x43e>

08008680 <_printf_common>:
 8008680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008684:	4616      	mov	r6, r2
 8008686:	4698      	mov	r8, r3
 8008688:	688a      	ldr	r2, [r1, #8]
 800868a:	690b      	ldr	r3, [r1, #16]
 800868c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008690:	4293      	cmp	r3, r2
 8008692:	bfb8      	it	lt
 8008694:	4613      	movlt	r3, r2
 8008696:	6033      	str	r3, [r6, #0]
 8008698:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800869c:	4607      	mov	r7, r0
 800869e:	460c      	mov	r4, r1
 80086a0:	b10a      	cbz	r2, 80086a6 <_printf_common+0x26>
 80086a2:	3301      	adds	r3, #1
 80086a4:	6033      	str	r3, [r6, #0]
 80086a6:	6823      	ldr	r3, [r4, #0]
 80086a8:	0699      	lsls	r1, r3, #26
 80086aa:	bf42      	ittt	mi
 80086ac:	6833      	ldrmi	r3, [r6, #0]
 80086ae:	3302      	addmi	r3, #2
 80086b0:	6033      	strmi	r3, [r6, #0]
 80086b2:	6825      	ldr	r5, [r4, #0]
 80086b4:	f015 0506 	ands.w	r5, r5, #6
 80086b8:	d106      	bne.n	80086c8 <_printf_common+0x48>
 80086ba:	f104 0a19 	add.w	sl, r4, #25
 80086be:	68e3      	ldr	r3, [r4, #12]
 80086c0:	6832      	ldr	r2, [r6, #0]
 80086c2:	1a9b      	subs	r3, r3, r2
 80086c4:	42ab      	cmp	r3, r5
 80086c6:	dc26      	bgt.n	8008716 <_printf_common+0x96>
 80086c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80086cc:	6822      	ldr	r2, [r4, #0]
 80086ce:	3b00      	subs	r3, #0
 80086d0:	bf18      	it	ne
 80086d2:	2301      	movne	r3, #1
 80086d4:	0692      	lsls	r2, r2, #26
 80086d6:	d42b      	bmi.n	8008730 <_printf_common+0xb0>
 80086d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80086dc:	4641      	mov	r1, r8
 80086de:	4638      	mov	r0, r7
 80086e0:	47c8      	blx	r9
 80086e2:	3001      	adds	r0, #1
 80086e4:	d01e      	beq.n	8008724 <_printf_common+0xa4>
 80086e6:	6823      	ldr	r3, [r4, #0]
 80086e8:	6922      	ldr	r2, [r4, #16]
 80086ea:	f003 0306 	and.w	r3, r3, #6
 80086ee:	2b04      	cmp	r3, #4
 80086f0:	bf02      	ittt	eq
 80086f2:	68e5      	ldreq	r5, [r4, #12]
 80086f4:	6833      	ldreq	r3, [r6, #0]
 80086f6:	1aed      	subeq	r5, r5, r3
 80086f8:	68a3      	ldr	r3, [r4, #8]
 80086fa:	bf0c      	ite	eq
 80086fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008700:	2500      	movne	r5, #0
 8008702:	4293      	cmp	r3, r2
 8008704:	bfc4      	itt	gt
 8008706:	1a9b      	subgt	r3, r3, r2
 8008708:	18ed      	addgt	r5, r5, r3
 800870a:	2600      	movs	r6, #0
 800870c:	341a      	adds	r4, #26
 800870e:	42b5      	cmp	r5, r6
 8008710:	d11a      	bne.n	8008748 <_printf_common+0xc8>
 8008712:	2000      	movs	r0, #0
 8008714:	e008      	b.n	8008728 <_printf_common+0xa8>
 8008716:	2301      	movs	r3, #1
 8008718:	4652      	mov	r2, sl
 800871a:	4641      	mov	r1, r8
 800871c:	4638      	mov	r0, r7
 800871e:	47c8      	blx	r9
 8008720:	3001      	adds	r0, #1
 8008722:	d103      	bne.n	800872c <_printf_common+0xac>
 8008724:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800872c:	3501      	adds	r5, #1
 800872e:	e7c6      	b.n	80086be <_printf_common+0x3e>
 8008730:	18e1      	adds	r1, r4, r3
 8008732:	1c5a      	adds	r2, r3, #1
 8008734:	2030      	movs	r0, #48	@ 0x30
 8008736:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800873a:	4422      	add	r2, r4
 800873c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008740:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008744:	3302      	adds	r3, #2
 8008746:	e7c7      	b.n	80086d8 <_printf_common+0x58>
 8008748:	2301      	movs	r3, #1
 800874a:	4622      	mov	r2, r4
 800874c:	4641      	mov	r1, r8
 800874e:	4638      	mov	r0, r7
 8008750:	47c8      	blx	r9
 8008752:	3001      	adds	r0, #1
 8008754:	d0e6      	beq.n	8008724 <_printf_common+0xa4>
 8008756:	3601      	adds	r6, #1
 8008758:	e7d9      	b.n	800870e <_printf_common+0x8e>
	...

0800875c <_printf_i>:
 800875c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008760:	7e0f      	ldrb	r7, [r1, #24]
 8008762:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008764:	2f78      	cmp	r7, #120	@ 0x78
 8008766:	4691      	mov	r9, r2
 8008768:	4680      	mov	r8, r0
 800876a:	460c      	mov	r4, r1
 800876c:	469a      	mov	sl, r3
 800876e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008772:	d807      	bhi.n	8008784 <_printf_i+0x28>
 8008774:	2f62      	cmp	r7, #98	@ 0x62
 8008776:	d80a      	bhi.n	800878e <_printf_i+0x32>
 8008778:	2f00      	cmp	r7, #0
 800877a:	f000 80d2 	beq.w	8008922 <_printf_i+0x1c6>
 800877e:	2f58      	cmp	r7, #88	@ 0x58
 8008780:	f000 80b9 	beq.w	80088f6 <_printf_i+0x19a>
 8008784:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008788:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800878c:	e03a      	b.n	8008804 <_printf_i+0xa8>
 800878e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008792:	2b15      	cmp	r3, #21
 8008794:	d8f6      	bhi.n	8008784 <_printf_i+0x28>
 8008796:	a101      	add	r1, pc, #4	@ (adr r1, 800879c <_printf_i+0x40>)
 8008798:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800879c:	080087f5 	.word	0x080087f5
 80087a0:	08008809 	.word	0x08008809
 80087a4:	08008785 	.word	0x08008785
 80087a8:	08008785 	.word	0x08008785
 80087ac:	08008785 	.word	0x08008785
 80087b0:	08008785 	.word	0x08008785
 80087b4:	08008809 	.word	0x08008809
 80087b8:	08008785 	.word	0x08008785
 80087bc:	08008785 	.word	0x08008785
 80087c0:	08008785 	.word	0x08008785
 80087c4:	08008785 	.word	0x08008785
 80087c8:	08008909 	.word	0x08008909
 80087cc:	08008833 	.word	0x08008833
 80087d0:	080088c3 	.word	0x080088c3
 80087d4:	08008785 	.word	0x08008785
 80087d8:	08008785 	.word	0x08008785
 80087dc:	0800892b 	.word	0x0800892b
 80087e0:	08008785 	.word	0x08008785
 80087e4:	08008833 	.word	0x08008833
 80087e8:	08008785 	.word	0x08008785
 80087ec:	08008785 	.word	0x08008785
 80087f0:	080088cb 	.word	0x080088cb
 80087f4:	6833      	ldr	r3, [r6, #0]
 80087f6:	1d1a      	adds	r2, r3, #4
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	6032      	str	r2, [r6, #0]
 80087fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008800:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008804:	2301      	movs	r3, #1
 8008806:	e09d      	b.n	8008944 <_printf_i+0x1e8>
 8008808:	6833      	ldr	r3, [r6, #0]
 800880a:	6820      	ldr	r0, [r4, #0]
 800880c:	1d19      	adds	r1, r3, #4
 800880e:	6031      	str	r1, [r6, #0]
 8008810:	0606      	lsls	r6, r0, #24
 8008812:	d501      	bpl.n	8008818 <_printf_i+0xbc>
 8008814:	681d      	ldr	r5, [r3, #0]
 8008816:	e003      	b.n	8008820 <_printf_i+0xc4>
 8008818:	0645      	lsls	r5, r0, #25
 800881a:	d5fb      	bpl.n	8008814 <_printf_i+0xb8>
 800881c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008820:	2d00      	cmp	r5, #0
 8008822:	da03      	bge.n	800882c <_printf_i+0xd0>
 8008824:	232d      	movs	r3, #45	@ 0x2d
 8008826:	426d      	negs	r5, r5
 8008828:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800882c:	4859      	ldr	r0, [pc, #356]	@ (8008994 <_printf_i+0x238>)
 800882e:	230a      	movs	r3, #10
 8008830:	e011      	b.n	8008856 <_printf_i+0xfa>
 8008832:	6821      	ldr	r1, [r4, #0]
 8008834:	6833      	ldr	r3, [r6, #0]
 8008836:	0608      	lsls	r0, r1, #24
 8008838:	f853 5b04 	ldr.w	r5, [r3], #4
 800883c:	d402      	bmi.n	8008844 <_printf_i+0xe8>
 800883e:	0649      	lsls	r1, r1, #25
 8008840:	bf48      	it	mi
 8008842:	b2ad      	uxthmi	r5, r5
 8008844:	2f6f      	cmp	r7, #111	@ 0x6f
 8008846:	4853      	ldr	r0, [pc, #332]	@ (8008994 <_printf_i+0x238>)
 8008848:	6033      	str	r3, [r6, #0]
 800884a:	bf14      	ite	ne
 800884c:	230a      	movne	r3, #10
 800884e:	2308      	moveq	r3, #8
 8008850:	2100      	movs	r1, #0
 8008852:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008856:	6866      	ldr	r6, [r4, #4]
 8008858:	60a6      	str	r6, [r4, #8]
 800885a:	2e00      	cmp	r6, #0
 800885c:	bfa2      	ittt	ge
 800885e:	6821      	ldrge	r1, [r4, #0]
 8008860:	f021 0104 	bicge.w	r1, r1, #4
 8008864:	6021      	strge	r1, [r4, #0]
 8008866:	b90d      	cbnz	r5, 800886c <_printf_i+0x110>
 8008868:	2e00      	cmp	r6, #0
 800886a:	d04b      	beq.n	8008904 <_printf_i+0x1a8>
 800886c:	4616      	mov	r6, r2
 800886e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008872:	fb03 5711 	mls	r7, r3, r1, r5
 8008876:	5dc7      	ldrb	r7, [r0, r7]
 8008878:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800887c:	462f      	mov	r7, r5
 800887e:	42bb      	cmp	r3, r7
 8008880:	460d      	mov	r5, r1
 8008882:	d9f4      	bls.n	800886e <_printf_i+0x112>
 8008884:	2b08      	cmp	r3, #8
 8008886:	d10b      	bne.n	80088a0 <_printf_i+0x144>
 8008888:	6823      	ldr	r3, [r4, #0]
 800888a:	07df      	lsls	r7, r3, #31
 800888c:	d508      	bpl.n	80088a0 <_printf_i+0x144>
 800888e:	6923      	ldr	r3, [r4, #16]
 8008890:	6861      	ldr	r1, [r4, #4]
 8008892:	4299      	cmp	r1, r3
 8008894:	bfde      	ittt	le
 8008896:	2330      	movle	r3, #48	@ 0x30
 8008898:	f806 3c01 	strble.w	r3, [r6, #-1]
 800889c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80088a0:	1b92      	subs	r2, r2, r6
 80088a2:	6122      	str	r2, [r4, #16]
 80088a4:	f8cd a000 	str.w	sl, [sp]
 80088a8:	464b      	mov	r3, r9
 80088aa:	aa03      	add	r2, sp, #12
 80088ac:	4621      	mov	r1, r4
 80088ae:	4640      	mov	r0, r8
 80088b0:	f7ff fee6 	bl	8008680 <_printf_common>
 80088b4:	3001      	adds	r0, #1
 80088b6:	d14a      	bne.n	800894e <_printf_i+0x1f2>
 80088b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80088bc:	b004      	add	sp, #16
 80088be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088c2:	6823      	ldr	r3, [r4, #0]
 80088c4:	f043 0320 	orr.w	r3, r3, #32
 80088c8:	6023      	str	r3, [r4, #0]
 80088ca:	4833      	ldr	r0, [pc, #204]	@ (8008998 <_printf_i+0x23c>)
 80088cc:	2778      	movs	r7, #120	@ 0x78
 80088ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80088d2:	6823      	ldr	r3, [r4, #0]
 80088d4:	6831      	ldr	r1, [r6, #0]
 80088d6:	061f      	lsls	r7, r3, #24
 80088d8:	f851 5b04 	ldr.w	r5, [r1], #4
 80088dc:	d402      	bmi.n	80088e4 <_printf_i+0x188>
 80088de:	065f      	lsls	r7, r3, #25
 80088e0:	bf48      	it	mi
 80088e2:	b2ad      	uxthmi	r5, r5
 80088e4:	6031      	str	r1, [r6, #0]
 80088e6:	07d9      	lsls	r1, r3, #31
 80088e8:	bf44      	itt	mi
 80088ea:	f043 0320 	orrmi.w	r3, r3, #32
 80088ee:	6023      	strmi	r3, [r4, #0]
 80088f0:	b11d      	cbz	r5, 80088fa <_printf_i+0x19e>
 80088f2:	2310      	movs	r3, #16
 80088f4:	e7ac      	b.n	8008850 <_printf_i+0xf4>
 80088f6:	4827      	ldr	r0, [pc, #156]	@ (8008994 <_printf_i+0x238>)
 80088f8:	e7e9      	b.n	80088ce <_printf_i+0x172>
 80088fa:	6823      	ldr	r3, [r4, #0]
 80088fc:	f023 0320 	bic.w	r3, r3, #32
 8008900:	6023      	str	r3, [r4, #0]
 8008902:	e7f6      	b.n	80088f2 <_printf_i+0x196>
 8008904:	4616      	mov	r6, r2
 8008906:	e7bd      	b.n	8008884 <_printf_i+0x128>
 8008908:	6833      	ldr	r3, [r6, #0]
 800890a:	6825      	ldr	r5, [r4, #0]
 800890c:	6961      	ldr	r1, [r4, #20]
 800890e:	1d18      	adds	r0, r3, #4
 8008910:	6030      	str	r0, [r6, #0]
 8008912:	062e      	lsls	r6, r5, #24
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	d501      	bpl.n	800891c <_printf_i+0x1c0>
 8008918:	6019      	str	r1, [r3, #0]
 800891a:	e002      	b.n	8008922 <_printf_i+0x1c6>
 800891c:	0668      	lsls	r0, r5, #25
 800891e:	d5fb      	bpl.n	8008918 <_printf_i+0x1bc>
 8008920:	8019      	strh	r1, [r3, #0]
 8008922:	2300      	movs	r3, #0
 8008924:	6123      	str	r3, [r4, #16]
 8008926:	4616      	mov	r6, r2
 8008928:	e7bc      	b.n	80088a4 <_printf_i+0x148>
 800892a:	6833      	ldr	r3, [r6, #0]
 800892c:	1d1a      	adds	r2, r3, #4
 800892e:	6032      	str	r2, [r6, #0]
 8008930:	681e      	ldr	r6, [r3, #0]
 8008932:	6862      	ldr	r2, [r4, #4]
 8008934:	2100      	movs	r1, #0
 8008936:	4630      	mov	r0, r6
 8008938:	f7f7 fc62 	bl	8000200 <memchr>
 800893c:	b108      	cbz	r0, 8008942 <_printf_i+0x1e6>
 800893e:	1b80      	subs	r0, r0, r6
 8008940:	6060      	str	r0, [r4, #4]
 8008942:	6863      	ldr	r3, [r4, #4]
 8008944:	6123      	str	r3, [r4, #16]
 8008946:	2300      	movs	r3, #0
 8008948:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800894c:	e7aa      	b.n	80088a4 <_printf_i+0x148>
 800894e:	6923      	ldr	r3, [r4, #16]
 8008950:	4632      	mov	r2, r6
 8008952:	4649      	mov	r1, r9
 8008954:	4640      	mov	r0, r8
 8008956:	47d0      	blx	sl
 8008958:	3001      	adds	r0, #1
 800895a:	d0ad      	beq.n	80088b8 <_printf_i+0x15c>
 800895c:	6823      	ldr	r3, [r4, #0]
 800895e:	079b      	lsls	r3, r3, #30
 8008960:	d413      	bmi.n	800898a <_printf_i+0x22e>
 8008962:	68e0      	ldr	r0, [r4, #12]
 8008964:	9b03      	ldr	r3, [sp, #12]
 8008966:	4298      	cmp	r0, r3
 8008968:	bfb8      	it	lt
 800896a:	4618      	movlt	r0, r3
 800896c:	e7a6      	b.n	80088bc <_printf_i+0x160>
 800896e:	2301      	movs	r3, #1
 8008970:	4632      	mov	r2, r6
 8008972:	4649      	mov	r1, r9
 8008974:	4640      	mov	r0, r8
 8008976:	47d0      	blx	sl
 8008978:	3001      	adds	r0, #1
 800897a:	d09d      	beq.n	80088b8 <_printf_i+0x15c>
 800897c:	3501      	adds	r5, #1
 800897e:	68e3      	ldr	r3, [r4, #12]
 8008980:	9903      	ldr	r1, [sp, #12]
 8008982:	1a5b      	subs	r3, r3, r1
 8008984:	42ab      	cmp	r3, r5
 8008986:	dcf2      	bgt.n	800896e <_printf_i+0x212>
 8008988:	e7eb      	b.n	8008962 <_printf_i+0x206>
 800898a:	2500      	movs	r5, #0
 800898c:	f104 0619 	add.w	r6, r4, #25
 8008990:	e7f5      	b.n	800897e <_printf_i+0x222>
 8008992:	bf00      	nop
 8008994:	0800aae6 	.word	0x0800aae6
 8008998:	0800aaf7 	.word	0x0800aaf7

0800899c <std>:
 800899c:	2300      	movs	r3, #0
 800899e:	b510      	push	{r4, lr}
 80089a0:	4604      	mov	r4, r0
 80089a2:	e9c0 3300 	strd	r3, r3, [r0]
 80089a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80089aa:	6083      	str	r3, [r0, #8]
 80089ac:	8181      	strh	r1, [r0, #12]
 80089ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80089b0:	81c2      	strh	r2, [r0, #14]
 80089b2:	6183      	str	r3, [r0, #24]
 80089b4:	4619      	mov	r1, r3
 80089b6:	2208      	movs	r2, #8
 80089b8:	305c      	adds	r0, #92	@ 0x5c
 80089ba:	f000 f8c3 	bl	8008b44 <memset>
 80089be:	4b0d      	ldr	r3, [pc, #52]	@ (80089f4 <std+0x58>)
 80089c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80089c2:	4b0d      	ldr	r3, [pc, #52]	@ (80089f8 <std+0x5c>)
 80089c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80089c6:	4b0d      	ldr	r3, [pc, #52]	@ (80089fc <std+0x60>)
 80089c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80089ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008a00 <std+0x64>)
 80089cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80089ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008a04 <std+0x68>)
 80089d0:	6224      	str	r4, [r4, #32]
 80089d2:	429c      	cmp	r4, r3
 80089d4:	d006      	beq.n	80089e4 <std+0x48>
 80089d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80089da:	4294      	cmp	r4, r2
 80089dc:	d002      	beq.n	80089e4 <std+0x48>
 80089de:	33d0      	adds	r3, #208	@ 0xd0
 80089e0:	429c      	cmp	r4, r3
 80089e2:	d105      	bne.n	80089f0 <std+0x54>
 80089e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80089e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089ec:	f000 b8e0 	b.w	8008bb0 <__retarget_lock_init_recursive>
 80089f0:	bd10      	pop	{r4, pc}
 80089f2:	bf00      	nop
 80089f4:	0800a4bd 	.word	0x0800a4bd
 80089f8:	0800a4df 	.word	0x0800a4df
 80089fc:	0800a517 	.word	0x0800a517
 8008a00:	0800a53b 	.word	0x0800a53b
 8008a04:	20000484 	.word	0x20000484

08008a08 <stdio_exit_handler>:
 8008a08:	4a02      	ldr	r2, [pc, #8]	@ (8008a14 <stdio_exit_handler+0xc>)
 8008a0a:	4903      	ldr	r1, [pc, #12]	@ (8008a18 <stdio_exit_handler+0x10>)
 8008a0c:	4803      	ldr	r0, [pc, #12]	@ (8008a1c <stdio_exit_handler+0x14>)
 8008a0e:	f000 b869 	b.w	8008ae4 <_fwalk_sglue>
 8008a12:	bf00      	nop
 8008a14:	20000040 	.word	0x20000040
 8008a18:	08009d51 	.word	0x08009d51
 8008a1c:	20000050 	.word	0x20000050

08008a20 <cleanup_stdio>:
 8008a20:	6841      	ldr	r1, [r0, #4]
 8008a22:	4b0c      	ldr	r3, [pc, #48]	@ (8008a54 <cleanup_stdio+0x34>)
 8008a24:	4299      	cmp	r1, r3
 8008a26:	b510      	push	{r4, lr}
 8008a28:	4604      	mov	r4, r0
 8008a2a:	d001      	beq.n	8008a30 <cleanup_stdio+0x10>
 8008a2c:	f001 f990 	bl	8009d50 <_fflush_r>
 8008a30:	68a1      	ldr	r1, [r4, #8]
 8008a32:	4b09      	ldr	r3, [pc, #36]	@ (8008a58 <cleanup_stdio+0x38>)
 8008a34:	4299      	cmp	r1, r3
 8008a36:	d002      	beq.n	8008a3e <cleanup_stdio+0x1e>
 8008a38:	4620      	mov	r0, r4
 8008a3a:	f001 f989 	bl	8009d50 <_fflush_r>
 8008a3e:	68e1      	ldr	r1, [r4, #12]
 8008a40:	4b06      	ldr	r3, [pc, #24]	@ (8008a5c <cleanup_stdio+0x3c>)
 8008a42:	4299      	cmp	r1, r3
 8008a44:	d004      	beq.n	8008a50 <cleanup_stdio+0x30>
 8008a46:	4620      	mov	r0, r4
 8008a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a4c:	f001 b980 	b.w	8009d50 <_fflush_r>
 8008a50:	bd10      	pop	{r4, pc}
 8008a52:	bf00      	nop
 8008a54:	20000484 	.word	0x20000484
 8008a58:	200004ec 	.word	0x200004ec
 8008a5c:	20000554 	.word	0x20000554

08008a60 <global_stdio_init.part.0>:
 8008a60:	b510      	push	{r4, lr}
 8008a62:	4b0b      	ldr	r3, [pc, #44]	@ (8008a90 <global_stdio_init.part.0+0x30>)
 8008a64:	4c0b      	ldr	r4, [pc, #44]	@ (8008a94 <global_stdio_init.part.0+0x34>)
 8008a66:	4a0c      	ldr	r2, [pc, #48]	@ (8008a98 <global_stdio_init.part.0+0x38>)
 8008a68:	601a      	str	r2, [r3, #0]
 8008a6a:	4620      	mov	r0, r4
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	2104      	movs	r1, #4
 8008a70:	f7ff ff94 	bl	800899c <std>
 8008a74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008a78:	2201      	movs	r2, #1
 8008a7a:	2109      	movs	r1, #9
 8008a7c:	f7ff ff8e 	bl	800899c <std>
 8008a80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008a84:	2202      	movs	r2, #2
 8008a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a8a:	2112      	movs	r1, #18
 8008a8c:	f7ff bf86 	b.w	800899c <std>
 8008a90:	200005bc 	.word	0x200005bc
 8008a94:	20000484 	.word	0x20000484
 8008a98:	08008a09 	.word	0x08008a09

08008a9c <__sfp_lock_acquire>:
 8008a9c:	4801      	ldr	r0, [pc, #4]	@ (8008aa4 <__sfp_lock_acquire+0x8>)
 8008a9e:	f000 b888 	b.w	8008bb2 <__retarget_lock_acquire_recursive>
 8008aa2:	bf00      	nop
 8008aa4:	200005c1 	.word	0x200005c1

08008aa8 <__sfp_lock_release>:
 8008aa8:	4801      	ldr	r0, [pc, #4]	@ (8008ab0 <__sfp_lock_release+0x8>)
 8008aaa:	f000 b883 	b.w	8008bb4 <__retarget_lock_release_recursive>
 8008aae:	bf00      	nop
 8008ab0:	200005c1 	.word	0x200005c1

08008ab4 <__sinit>:
 8008ab4:	b510      	push	{r4, lr}
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	f7ff fff0 	bl	8008a9c <__sfp_lock_acquire>
 8008abc:	6a23      	ldr	r3, [r4, #32]
 8008abe:	b11b      	cbz	r3, 8008ac8 <__sinit+0x14>
 8008ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ac4:	f7ff bff0 	b.w	8008aa8 <__sfp_lock_release>
 8008ac8:	4b04      	ldr	r3, [pc, #16]	@ (8008adc <__sinit+0x28>)
 8008aca:	6223      	str	r3, [r4, #32]
 8008acc:	4b04      	ldr	r3, [pc, #16]	@ (8008ae0 <__sinit+0x2c>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d1f5      	bne.n	8008ac0 <__sinit+0xc>
 8008ad4:	f7ff ffc4 	bl	8008a60 <global_stdio_init.part.0>
 8008ad8:	e7f2      	b.n	8008ac0 <__sinit+0xc>
 8008ada:	bf00      	nop
 8008adc:	08008a21 	.word	0x08008a21
 8008ae0:	200005bc 	.word	0x200005bc

08008ae4 <_fwalk_sglue>:
 8008ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ae8:	4607      	mov	r7, r0
 8008aea:	4688      	mov	r8, r1
 8008aec:	4614      	mov	r4, r2
 8008aee:	2600      	movs	r6, #0
 8008af0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008af4:	f1b9 0901 	subs.w	r9, r9, #1
 8008af8:	d505      	bpl.n	8008b06 <_fwalk_sglue+0x22>
 8008afa:	6824      	ldr	r4, [r4, #0]
 8008afc:	2c00      	cmp	r4, #0
 8008afe:	d1f7      	bne.n	8008af0 <_fwalk_sglue+0xc>
 8008b00:	4630      	mov	r0, r6
 8008b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b06:	89ab      	ldrh	r3, [r5, #12]
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d907      	bls.n	8008b1c <_fwalk_sglue+0x38>
 8008b0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b10:	3301      	adds	r3, #1
 8008b12:	d003      	beq.n	8008b1c <_fwalk_sglue+0x38>
 8008b14:	4629      	mov	r1, r5
 8008b16:	4638      	mov	r0, r7
 8008b18:	47c0      	blx	r8
 8008b1a:	4306      	orrs	r6, r0
 8008b1c:	3568      	adds	r5, #104	@ 0x68
 8008b1e:	e7e9      	b.n	8008af4 <_fwalk_sglue+0x10>

08008b20 <iprintf>:
 8008b20:	b40f      	push	{r0, r1, r2, r3}
 8008b22:	b507      	push	{r0, r1, r2, lr}
 8008b24:	4906      	ldr	r1, [pc, #24]	@ (8008b40 <iprintf+0x20>)
 8008b26:	ab04      	add	r3, sp, #16
 8008b28:	6808      	ldr	r0, [r1, #0]
 8008b2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b2e:	6881      	ldr	r1, [r0, #8]
 8008b30:	9301      	str	r3, [sp, #4]
 8008b32:	f000 fec7 	bl	80098c4 <_vfiprintf_r>
 8008b36:	b003      	add	sp, #12
 8008b38:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b3c:	b004      	add	sp, #16
 8008b3e:	4770      	bx	lr
 8008b40:	2000004c 	.word	0x2000004c

08008b44 <memset>:
 8008b44:	4402      	add	r2, r0
 8008b46:	4603      	mov	r3, r0
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d100      	bne.n	8008b4e <memset+0xa>
 8008b4c:	4770      	bx	lr
 8008b4e:	f803 1b01 	strb.w	r1, [r3], #1
 8008b52:	e7f9      	b.n	8008b48 <memset+0x4>

08008b54 <_localeconv_r>:
 8008b54:	4800      	ldr	r0, [pc, #0]	@ (8008b58 <_localeconv_r+0x4>)
 8008b56:	4770      	bx	lr
 8008b58:	2000018c 	.word	0x2000018c

08008b5c <__errno>:
 8008b5c:	4b01      	ldr	r3, [pc, #4]	@ (8008b64 <__errno+0x8>)
 8008b5e:	6818      	ldr	r0, [r3, #0]
 8008b60:	4770      	bx	lr
 8008b62:	bf00      	nop
 8008b64:	2000004c 	.word	0x2000004c

08008b68 <__libc_init_array>:
 8008b68:	b570      	push	{r4, r5, r6, lr}
 8008b6a:	4d0d      	ldr	r5, [pc, #52]	@ (8008ba0 <__libc_init_array+0x38>)
 8008b6c:	4c0d      	ldr	r4, [pc, #52]	@ (8008ba4 <__libc_init_array+0x3c>)
 8008b6e:	1b64      	subs	r4, r4, r5
 8008b70:	10a4      	asrs	r4, r4, #2
 8008b72:	2600      	movs	r6, #0
 8008b74:	42a6      	cmp	r6, r4
 8008b76:	d109      	bne.n	8008b8c <__libc_init_array+0x24>
 8008b78:	4d0b      	ldr	r5, [pc, #44]	@ (8008ba8 <__libc_init_array+0x40>)
 8008b7a:	4c0c      	ldr	r4, [pc, #48]	@ (8008bac <__libc_init_array+0x44>)
 8008b7c:	f001 ff48 	bl	800aa10 <_init>
 8008b80:	1b64      	subs	r4, r4, r5
 8008b82:	10a4      	asrs	r4, r4, #2
 8008b84:	2600      	movs	r6, #0
 8008b86:	42a6      	cmp	r6, r4
 8008b88:	d105      	bne.n	8008b96 <__libc_init_array+0x2e>
 8008b8a:	bd70      	pop	{r4, r5, r6, pc}
 8008b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b90:	4798      	blx	r3
 8008b92:	3601      	adds	r6, #1
 8008b94:	e7ee      	b.n	8008b74 <__libc_init_array+0xc>
 8008b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b9a:	4798      	blx	r3
 8008b9c:	3601      	adds	r6, #1
 8008b9e:	e7f2      	b.n	8008b86 <__libc_init_array+0x1e>
 8008ba0:	0800ae50 	.word	0x0800ae50
 8008ba4:	0800ae50 	.word	0x0800ae50
 8008ba8:	0800ae50 	.word	0x0800ae50
 8008bac:	0800ae54 	.word	0x0800ae54

08008bb0 <__retarget_lock_init_recursive>:
 8008bb0:	4770      	bx	lr

08008bb2 <__retarget_lock_acquire_recursive>:
 8008bb2:	4770      	bx	lr

08008bb4 <__retarget_lock_release_recursive>:
 8008bb4:	4770      	bx	lr

08008bb6 <memcpy>:
 8008bb6:	440a      	add	r2, r1
 8008bb8:	4291      	cmp	r1, r2
 8008bba:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008bbe:	d100      	bne.n	8008bc2 <memcpy+0xc>
 8008bc0:	4770      	bx	lr
 8008bc2:	b510      	push	{r4, lr}
 8008bc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bcc:	4291      	cmp	r1, r2
 8008bce:	d1f9      	bne.n	8008bc4 <memcpy+0xe>
 8008bd0:	bd10      	pop	{r4, pc}

08008bd2 <quorem>:
 8008bd2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bd6:	6903      	ldr	r3, [r0, #16]
 8008bd8:	690c      	ldr	r4, [r1, #16]
 8008bda:	42a3      	cmp	r3, r4
 8008bdc:	4607      	mov	r7, r0
 8008bde:	db7e      	blt.n	8008cde <quorem+0x10c>
 8008be0:	3c01      	subs	r4, #1
 8008be2:	f101 0814 	add.w	r8, r1, #20
 8008be6:	00a3      	lsls	r3, r4, #2
 8008be8:	f100 0514 	add.w	r5, r0, #20
 8008bec:	9300      	str	r3, [sp, #0]
 8008bee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008bf2:	9301      	str	r3, [sp, #4]
 8008bf4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008bf8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008bfc:	3301      	adds	r3, #1
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c04:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c08:	d32e      	bcc.n	8008c68 <quorem+0x96>
 8008c0a:	f04f 0a00 	mov.w	sl, #0
 8008c0e:	46c4      	mov	ip, r8
 8008c10:	46ae      	mov	lr, r5
 8008c12:	46d3      	mov	fp, sl
 8008c14:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008c18:	b298      	uxth	r0, r3
 8008c1a:	fb06 a000 	mla	r0, r6, r0, sl
 8008c1e:	0c02      	lsrs	r2, r0, #16
 8008c20:	0c1b      	lsrs	r3, r3, #16
 8008c22:	fb06 2303 	mla	r3, r6, r3, r2
 8008c26:	f8de 2000 	ldr.w	r2, [lr]
 8008c2a:	b280      	uxth	r0, r0
 8008c2c:	b292      	uxth	r2, r2
 8008c2e:	1a12      	subs	r2, r2, r0
 8008c30:	445a      	add	r2, fp
 8008c32:	f8de 0000 	ldr.w	r0, [lr]
 8008c36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008c40:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008c44:	b292      	uxth	r2, r2
 8008c46:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008c4a:	45e1      	cmp	r9, ip
 8008c4c:	f84e 2b04 	str.w	r2, [lr], #4
 8008c50:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008c54:	d2de      	bcs.n	8008c14 <quorem+0x42>
 8008c56:	9b00      	ldr	r3, [sp, #0]
 8008c58:	58eb      	ldr	r3, [r5, r3]
 8008c5a:	b92b      	cbnz	r3, 8008c68 <quorem+0x96>
 8008c5c:	9b01      	ldr	r3, [sp, #4]
 8008c5e:	3b04      	subs	r3, #4
 8008c60:	429d      	cmp	r5, r3
 8008c62:	461a      	mov	r2, r3
 8008c64:	d32f      	bcc.n	8008cc6 <quorem+0xf4>
 8008c66:	613c      	str	r4, [r7, #16]
 8008c68:	4638      	mov	r0, r7
 8008c6a:	f001 fb1f 	bl	800a2ac <__mcmp>
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	db25      	blt.n	8008cbe <quorem+0xec>
 8008c72:	4629      	mov	r1, r5
 8008c74:	2000      	movs	r0, #0
 8008c76:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c7a:	f8d1 c000 	ldr.w	ip, [r1]
 8008c7e:	fa1f fe82 	uxth.w	lr, r2
 8008c82:	fa1f f38c 	uxth.w	r3, ip
 8008c86:	eba3 030e 	sub.w	r3, r3, lr
 8008c8a:	4403      	add	r3, r0
 8008c8c:	0c12      	lsrs	r2, r2, #16
 8008c8e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008c92:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c9c:	45c1      	cmp	r9, r8
 8008c9e:	f841 3b04 	str.w	r3, [r1], #4
 8008ca2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008ca6:	d2e6      	bcs.n	8008c76 <quorem+0xa4>
 8008ca8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008cb0:	b922      	cbnz	r2, 8008cbc <quorem+0xea>
 8008cb2:	3b04      	subs	r3, #4
 8008cb4:	429d      	cmp	r5, r3
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	d30b      	bcc.n	8008cd2 <quorem+0x100>
 8008cba:	613c      	str	r4, [r7, #16]
 8008cbc:	3601      	adds	r6, #1
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	b003      	add	sp, #12
 8008cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc6:	6812      	ldr	r2, [r2, #0]
 8008cc8:	3b04      	subs	r3, #4
 8008cca:	2a00      	cmp	r2, #0
 8008ccc:	d1cb      	bne.n	8008c66 <quorem+0x94>
 8008cce:	3c01      	subs	r4, #1
 8008cd0:	e7c6      	b.n	8008c60 <quorem+0x8e>
 8008cd2:	6812      	ldr	r2, [r2, #0]
 8008cd4:	3b04      	subs	r3, #4
 8008cd6:	2a00      	cmp	r2, #0
 8008cd8:	d1ef      	bne.n	8008cba <quorem+0xe8>
 8008cda:	3c01      	subs	r4, #1
 8008cdc:	e7ea      	b.n	8008cb4 <quorem+0xe2>
 8008cde:	2000      	movs	r0, #0
 8008ce0:	e7ee      	b.n	8008cc0 <quorem+0xee>
 8008ce2:	0000      	movs	r0, r0
 8008ce4:	0000      	movs	r0, r0
	...

08008ce8 <_dtoa_r>:
 8008ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cec:	69c7      	ldr	r7, [r0, #28]
 8008cee:	b099      	sub	sp, #100	@ 0x64
 8008cf0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008cf4:	ec55 4b10 	vmov	r4, r5, d0
 8008cf8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008cfa:	9109      	str	r1, [sp, #36]	@ 0x24
 8008cfc:	4683      	mov	fp, r0
 8008cfe:	920e      	str	r2, [sp, #56]	@ 0x38
 8008d00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008d02:	b97f      	cbnz	r7, 8008d24 <_dtoa_r+0x3c>
 8008d04:	2010      	movs	r0, #16
 8008d06:	f000 fef5 	bl	8009af4 <malloc>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008d10:	b920      	cbnz	r0, 8008d1c <_dtoa_r+0x34>
 8008d12:	4ba7      	ldr	r3, [pc, #668]	@ (8008fb0 <_dtoa_r+0x2c8>)
 8008d14:	21ef      	movs	r1, #239	@ 0xef
 8008d16:	48a7      	ldr	r0, [pc, #668]	@ (8008fb4 <_dtoa_r+0x2cc>)
 8008d18:	f001 fd82 	bl	800a820 <__assert_func>
 8008d1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008d20:	6007      	str	r7, [r0, #0]
 8008d22:	60c7      	str	r7, [r0, #12]
 8008d24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008d28:	6819      	ldr	r1, [r3, #0]
 8008d2a:	b159      	cbz	r1, 8008d44 <_dtoa_r+0x5c>
 8008d2c:	685a      	ldr	r2, [r3, #4]
 8008d2e:	604a      	str	r2, [r1, #4]
 8008d30:	2301      	movs	r3, #1
 8008d32:	4093      	lsls	r3, r2
 8008d34:	608b      	str	r3, [r1, #8]
 8008d36:	4658      	mov	r0, fp
 8008d38:	f001 f87e 	bl	8009e38 <_Bfree>
 8008d3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008d40:	2200      	movs	r2, #0
 8008d42:	601a      	str	r2, [r3, #0]
 8008d44:	1e2b      	subs	r3, r5, #0
 8008d46:	bfb9      	ittee	lt
 8008d48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008d4c:	9303      	strlt	r3, [sp, #12]
 8008d4e:	2300      	movge	r3, #0
 8008d50:	6033      	strge	r3, [r6, #0]
 8008d52:	9f03      	ldr	r7, [sp, #12]
 8008d54:	4b98      	ldr	r3, [pc, #608]	@ (8008fb8 <_dtoa_r+0x2d0>)
 8008d56:	bfbc      	itt	lt
 8008d58:	2201      	movlt	r2, #1
 8008d5a:	6032      	strlt	r2, [r6, #0]
 8008d5c:	43bb      	bics	r3, r7
 8008d5e:	d112      	bne.n	8008d86 <_dtoa_r+0x9e>
 8008d60:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008d62:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008d66:	6013      	str	r3, [r2, #0]
 8008d68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008d6c:	4323      	orrs	r3, r4
 8008d6e:	f000 854d 	beq.w	800980c <_dtoa_r+0xb24>
 8008d72:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d74:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008fcc <_dtoa_r+0x2e4>
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	f000 854f 	beq.w	800981c <_dtoa_r+0xb34>
 8008d7e:	f10a 0303 	add.w	r3, sl, #3
 8008d82:	f000 bd49 	b.w	8009818 <_dtoa_r+0xb30>
 8008d86:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	ec51 0b17 	vmov	r0, r1, d7
 8008d90:	2300      	movs	r3, #0
 8008d92:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008d96:	f7f7 feaf 	bl	8000af8 <__aeabi_dcmpeq>
 8008d9a:	4680      	mov	r8, r0
 8008d9c:	b158      	cbz	r0, 8008db6 <_dtoa_r+0xce>
 8008d9e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008da0:	2301      	movs	r3, #1
 8008da2:	6013      	str	r3, [r2, #0]
 8008da4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008da6:	b113      	cbz	r3, 8008dae <_dtoa_r+0xc6>
 8008da8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008daa:	4b84      	ldr	r3, [pc, #528]	@ (8008fbc <_dtoa_r+0x2d4>)
 8008dac:	6013      	str	r3, [r2, #0]
 8008dae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008fd0 <_dtoa_r+0x2e8>
 8008db2:	f000 bd33 	b.w	800981c <_dtoa_r+0xb34>
 8008db6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008dba:	aa16      	add	r2, sp, #88	@ 0x58
 8008dbc:	a917      	add	r1, sp, #92	@ 0x5c
 8008dbe:	4658      	mov	r0, fp
 8008dc0:	f001 fb24 	bl	800a40c <__d2b>
 8008dc4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008dc8:	4681      	mov	r9, r0
 8008dca:	2e00      	cmp	r6, #0
 8008dcc:	d077      	beq.n	8008ebe <_dtoa_r+0x1d6>
 8008dce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008dd0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008dd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008dd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ddc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008de0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008de4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008de8:	4619      	mov	r1, r3
 8008dea:	2200      	movs	r2, #0
 8008dec:	4b74      	ldr	r3, [pc, #464]	@ (8008fc0 <_dtoa_r+0x2d8>)
 8008dee:	f7f7 fa63 	bl	80002b8 <__aeabi_dsub>
 8008df2:	a369      	add	r3, pc, #420	@ (adr r3, 8008f98 <_dtoa_r+0x2b0>)
 8008df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df8:	f7f7 fc16 	bl	8000628 <__aeabi_dmul>
 8008dfc:	a368      	add	r3, pc, #416	@ (adr r3, 8008fa0 <_dtoa_r+0x2b8>)
 8008dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e02:	f7f7 fa5b 	bl	80002bc <__adddf3>
 8008e06:	4604      	mov	r4, r0
 8008e08:	4630      	mov	r0, r6
 8008e0a:	460d      	mov	r5, r1
 8008e0c:	f7f7 fba2 	bl	8000554 <__aeabi_i2d>
 8008e10:	a365      	add	r3, pc, #404	@ (adr r3, 8008fa8 <_dtoa_r+0x2c0>)
 8008e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e16:	f7f7 fc07 	bl	8000628 <__aeabi_dmul>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	460b      	mov	r3, r1
 8008e1e:	4620      	mov	r0, r4
 8008e20:	4629      	mov	r1, r5
 8008e22:	f7f7 fa4b 	bl	80002bc <__adddf3>
 8008e26:	4604      	mov	r4, r0
 8008e28:	460d      	mov	r5, r1
 8008e2a:	f7f7 fead 	bl	8000b88 <__aeabi_d2iz>
 8008e2e:	2200      	movs	r2, #0
 8008e30:	4607      	mov	r7, r0
 8008e32:	2300      	movs	r3, #0
 8008e34:	4620      	mov	r0, r4
 8008e36:	4629      	mov	r1, r5
 8008e38:	f7f7 fe68 	bl	8000b0c <__aeabi_dcmplt>
 8008e3c:	b140      	cbz	r0, 8008e50 <_dtoa_r+0x168>
 8008e3e:	4638      	mov	r0, r7
 8008e40:	f7f7 fb88 	bl	8000554 <__aeabi_i2d>
 8008e44:	4622      	mov	r2, r4
 8008e46:	462b      	mov	r3, r5
 8008e48:	f7f7 fe56 	bl	8000af8 <__aeabi_dcmpeq>
 8008e4c:	b900      	cbnz	r0, 8008e50 <_dtoa_r+0x168>
 8008e4e:	3f01      	subs	r7, #1
 8008e50:	2f16      	cmp	r7, #22
 8008e52:	d851      	bhi.n	8008ef8 <_dtoa_r+0x210>
 8008e54:	4b5b      	ldr	r3, [pc, #364]	@ (8008fc4 <_dtoa_r+0x2dc>)
 8008e56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e62:	f7f7 fe53 	bl	8000b0c <__aeabi_dcmplt>
 8008e66:	2800      	cmp	r0, #0
 8008e68:	d048      	beq.n	8008efc <_dtoa_r+0x214>
 8008e6a:	3f01      	subs	r7, #1
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008e70:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008e72:	1b9b      	subs	r3, r3, r6
 8008e74:	1e5a      	subs	r2, r3, #1
 8008e76:	bf44      	itt	mi
 8008e78:	f1c3 0801 	rsbmi	r8, r3, #1
 8008e7c:	2300      	movmi	r3, #0
 8008e7e:	9208      	str	r2, [sp, #32]
 8008e80:	bf54      	ite	pl
 8008e82:	f04f 0800 	movpl.w	r8, #0
 8008e86:	9308      	strmi	r3, [sp, #32]
 8008e88:	2f00      	cmp	r7, #0
 8008e8a:	db39      	blt.n	8008f00 <_dtoa_r+0x218>
 8008e8c:	9b08      	ldr	r3, [sp, #32]
 8008e8e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008e90:	443b      	add	r3, r7
 8008e92:	9308      	str	r3, [sp, #32]
 8008e94:	2300      	movs	r3, #0
 8008e96:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e9a:	2b09      	cmp	r3, #9
 8008e9c:	d864      	bhi.n	8008f68 <_dtoa_r+0x280>
 8008e9e:	2b05      	cmp	r3, #5
 8008ea0:	bfc4      	itt	gt
 8008ea2:	3b04      	subgt	r3, #4
 8008ea4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ea8:	f1a3 0302 	sub.w	r3, r3, #2
 8008eac:	bfcc      	ite	gt
 8008eae:	2400      	movgt	r4, #0
 8008eb0:	2401      	movle	r4, #1
 8008eb2:	2b03      	cmp	r3, #3
 8008eb4:	d863      	bhi.n	8008f7e <_dtoa_r+0x296>
 8008eb6:	e8df f003 	tbb	[pc, r3]
 8008eba:	372a      	.short	0x372a
 8008ebc:	5535      	.short	0x5535
 8008ebe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008ec2:	441e      	add	r6, r3
 8008ec4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008ec8:	2b20      	cmp	r3, #32
 8008eca:	bfc1      	itttt	gt
 8008ecc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008ed0:	409f      	lslgt	r7, r3
 8008ed2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008ed6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008eda:	bfd6      	itet	le
 8008edc:	f1c3 0320 	rsble	r3, r3, #32
 8008ee0:	ea47 0003 	orrgt.w	r0, r7, r3
 8008ee4:	fa04 f003 	lslle.w	r0, r4, r3
 8008ee8:	f7f7 fb24 	bl	8000534 <__aeabi_ui2d>
 8008eec:	2201      	movs	r2, #1
 8008eee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008ef2:	3e01      	subs	r6, #1
 8008ef4:	9214      	str	r2, [sp, #80]	@ 0x50
 8008ef6:	e777      	b.n	8008de8 <_dtoa_r+0x100>
 8008ef8:	2301      	movs	r3, #1
 8008efa:	e7b8      	b.n	8008e6e <_dtoa_r+0x186>
 8008efc:	9012      	str	r0, [sp, #72]	@ 0x48
 8008efe:	e7b7      	b.n	8008e70 <_dtoa_r+0x188>
 8008f00:	427b      	negs	r3, r7
 8008f02:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f04:	2300      	movs	r3, #0
 8008f06:	eba8 0807 	sub.w	r8, r8, r7
 8008f0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f0c:	e7c4      	b.n	8008e98 <_dtoa_r+0x1b0>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	dc35      	bgt.n	8008f84 <_dtoa_r+0x29c>
 8008f18:	2301      	movs	r3, #1
 8008f1a:	9300      	str	r3, [sp, #0]
 8008f1c:	9307      	str	r3, [sp, #28]
 8008f1e:	461a      	mov	r2, r3
 8008f20:	920e      	str	r2, [sp, #56]	@ 0x38
 8008f22:	e00b      	b.n	8008f3c <_dtoa_r+0x254>
 8008f24:	2301      	movs	r3, #1
 8008f26:	e7f3      	b.n	8008f10 <_dtoa_r+0x228>
 8008f28:	2300      	movs	r3, #0
 8008f2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f2e:	18fb      	adds	r3, r7, r3
 8008f30:	9300      	str	r3, [sp, #0]
 8008f32:	3301      	adds	r3, #1
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	9307      	str	r3, [sp, #28]
 8008f38:	bfb8      	it	lt
 8008f3a:	2301      	movlt	r3, #1
 8008f3c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008f40:	2100      	movs	r1, #0
 8008f42:	2204      	movs	r2, #4
 8008f44:	f102 0514 	add.w	r5, r2, #20
 8008f48:	429d      	cmp	r5, r3
 8008f4a:	d91f      	bls.n	8008f8c <_dtoa_r+0x2a4>
 8008f4c:	6041      	str	r1, [r0, #4]
 8008f4e:	4658      	mov	r0, fp
 8008f50:	f000 ff32 	bl	8009db8 <_Balloc>
 8008f54:	4682      	mov	sl, r0
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d13c      	bne.n	8008fd4 <_dtoa_r+0x2ec>
 8008f5a:	4b1b      	ldr	r3, [pc, #108]	@ (8008fc8 <_dtoa_r+0x2e0>)
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008f62:	e6d8      	b.n	8008d16 <_dtoa_r+0x2e>
 8008f64:	2301      	movs	r3, #1
 8008f66:	e7e0      	b.n	8008f2a <_dtoa_r+0x242>
 8008f68:	2401      	movs	r4, #1
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f6e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008f70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008f74:	9300      	str	r3, [sp, #0]
 8008f76:	9307      	str	r3, [sp, #28]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	2312      	movs	r3, #18
 8008f7c:	e7d0      	b.n	8008f20 <_dtoa_r+0x238>
 8008f7e:	2301      	movs	r3, #1
 8008f80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f82:	e7f5      	b.n	8008f70 <_dtoa_r+0x288>
 8008f84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f86:	9300      	str	r3, [sp, #0]
 8008f88:	9307      	str	r3, [sp, #28]
 8008f8a:	e7d7      	b.n	8008f3c <_dtoa_r+0x254>
 8008f8c:	3101      	adds	r1, #1
 8008f8e:	0052      	lsls	r2, r2, #1
 8008f90:	e7d8      	b.n	8008f44 <_dtoa_r+0x25c>
 8008f92:	bf00      	nop
 8008f94:	f3af 8000 	nop.w
 8008f98:	636f4361 	.word	0x636f4361
 8008f9c:	3fd287a7 	.word	0x3fd287a7
 8008fa0:	8b60c8b3 	.word	0x8b60c8b3
 8008fa4:	3fc68a28 	.word	0x3fc68a28
 8008fa8:	509f79fb 	.word	0x509f79fb
 8008fac:	3fd34413 	.word	0x3fd34413
 8008fb0:	0800ab15 	.word	0x0800ab15
 8008fb4:	0800ab2c 	.word	0x0800ab2c
 8008fb8:	7ff00000 	.word	0x7ff00000
 8008fbc:	0800aae5 	.word	0x0800aae5
 8008fc0:	3ff80000 	.word	0x3ff80000
 8008fc4:	0800ac38 	.word	0x0800ac38
 8008fc8:	0800ab84 	.word	0x0800ab84
 8008fcc:	0800ab11 	.word	0x0800ab11
 8008fd0:	0800aae4 	.word	0x0800aae4
 8008fd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008fd8:	6018      	str	r0, [r3, #0]
 8008fda:	9b07      	ldr	r3, [sp, #28]
 8008fdc:	2b0e      	cmp	r3, #14
 8008fde:	f200 80a4 	bhi.w	800912a <_dtoa_r+0x442>
 8008fe2:	2c00      	cmp	r4, #0
 8008fe4:	f000 80a1 	beq.w	800912a <_dtoa_r+0x442>
 8008fe8:	2f00      	cmp	r7, #0
 8008fea:	dd33      	ble.n	8009054 <_dtoa_r+0x36c>
 8008fec:	4bad      	ldr	r3, [pc, #692]	@ (80092a4 <_dtoa_r+0x5bc>)
 8008fee:	f007 020f 	and.w	r2, r7, #15
 8008ff2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ff6:	ed93 7b00 	vldr	d7, [r3]
 8008ffa:	05f8      	lsls	r0, r7, #23
 8008ffc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009000:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009004:	d516      	bpl.n	8009034 <_dtoa_r+0x34c>
 8009006:	4ba8      	ldr	r3, [pc, #672]	@ (80092a8 <_dtoa_r+0x5c0>)
 8009008:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800900c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009010:	f7f7 fc34 	bl	800087c <__aeabi_ddiv>
 8009014:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009018:	f004 040f 	and.w	r4, r4, #15
 800901c:	2603      	movs	r6, #3
 800901e:	4da2      	ldr	r5, [pc, #648]	@ (80092a8 <_dtoa_r+0x5c0>)
 8009020:	b954      	cbnz	r4, 8009038 <_dtoa_r+0x350>
 8009022:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009026:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800902a:	f7f7 fc27 	bl	800087c <__aeabi_ddiv>
 800902e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009032:	e028      	b.n	8009086 <_dtoa_r+0x39e>
 8009034:	2602      	movs	r6, #2
 8009036:	e7f2      	b.n	800901e <_dtoa_r+0x336>
 8009038:	07e1      	lsls	r1, r4, #31
 800903a:	d508      	bpl.n	800904e <_dtoa_r+0x366>
 800903c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009040:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009044:	f7f7 faf0 	bl	8000628 <__aeabi_dmul>
 8009048:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800904c:	3601      	adds	r6, #1
 800904e:	1064      	asrs	r4, r4, #1
 8009050:	3508      	adds	r5, #8
 8009052:	e7e5      	b.n	8009020 <_dtoa_r+0x338>
 8009054:	f000 80d2 	beq.w	80091fc <_dtoa_r+0x514>
 8009058:	427c      	negs	r4, r7
 800905a:	4b92      	ldr	r3, [pc, #584]	@ (80092a4 <_dtoa_r+0x5bc>)
 800905c:	4d92      	ldr	r5, [pc, #584]	@ (80092a8 <_dtoa_r+0x5c0>)
 800905e:	f004 020f 	and.w	r2, r4, #15
 8009062:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800906e:	f7f7 fadb 	bl	8000628 <__aeabi_dmul>
 8009072:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009076:	1124      	asrs	r4, r4, #4
 8009078:	2300      	movs	r3, #0
 800907a:	2602      	movs	r6, #2
 800907c:	2c00      	cmp	r4, #0
 800907e:	f040 80b2 	bne.w	80091e6 <_dtoa_r+0x4fe>
 8009082:	2b00      	cmp	r3, #0
 8009084:	d1d3      	bne.n	800902e <_dtoa_r+0x346>
 8009086:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009088:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800908c:	2b00      	cmp	r3, #0
 800908e:	f000 80b7 	beq.w	8009200 <_dtoa_r+0x518>
 8009092:	4b86      	ldr	r3, [pc, #536]	@ (80092ac <_dtoa_r+0x5c4>)
 8009094:	2200      	movs	r2, #0
 8009096:	4620      	mov	r0, r4
 8009098:	4629      	mov	r1, r5
 800909a:	f7f7 fd37 	bl	8000b0c <__aeabi_dcmplt>
 800909e:	2800      	cmp	r0, #0
 80090a0:	f000 80ae 	beq.w	8009200 <_dtoa_r+0x518>
 80090a4:	9b07      	ldr	r3, [sp, #28]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	f000 80aa 	beq.w	8009200 <_dtoa_r+0x518>
 80090ac:	9b00      	ldr	r3, [sp, #0]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	dd37      	ble.n	8009122 <_dtoa_r+0x43a>
 80090b2:	1e7b      	subs	r3, r7, #1
 80090b4:	9304      	str	r3, [sp, #16]
 80090b6:	4620      	mov	r0, r4
 80090b8:	4b7d      	ldr	r3, [pc, #500]	@ (80092b0 <_dtoa_r+0x5c8>)
 80090ba:	2200      	movs	r2, #0
 80090bc:	4629      	mov	r1, r5
 80090be:	f7f7 fab3 	bl	8000628 <__aeabi_dmul>
 80090c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090c6:	9c00      	ldr	r4, [sp, #0]
 80090c8:	3601      	adds	r6, #1
 80090ca:	4630      	mov	r0, r6
 80090cc:	f7f7 fa42 	bl	8000554 <__aeabi_i2d>
 80090d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80090d4:	f7f7 faa8 	bl	8000628 <__aeabi_dmul>
 80090d8:	4b76      	ldr	r3, [pc, #472]	@ (80092b4 <_dtoa_r+0x5cc>)
 80090da:	2200      	movs	r2, #0
 80090dc:	f7f7 f8ee 	bl	80002bc <__adddf3>
 80090e0:	4605      	mov	r5, r0
 80090e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80090e6:	2c00      	cmp	r4, #0
 80090e8:	f040 808d 	bne.w	8009206 <_dtoa_r+0x51e>
 80090ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090f0:	4b71      	ldr	r3, [pc, #452]	@ (80092b8 <_dtoa_r+0x5d0>)
 80090f2:	2200      	movs	r2, #0
 80090f4:	f7f7 f8e0 	bl	80002b8 <__aeabi_dsub>
 80090f8:	4602      	mov	r2, r0
 80090fa:	460b      	mov	r3, r1
 80090fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009100:	462a      	mov	r2, r5
 8009102:	4633      	mov	r3, r6
 8009104:	f7f7 fd20 	bl	8000b48 <__aeabi_dcmpgt>
 8009108:	2800      	cmp	r0, #0
 800910a:	f040 828b 	bne.w	8009624 <_dtoa_r+0x93c>
 800910e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009112:	462a      	mov	r2, r5
 8009114:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009118:	f7f7 fcf8 	bl	8000b0c <__aeabi_dcmplt>
 800911c:	2800      	cmp	r0, #0
 800911e:	f040 8128 	bne.w	8009372 <_dtoa_r+0x68a>
 8009122:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009126:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800912a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800912c:	2b00      	cmp	r3, #0
 800912e:	f2c0 815a 	blt.w	80093e6 <_dtoa_r+0x6fe>
 8009132:	2f0e      	cmp	r7, #14
 8009134:	f300 8157 	bgt.w	80093e6 <_dtoa_r+0x6fe>
 8009138:	4b5a      	ldr	r3, [pc, #360]	@ (80092a4 <_dtoa_r+0x5bc>)
 800913a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800913e:	ed93 7b00 	vldr	d7, [r3]
 8009142:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009144:	2b00      	cmp	r3, #0
 8009146:	ed8d 7b00 	vstr	d7, [sp]
 800914a:	da03      	bge.n	8009154 <_dtoa_r+0x46c>
 800914c:	9b07      	ldr	r3, [sp, #28]
 800914e:	2b00      	cmp	r3, #0
 8009150:	f340 8101 	ble.w	8009356 <_dtoa_r+0x66e>
 8009154:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009158:	4656      	mov	r6, sl
 800915a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800915e:	4620      	mov	r0, r4
 8009160:	4629      	mov	r1, r5
 8009162:	f7f7 fb8b 	bl	800087c <__aeabi_ddiv>
 8009166:	f7f7 fd0f 	bl	8000b88 <__aeabi_d2iz>
 800916a:	4680      	mov	r8, r0
 800916c:	f7f7 f9f2 	bl	8000554 <__aeabi_i2d>
 8009170:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009174:	f7f7 fa58 	bl	8000628 <__aeabi_dmul>
 8009178:	4602      	mov	r2, r0
 800917a:	460b      	mov	r3, r1
 800917c:	4620      	mov	r0, r4
 800917e:	4629      	mov	r1, r5
 8009180:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009184:	f7f7 f898 	bl	80002b8 <__aeabi_dsub>
 8009188:	f806 4b01 	strb.w	r4, [r6], #1
 800918c:	9d07      	ldr	r5, [sp, #28]
 800918e:	eba6 040a 	sub.w	r4, r6, sl
 8009192:	42a5      	cmp	r5, r4
 8009194:	4602      	mov	r2, r0
 8009196:	460b      	mov	r3, r1
 8009198:	f040 8117 	bne.w	80093ca <_dtoa_r+0x6e2>
 800919c:	f7f7 f88e 	bl	80002bc <__adddf3>
 80091a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091a4:	4604      	mov	r4, r0
 80091a6:	460d      	mov	r5, r1
 80091a8:	f7f7 fcce 	bl	8000b48 <__aeabi_dcmpgt>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	f040 80f9 	bne.w	80093a4 <_dtoa_r+0x6bc>
 80091b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091b6:	4620      	mov	r0, r4
 80091b8:	4629      	mov	r1, r5
 80091ba:	f7f7 fc9d 	bl	8000af8 <__aeabi_dcmpeq>
 80091be:	b118      	cbz	r0, 80091c8 <_dtoa_r+0x4e0>
 80091c0:	f018 0f01 	tst.w	r8, #1
 80091c4:	f040 80ee 	bne.w	80093a4 <_dtoa_r+0x6bc>
 80091c8:	4649      	mov	r1, r9
 80091ca:	4658      	mov	r0, fp
 80091cc:	f000 fe34 	bl	8009e38 <_Bfree>
 80091d0:	2300      	movs	r3, #0
 80091d2:	7033      	strb	r3, [r6, #0]
 80091d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091d6:	3701      	adds	r7, #1
 80091d8:	601f      	str	r7, [r3, #0]
 80091da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80091dc:	2b00      	cmp	r3, #0
 80091de:	f000 831d 	beq.w	800981c <_dtoa_r+0xb34>
 80091e2:	601e      	str	r6, [r3, #0]
 80091e4:	e31a      	b.n	800981c <_dtoa_r+0xb34>
 80091e6:	07e2      	lsls	r2, r4, #31
 80091e8:	d505      	bpl.n	80091f6 <_dtoa_r+0x50e>
 80091ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 80091ee:	f7f7 fa1b 	bl	8000628 <__aeabi_dmul>
 80091f2:	3601      	adds	r6, #1
 80091f4:	2301      	movs	r3, #1
 80091f6:	1064      	asrs	r4, r4, #1
 80091f8:	3508      	adds	r5, #8
 80091fa:	e73f      	b.n	800907c <_dtoa_r+0x394>
 80091fc:	2602      	movs	r6, #2
 80091fe:	e742      	b.n	8009086 <_dtoa_r+0x39e>
 8009200:	9c07      	ldr	r4, [sp, #28]
 8009202:	9704      	str	r7, [sp, #16]
 8009204:	e761      	b.n	80090ca <_dtoa_r+0x3e2>
 8009206:	4b27      	ldr	r3, [pc, #156]	@ (80092a4 <_dtoa_r+0x5bc>)
 8009208:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800920a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800920e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009212:	4454      	add	r4, sl
 8009214:	2900      	cmp	r1, #0
 8009216:	d053      	beq.n	80092c0 <_dtoa_r+0x5d8>
 8009218:	4928      	ldr	r1, [pc, #160]	@ (80092bc <_dtoa_r+0x5d4>)
 800921a:	2000      	movs	r0, #0
 800921c:	f7f7 fb2e 	bl	800087c <__aeabi_ddiv>
 8009220:	4633      	mov	r3, r6
 8009222:	462a      	mov	r2, r5
 8009224:	f7f7 f848 	bl	80002b8 <__aeabi_dsub>
 8009228:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800922c:	4656      	mov	r6, sl
 800922e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009232:	f7f7 fca9 	bl	8000b88 <__aeabi_d2iz>
 8009236:	4605      	mov	r5, r0
 8009238:	f7f7 f98c 	bl	8000554 <__aeabi_i2d>
 800923c:	4602      	mov	r2, r0
 800923e:	460b      	mov	r3, r1
 8009240:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009244:	f7f7 f838 	bl	80002b8 <__aeabi_dsub>
 8009248:	3530      	adds	r5, #48	@ 0x30
 800924a:	4602      	mov	r2, r0
 800924c:	460b      	mov	r3, r1
 800924e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009252:	f806 5b01 	strb.w	r5, [r6], #1
 8009256:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800925a:	f7f7 fc57 	bl	8000b0c <__aeabi_dcmplt>
 800925e:	2800      	cmp	r0, #0
 8009260:	d171      	bne.n	8009346 <_dtoa_r+0x65e>
 8009262:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009266:	4911      	ldr	r1, [pc, #68]	@ (80092ac <_dtoa_r+0x5c4>)
 8009268:	2000      	movs	r0, #0
 800926a:	f7f7 f825 	bl	80002b8 <__aeabi_dsub>
 800926e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009272:	f7f7 fc4b 	bl	8000b0c <__aeabi_dcmplt>
 8009276:	2800      	cmp	r0, #0
 8009278:	f040 8095 	bne.w	80093a6 <_dtoa_r+0x6be>
 800927c:	42a6      	cmp	r6, r4
 800927e:	f43f af50 	beq.w	8009122 <_dtoa_r+0x43a>
 8009282:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009286:	4b0a      	ldr	r3, [pc, #40]	@ (80092b0 <_dtoa_r+0x5c8>)
 8009288:	2200      	movs	r2, #0
 800928a:	f7f7 f9cd 	bl	8000628 <__aeabi_dmul>
 800928e:	4b08      	ldr	r3, [pc, #32]	@ (80092b0 <_dtoa_r+0x5c8>)
 8009290:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009294:	2200      	movs	r2, #0
 8009296:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800929a:	f7f7 f9c5 	bl	8000628 <__aeabi_dmul>
 800929e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092a2:	e7c4      	b.n	800922e <_dtoa_r+0x546>
 80092a4:	0800ac38 	.word	0x0800ac38
 80092a8:	0800ac10 	.word	0x0800ac10
 80092ac:	3ff00000 	.word	0x3ff00000
 80092b0:	40240000 	.word	0x40240000
 80092b4:	401c0000 	.word	0x401c0000
 80092b8:	40140000 	.word	0x40140000
 80092bc:	3fe00000 	.word	0x3fe00000
 80092c0:	4631      	mov	r1, r6
 80092c2:	4628      	mov	r0, r5
 80092c4:	f7f7 f9b0 	bl	8000628 <__aeabi_dmul>
 80092c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80092cc:	9415      	str	r4, [sp, #84]	@ 0x54
 80092ce:	4656      	mov	r6, sl
 80092d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092d4:	f7f7 fc58 	bl	8000b88 <__aeabi_d2iz>
 80092d8:	4605      	mov	r5, r0
 80092da:	f7f7 f93b 	bl	8000554 <__aeabi_i2d>
 80092de:	4602      	mov	r2, r0
 80092e0:	460b      	mov	r3, r1
 80092e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092e6:	f7f6 ffe7 	bl	80002b8 <__aeabi_dsub>
 80092ea:	3530      	adds	r5, #48	@ 0x30
 80092ec:	f806 5b01 	strb.w	r5, [r6], #1
 80092f0:	4602      	mov	r2, r0
 80092f2:	460b      	mov	r3, r1
 80092f4:	42a6      	cmp	r6, r4
 80092f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80092fa:	f04f 0200 	mov.w	r2, #0
 80092fe:	d124      	bne.n	800934a <_dtoa_r+0x662>
 8009300:	4bac      	ldr	r3, [pc, #688]	@ (80095b4 <_dtoa_r+0x8cc>)
 8009302:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009306:	f7f6 ffd9 	bl	80002bc <__adddf3>
 800930a:	4602      	mov	r2, r0
 800930c:	460b      	mov	r3, r1
 800930e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009312:	f7f7 fc19 	bl	8000b48 <__aeabi_dcmpgt>
 8009316:	2800      	cmp	r0, #0
 8009318:	d145      	bne.n	80093a6 <_dtoa_r+0x6be>
 800931a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800931e:	49a5      	ldr	r1, [pc, #660]	@ (80095b4 <_dtoa_r+0x8cc>)
 8009320:	2000      	movs	r0, #0
 8009322:	f7f6 ffc9 	bl	80002b8 <__aeabi_dsub>
 8009326:	4602      	mov	r2, r0
 8009328:	460b      	mov	r3, r1
 800932a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800932e:	f7f7 fbed 	bl	8000b0c <__aeabi_dcmplt>
 8009332:	2800      	cmp	r0, #0
 8009334:	f43f aef5 	beq.w	8009122 <_dtoa_r+0x43a>
 8009338:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800933a:	1e73      	subs	r3, r6, #1
 800933c:	9315      	str	r3, [sp, #84]	@ 0x54
 800933e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009342:	2b30      	cmp	r3, #48	@ 0x30
 8009344:	d0f8      	beq.n	8009338 <_dtoa_r+0x650>
 8009346:	9f04      	ldr	r7, [sp, #16]
 8009348:	e73e      	b.n	80091c8 <_dtoa_r+0x4e0>
 800934a:	4b9b      	ldr	r3, [pc, #620]	@ (80095b8 <_dtoa_r+0x8d0>)
 800934c:	f7f7 f96c 	bl	8000628 <__aeabi_dmul>
 8009350:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009354:	e7bc      	b.n	80092d0 <_dtoa_r+0x5e8>
 8009356:	d10c      	bne.n	8009372 <_dtoa_r+0x68a>
 8009358:	4b98      	ldr	r3, [pc, #608]	@ (80095bc <_dtoa_r+0x8d4>)
 800935a:	2200      	movs	r2, #0
 800935c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009360:	f7f7 f962 	bl	8000628 <__aeabi_dmul>
 8009364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009368:	f7f7 fbe4 	bl	8000b34 <__aeabi_dcmpge>
 800936c:	2800      	cmp	r0, #0
 800936e:	f000 8157 	beq.w	8009620 <_dtoa_r+0x938>
 8009372:	2400      	movs	r4, #0
 8009374:	4625      	mov	r5, r4
 8009376:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009378:	43db      	mvns	r3, r3
 800937a:	9304      	str	r3, [sp, #16]
 800937c:	4656      	mov	r6, sl
 800937e:	2700      	movs	r7, #0
 8009380:	4621      	mov	r1, r4
 8009382:	4658      	mov	r0, fp
 8009384:	f000 fd58 	bl	8009e38 <_Bfree>
 8009388:	2d00      	cmp	r5, #0
 800938a:	d0dc      	beq.n	8009346 <_dtoa_r+0x65e>
 800938c:	b12f      	cbz	r7, 800939a <_dtoa_r+0x6b2>
 800938e:	42af      	cmp	r7, r5
 8009390:	d003      	beq.n	800939a <_dtoa_r+0x6b2>
 8009392:	4639      	mov	r1, r7
 8009394:	4658      	mov	r0, fp
 8009396:	f000 fd4f 	bl	8009e38 <_Bfree>
 800939a:	4629      	mov	r1, r5
 800939c:	4658      	mov	r0, fp
 800939e:	f000 fd4b 	bl	8009e38 <_Bfree>
 80093a2:	e7d0      	b.n	8009346 <_dtoa_r+0x65e>
 80093a4:	9704      	str	r7, [sp, #16]
 80093a6:	4633      	mov	r3, r6
 80093a8:	461e      	mov	r6, r3
 80093aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093ae:	2a39      	cmp	r2, #57	@ 0x39
 80093b0:	d107      	bne.n	80093c2 <_dtoa_r+0x6da>
 80093b2:	459a      	cmp	sl, r3
 80093b4:	d1f8      	bne.n	80093a8 <_dtoa_r+0x6c0>
 80093b6:	9a04      	ldr	r2, [sp, #16]
 80093b8:	3201      	adds	r2, #1
 80093ba:	9204      	str	r2, [sp, #16]
 80093bc:	2230      	movs	r2, #48	@ 0x30
 80093be:	f88a 2000 	strb.w	r2, [sl]
 80093c2:	781a      	ldrb	r2, [r3, #0]
 80093c4:	3201      	adds	r2, #1
 80093c6:	701a      	strb	r2, [r3, #0]
 80093c8:	e7bd      	b.n	8009346 <_dtoa_r+0x65e>
 80093ca:	4b7b      	ldr	r3, [pc, #492]	@ (80095b8 <_dtoa_r+0x8d0>)
 80093cc:	2200      	movs	r2, #0
 80093ce:	f7f7 f92b 	bl	8000628 <__aeabi_dmul>
 80093d2:	2200      	movs	r2, #0
 80093d4:	2300      	movs	r3, #0
 80093d6:	4604      	mov	r4, r0
 80093d8:	460d      	mov	r5, r1
 80093da:	f7f7 fb8d 	bl	8000af8 <__aeabi_dcmpeq>
 80093de:	2800      	cmp	r0, #0
 80093e0:	f43f aebb 	beq.w	800915a <_dtoa_r+0x472>
 80093e4:	e6f0      	b.n	80091c8 <_dtoa_r+0x4e0>
 80093e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80093e8:	2a00      	cmp	r2, #0
 80093ea:	f000 80db 	beq.w	80095a4 <_dtoa_r+0x8bc>
 80093ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093f0:	2a01      	cmp	r2, #1
 80093f2:	f300 80bf 	bgt.w	8009574 <_dtoa_r+0x88c>
 80093f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80093f8:	2a00      	cmp	r2, #0
 80093fa:	f000 80b7 	beq.w	800956c <_dtoa_r+0x884>
 80093fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009402:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009404:	4646      	mov	r6, r8
 8009406:	9a08      	ldr	r2, [sp, #32]
 8009408:	2101      	movs	r1, #1
 800940a:	441a      	add	r2, r3
 800940c:	4658      	mov	r0, fp
 800940e:	4498      	add	r8, r3
 8009410:	9208      	str	r2, [sp, #32]
 8009412:	f000 fdc5 	bl	8009fa0 <__i2b>
 8009416:	4605      	mov	r5, r0
 8009418:	b15e      	cbz	r6, 8009432 <_dtoa_r+0x74a>
 800941a:	9b08      	ldr	r3, [sp, #32]
 800941c:	2b00      	cmp	r3, #0
 800941e:	dd08      	ble.n	8009432 <_dtoa_r+0x74a>
 8009420:	42b3      	cmp	r3, r6
 8009422:	9a08      	ldr	r2, [sp, #32]
 8009424:	bfa8      	it	ge
 8009426:	4633      	movge	r3, r6
 8009428:	eba8 0803 	sub.w	r8, r8, r3
 800942c:	1af6      	subs	r6, r6, r3
 800942e:	1ad3      	subs	r3, r2, r3
 8009430:	9308      	str	r3, [sp, #32]
 8009432:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009434:	b1f3      	cbz	r3, 8009474 <_dtoa_r+0x78c>
 8009436:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009438:	2b00      	cmp	r3, #0
 800943a:	f000 80b7 	beq.w	80095ac <_dtoa_r+0x8c4>
 800943e:	b18c      	cbz	r4, 8009464 <_dtoa_r+0x77c>
 8009440:	4629      	mov	r1, r5
 8009442:	4622      	mov	r2, r4
 8009444:	4658      	mov	r0, fp
 8009446:	f000 fe6b 	bl	800a120 <__pow5mult>
 800944a:	464a      	mov	r2, r9
 800944c:	4601      	mov	r1, r0
 800944e:	4605      	mov	r5, r0
 8009450:	4658      	mov	r0, fp
 8009452:	f000 fdbb 	bl	8009fcc <__multiply>
 8009456:	4649      	mov	r1, r9
 8009458:	9004      	str	r0, [sp, #16]
 800945a:	4658      	mov	r0, fp
 800945c:	f000 fcec 	bl	8009e38 <_Bfree>
 8009460:	9b04      	ldr	r3, [sp, #16]
 8009462:	4699      	mov	r9, r3
 8009464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009466:	1b1a      	subs	r2, r3, r4
 8009468:	d004      	beq.n	8009474 <_dtoa_r+0x78c>
 800946a:	4649      	mov	r1, r9
 800946c:	4658      	mov	r0, fp
 800946e:	f000 fe57 	bl	800a120 <__pow5mult>
 8009472:	4681      	mov	r9, r0
 8009474:	2101      	movs	r1, #1
 8009476:	4658      	mov	r0, fp
 8009478:	f000 fd92 	bl	8009fa0 <__i2b>
 800947c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800947e:	4604      	mov	r4, r0
 8009480:	2b00      	cmp	r3, #0
 8009482:	f000 81cf 	beq.w	8009824 <_dtoa_r+0xb3c>
 8009486:	461a      	mov	r2, r3
 8009488:	4601      	mov	r1, r0
 800948a:	4658      	mov	r0, fp
 800948c:	f000 fe48 	bl	800a120 <__pow5mult>
 8009490:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009492:	2b01      	cmp	r3, #1
 8009494:	4604      	mov	r4, r0
 8009496:	f300 8095 	bgt.w	80095c4 <_dtoa_r+0x8dc>
 800949a:	9b02      	ldr	r3, [sp, #8]
 800949c:	2b00      	cmp	r3, #0
 800949e:	f040 8087 	bne.w	80095b0 <_dtoa_r+0x8c8>
 80094a2:	9b03      	ldr	r3, [sp, #12]
 80094a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	f040 8089 	bne.w	80095c0 <_dtoa_r+0x8d8>
 80094ae:	9b03      	ldr	r3, [sp, #12]
 80094b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80094b4:	0d1b      	lsrs	r3, r3, #20
 80094b6:	051b      	lsls	r3, r3, #20
 80094b8:	b12b      	cbz	r3, 80094c6 <_dtoa_r+0x7de>
 80094ba:	9b08      	ldr	r3, [sp, #32]
 80094bc:	3301      	adds	r3, #1
 80094be:	9308      	str	r3, [sp, #32]
 80094c0:	f108 0801 	add.w	r8, r8, #1
 80094c4:	2301      	movs	r3, #1
 80094c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80094c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	f000 81b0 	beq.w	8009830 <_dtoa_r+0xb48>
 80094d0:	6923      	ldr	r3, [r4, #16]
 80094d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80094d6:	6918      	ldr	r0, [r3, #16]
 80094d8:	f000 fd16 	bl	8009f08 <__hi0bits>
 80094dc:	f1c0 0020 	rsb	r0, r0, #32
 80094e0:	9b08      	ldr	r3, [sp, #32]
 80094e2:	4418      	add	r0, r3
 80094e4:	f010 001f 	ands.w	r0, r0, #31
 80094e8:	d077      	beq.n	80095da <_dtoa_r+0x8f2>
 80094ea:	f1c0 0320 	rsb	r3, r0, #32
 80094ee:	2b04      	cmp	r3, #4
 80094f0:	dd6b      	ble.n	80095ca <_dtoa_r+0x8e2>
 80094f2:	9b08      	ldr	r3, [sp, #32]
 80094f4:	f1c0 001c 	rsb	r0, r0, #28
 80094f8:	4403      	add	r3, r0
 80094fa:	4480      	add	r8, r0
 80094fc:	4406      	add	r6, r0
 80094fe:	9308      	str	r3, [sp, #32]
 8009500:	f1b8 0f00 	cmp.w	r8, #0
 8009504:	dd05      	ble.n	8009512 <_dtoa_r+0x82a>
 8009506:	4649      	mov	r1, r9
 8009508:	4642      	mov	r2, r8
 800950a:	4658      	mov	r0, fp
 800950c:	f000 fe62 	bl	800a1d4 <__lshift>
 8009510:	4681      	mov	r9, r0
 8009512:	9b08      	ldr	r3, [sp, #32]
 8009514:	2b00      	cmp	r3, #0
 8009516:	dd05      	ble.n	8009524 <_dtoa_r+0x83c>
 8009518:	4621      	mov	r1, r4
 800951a:	461a      	mov	r2, r3
 800951c:	4658      	mov	r0, fp
 800951e:	f000 fe59 	bl	800a1d4 <__lshift>
 8009522:	4604      	mov	r4, r0
 8009524:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009526:	2b00      	cmp	r3, #0
 8009528:	d059      	beq.n	80095de <_dtoa_r+0x8f6>
 800952a:	4621      	mov	r1, r4
 800952c:	4648      	mov	r0, r9
 800952e:	f000 febd 	bl	800a2ac <__mcmp>
 8009532:	2800      	cmp	r0, #0
 8009534:	da53      	bge.n	80095de <_dtoa_r+0x8f6>
 8009536:	1e7b      	subs	r3, r7, #1
 8009538:	9304      	str	r3, [sp, #16]
 800953a:	4649      	mov	r1, r9
 800953c:	2300      	movs	r3, #0
 800953e:	220a      	movs	r2, #10
 8009540:	4658      	mov	r0, fp
 8009542:	f000 fc9b 	bl	8009e7c <__multadd>
 8009546:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009548:	4681      	mov	r9, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	f000 8172 	beq.w	8009834 <_dtoa_r+0xb4c>
 8009550:	2300      	movs	r3, #0
 8009552:	4629      	mov	r1, r5
 8009554:	220a      	movs	r2, #10
 8009556:	4658      	mov	r0, fp
 8009558:	f000 fc90 	bl	8009e7c <__multadd>
 800955c:	9b00      	ldr	r3, [sp, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	4605      	mov	r5, r0
 8009562:	dc67      	bgt.n	8009634 <_dtoa_r+0x94c>
 8009564:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009566:	2b02      	cmp	r3, #2
 8009568:	dc41      	bgt.n	80095ee <_dtoa_r+0x906>
 800956a:	e063      	b.n	8009634 <_dtoa_r+0x94c>
 800956c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800956e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009572:	e746      	b.n	8009402 <_dtoa_r+0x71a>
 8009574:	9b07      	ldr	r3, [sp, #28]
 8009576:	1e5c      	subs	r4, r3, #1
 8009578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800957a:	42a3      	cmp	r3, r4
 800957c:	bfbf      	itttt	lt
 800957e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009580:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009582:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009584:	1ae3      	sublt	r3, r4, r3
 8009586:	bfb4      	ite	lt
 8009588:	18d2      	addlt	r2, r2, r3
 800958a:	1b1c      	subge	r4, r3, r4
 800958c:	9b07      	ldr	r3, [sp, #28]
 800958e:	bfbc      	itt	lt
 8009590:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009592:	2400      	movlt	r4, #0
 8009594:	2b00      	cmp	r3, #0
 8009596:	bfb5      	itete	lt
 8009598:	eba8 0603 	sublt.w	r6, r8, r3
 800959c:	9b07      	ldrge	r3, [sp, #28]
 800959e:	2300      	movlt	r3, #0
 80095a0:	4646      	movge	r6, r8
 80095a2:	e730      	b.n	8009406 <_dtoa_r+0x71e>
 80095a4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80095a6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80095a8:	4646      	mov	r6, r8
 80095aa:	e735      	b.n	8009418 <_dtoa_r+0x730>
 80095ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80095ae:	e75c      	b.n	800946a <_dtoa_r+0x782>
 80095b0:	2300      	movs	r3, #0
 80095b2:	e788      	b.n	80094c6 <_dtoa_r+0x7de>
 80095b4:	3fe00000 	.word	0x3fe00000
 80095b8:	40240000 	.word	0x40240000
 80095bc:	40140000 	.word	0x40140000
 80095c0:	9b02      	ldr	r3, [sp, #8]
 80095c2:	e780      	b.n	80094c6 <_dtoa_r+0x7de>
 80095c4:	2300      	movs	r3, #0
 80095c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80095c8:	e782      	b.n	80094d0 <_dtoa_r+0x7e8>
 80095ca:	d099      	beq.n	8009500 <_dtoa_r+0x818>
 80095cc:	9a08      	ldr	r2, [sp, #32]
 80095ce:	331c      	adds	r3, #28
 80095d0:	441a      	add	r2, r3
 80095d2:	4498      	add	r8, r3
 80095d4:	441e      	add	r6, r3
 80095d6:	9208      	str	r2, [sp, #32]
 80095d8:	e792      	b.n	8009500 <_dtoa_r+0x818>
 80095da:	4603      	mov	r3, r0
 80095dc:	e7f6      	b.n	80095cc <_dtoa_r+0x8e4>
 80095de:	9b07      	ldr	r3, [sp, #28]
 80095e0:	9704      	str	r7, [sp, #16]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	dc20      	bgt.n	8009628 <_dtoa_r+0x940>
 80095e6:	9300      	str	r3, [sp, #0]
 80095e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095ea:	2b02      	cmp	r3, #2
 80095ec:	dd1e      	ble.n	800962c <_dtoa_r+0x944>
 80095ee:	9b00      	ldr	r3, [sp, #0]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	f47f aec0 	bne.w	8009376 <_dtoa_r+0x68e>
 80095f6:	4621      	mov	r1, r4
 80095f8:	2205      	movs	r2, #5
 80095fa:	4658      	mov	r0, fp
 80095fc:	f000 fc3e 	bl	8009e7c <__multadd>
 8009600:	4601      	mov	r1, r0
 8009602:	4604      	mov	r4, r0
 8009604:	4648      	mov	r0, r9
 8009606:	f000 fe51 	bl	800a2ac <__mcmp>
 800960a:	2800      	cmp	r0, #0
 800960c:	f77f aeb3 	ble.w	8009376 <_dtoa_r+0x68e>
 8009610:	4656      	mov	r6, sl
 8009612:	2331      	movs	r3, #49	@ 0x31
 8009614:	f806 3b01 	strb.w	r3, [r6], #1
 8009618:	9b04      	ldr	r3, [sp, #16]
 800961a:	3301      	adds	r3, #1
 800961c:	9304      	str	r3, [sp, #16]
 800961e:	e6ae      	b.n	800937e <_dtoa_r+0x696>
 8009620:	9c07      	ldr	r4, [sp, #28]
 8009622:	9704      	str	r7, [sp, #16]
 8009624:	4625      	mov	r5, r4
 8009626:	e7f3      	b.n	8009610 <_dtoa_r+0x928>
 8009628:	9b07      	ldr	r3, [sp, #28]
 800962a:	9300      	str	r3, [sp, #0]
 800962c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800962e:	2b00      	cmp	r3, #0
 8009630:	f000 8104 	beq.w	800983c <_dtoa_r+0xb54>
 8009634:	2e00      	cmp	r6, #0
 8009636:	dd05      	ble.n	8009644 <_dtoa_r+0x95c>
 8009638:	4629      	mov	r1, r5
 800963a:	4632      	mov	r2, r6
 800963c:	4658      	mov	r0, fp
 800963e:	f000 fdc9 	bl	800a1d4 <__lshift>
 8009642:	4605      	mov	r5, r0
 8009644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009646:	2b00      	cmp	r3, #0
 8009648:	d05a      	beq.n	8009700 <_dtoa_r+0xa18>
 800964a:	6869      	ldr	r1, [r5, #4]
 800964c:	4658      	mov	r0, fp
 800964e:	f000 fbb3 	bl	8009db8 <_Balloc>
 8009652:	4606      	mov	r6, r0
 8009654:	b928      	cbnz	r0, 8009662 <_dtoa_r+0x97a>
 8009656:	4b84      	ldr	r3, [pc, #528]	@ (8009868 <_dtoa_r+0xb80>)
 8009658:	4602      	mov	r2, r0
 800965a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800965e:	f7ff bb5a 	b.w	8008d16 <_dtoa_r+0x2e>
 8009662:	692a      	ldr	r2, [r5, #16]
 8009664:	3202      	adds	r2, #2
 8009666:	0092      	lsls	r2, r2, #2
 8009668:	f105 010c 	add.w	r1, r5, #12
 800966c:	300c      	adds	r0, #12
 800966e:	f7ff faa2 	bl	8008bb6 <memcpy>
 8009672:	2201      	movs	r2, #1
 8009674:	4631      	mov	r1, r6
 8009676:	4658      	mov	r0, fp
 8009678:	f000 fdac 	bl	800a1d4 <__lshift>
 800967c:	f10a 0301 	add.w	r3, sl, #1
 8009680:	9307      	str	r3, [sp, #28]
 8009682:	9b00      	ldr	r3, [sp, #0]
 8009684:	4453      	add	r3, sl
 8009686:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009688:	9b02      	ldr	r3, [sp, #8]
 800968a:	f003 0301 	and.w	r3, r3, #1
 800968e:	462f      	mov	r7, r5
 8009690:	930a      	str	r3, [sp, #40]	@ 0x28
 8009692:	4605      	mov	r5, r0
 8009694:	9b07      	ldr	r3, [sp, #28]
 8009696:	4621      	mov	r1, r4
 8009698:	3b01      	subs	r3, #1
 800969a:	4648      	mov	r0, r9
 800969c:	9300      	str	r3, [sp, #0]
 800969e:	f7ff fa98 	bl	8008bd2 <quorem>
 80096a2:	4639      	mov	r1, r7
 80096a4:	9002      	str	r0, [sp, #8]
 80096a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80096aa:	4648      	mov	r0, r9
 80096ac:	f000 fdfe 	bl	800a2ac <__mcmp>
 80096b0:	462a      	mov	r2, r5
 80096b2:	9008      	str	r0, [sp, #32]
 80096b4:	4621      	mov	r1, r4
 80096b6:	4658      	mov	r0, fp
 80096b8:	f000 fe14 	bl	800a2e4 <__mdiff>
 80096bc:	68c2      	ldr	r2, [r0, #12]
 80096be:	4606      	mov	r6, r0
 80096c0:	bb02      	cbnz	r2, 8009704 <_dtoa_r+0xa1c>
 80096c2:	4601      	mov	r1, r0
 80096c4:	4648      	mov	r0, r9
 80096c6:	f000 fdf1 	bl	800a2ac <__mcmp>
 80096ca:	4602      	mov	r2, r0
 80096cc:	4631      	mov	r1, r6
 80096ce:	4658      	mov	r0, fp
 80096d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80096d2:	f000 fbb1 	bl	8009e38 <_Bfree>
 80096d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096da:	9e07      	ldr	r6, [sp, #28]
 80096dc:	ea43 0102 	orr.w	r1, r3, r2
 80096e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096e2:	4319      	orrs	r1, r3
 80096e4:	d110      	bne.n	8009708 <_dtoa_r+0xa20>
 80096e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80096ea:	d029      	beq.n	8009740 <_dtoa_r+0xa58>
 80096ec:	9b08      	ldr	r3, [sp, #32]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	dd02      	ble.n	80096f8 <_dtoa_r+0xa10>
 80096f2:	9b02      	ldr	r3, [sp, #8]
 80096f4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80096f8:	9b00      	ldr	r3, [sp, #0]
 80096fa:	f883 8000 	strb.w	r8, [r3]
 80096fe:	e63f      	b.n	8009380 <_dtoa_r+0x698>
 8009700:	4628      	mov	r0, r5
 8009702:	e7bb      	b.n	800967c <_dtoa_r+0x994>
 8009704:	2201      	movs	r2, #1
 8009706:	e7e1      	b.n	80096cc <_dtoa_r+0x9e4>
 8009708:	9b08      	ldr	r3, [sp, #32]
 800970a:	2b00      	cmp	r3, #0
 800970c:	db04      	blt.n	8009718 <_dtoa_r+0xa30>
 800970e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009710:	430b      	orrs	r3, r1
 8009712:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009714:	430b      	orrs	r3, r1
 8009716:	d120      	bne.n	800975a <_dtoa_r+0xa72>
 8009718:	2a00      	cmp	r2, #0
 800971a:	dded      	ble.n	80096f8 <_dtoa_r+0xa10>
 800971c:	4649      	mov	r1, r9
 800971e:	2201      	movs	r2, #1
 8009720:	4658      	mov	r0, fp
 8009722:	f000 fd57 	bl	800a1d4 <__lshift>
 8009726:	4621      	mov	r1, r4
 8009728:	4681      	mov	r9, r0
 800972a:	f000 fdbf 	bl	800a2ac <__mcmp>
 800972e:	2800      	cmp	r0, #0
 8009730:	dc03      	bgt.n	800973a <_dtoa_r+0xa52>
 8009732:	d1e1      	bne.n	80096f8 <_dtoa_r+0xa10>
 8009734:	f018 0f01 	tst.w	r8, #1
 8009738:	d0de      	beq.n	80096f8 <_dtoa_r+0xa10>
 800973a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800973e:	d1d8      	bne.n	80096f2 <_dtoa_r+0xa0a>
 8009740:	9a00      	ldr	r2, [sp, #0]
 8009742:	2339      	movs	r3, #57	@ 0x39
 8009744:	7013      	strb	r3, [r2, #0]
 8009746:	4633      	mov	r3, r6
 8009748:	461e      	mov	r6, r3
 800974a:	3b01      	subs	r3, #1
 800974c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009750:	2a39      	cmp	r2, #57	@ 0x39
 8009752:	d052      	beq.n	80097fa <_dtoa_r+0xb12>
 8009754:	3201      	adds	r2, #1
 8009756:	701a      	strb	r2, [r3, #0]
 8009758:	e612      	b.n	8009380 <_dtoa_r+0x698>
 800975a:	2a00      	cmp	r2, #0
 800975c:	dd07      	ble.n	800976e <_dtoa_r+0xa86>
 800975e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009762:	d0ed      	beq.n	8009740 <_dtoa_r+0xa58>
 8009764:	9a00      	ldr	r2, [sp, #0]
 8009766:	f108 0301 	add.w	r3, r8, #1
 800976a:	7013      	strb	r3, [r2, #0]
 800976c:	e608      	b.n	8009380 <_dtoa_r+0x698>
 800976e:	9b07      	ldr	r3, [sp, #28]
 8009770:	9a07      	ldr	r2, [sp, #28]
 8009772:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009776:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009778:	4293      	cmp	r3, r2
 800977a:	d028      	beq.n	80097ce <_dtoa_r+0xae6>
 800977c:	4649      	mov	r1, r9
 800977e:	2300      	movs	r3, #0
 8009780:	220a      	movs	r2, #10
 8009782:	4658      	mov	r0, fp
 8009784:	f000 fb7a 	bl	8009e7c <__multadd>
 8009788:	42af      	cmp	r7, r5
 800978a:	4681      	mov	r9, r0
 800978c:	f04f 0300 	mov.w	r3, #0
 8009790:	f04f 020a 	mov.w	r2, #10
 8009794:	4639      	mov	r1, r7
 8009796:	4658      	mov	r0, fp
 8009798:	d107      	bne.n	80097aa <_dtoa_r+0xac2>
 800979a:	f000 fb6f 	bl	8009e7c <__multadd>
 800979e:	4607      	mov	r7, r0
 80097a0:	4605      	mov	r5, r0
 80097a2:	9b07      	ldr	r3, [sp, #28]
 80097a4:	3301      	adds	r3, #1
 80097a6:	9307      	str	r3, [sp, #28]
 80097a8:	e774      	b.n	8009694 <_dtoa_r+0x9ac>
 80097aa:	f000 fb67 	bl	8009e7c <__multadd>
 80097ae:	4629      	mov	r1, r5
 80097b0:	4607      	mov	r7, r0
 80097b2:	2300      	movs	r3, #0
 80097b4:	220a      	movs	r2, #10
 80097b6:	4658      	mov	r0, fp
 80097b8:	f000 fb60 	bl	8009e7c <__multadd>
 80097bc:	4605      	mov	r5, r0
 80097be:	e7f0      	b.n	80097a2 <_dtoa_r+0xaba>
 80097c0:	9b00      	ldr	r3, [sp, #0]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	bfcc      	ite	gt
 80097c6:	461e      	movgt	r6, r3
 80097c8:	2601      	movle	r6, #1
 80097ca:	4456      	add	r6, sl
 80097cc:	2700      	movs	r7, #0
 80097ce:	4649      	mov	r1, r9
 80097d0:	2201      	movs	r2, #1
 80097d2:	4658      	mov	r0, fp
 80097d4:	f000 fcfe 	bl	800a1d4 <__lshift>
 80097d8:	4621      	mov	r1, r4
 80097da:	4681      	mov	r9, r0
 80097dc:	f000 fd66 	bl	800a2ac <__mcmp>
 80097e0:	2800      	cmp	r0, #0
 80097e2:	dcb0      	bgt.n	8009746 <_dtoa_r+0xa5e>
 80097e4:	d102      	bne.n	80097ec <_dtoa_r+0xb04>
 80097e6:	f018 0f01 	tst.w	r8, #1
 80097ea:	d1ac      	bne.n	8009746 <_dtoa_r+0xa5e>
 80097ec:	4633      	mov	r3, r6
 80097ee:	461e      	mov	r6, r3
 80097f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097f4:	2a30      	cmp	r2, #48	@ 0x30
 80097f6:	d0fa      	beq.n	80097ee <_dtoa_r+0xb06>
 80097f8:	e5c2      	b.n	8009380 <_dtoa_r+0x698>
 80097fa:	459a      	cmp	sl, r3
 80097fc:	d1a4      	bne.n	8009748 <_dtoa_r+0xa60>
 80097fe:	9b04      	ldr	r3, [sp, #16]
 8009800:	3301      	adds	r3, #1
 8009802:	9304      	str	r3, [sp, #16]
 8009804:	2331      	movs	r3, #49	@ 0x31
 8009806:	f88a 3000 	strb.w	r3, [sl]
 800980a:	e5b9      	b.n	8009380 <_dtoa_r+0x698>
 800980c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800980e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800986c <_dtoa_r+0xb84>
 8009812:	b11b      	cbz	r3, 800981c <_dtoa_r+0xb34>
 8009814:	f10a 0308 	add.w	r3, sl, #8
 8009818:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800981a:	6013      	str	r3, [r2, #0]
 800981c:	4650      	mov	r0, sl
 800981e:	b019      	add	sp, #100	@ 0x64
 8009820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009826:	2b01      	cmp	r3, #1
 8009828:	f77f ae37 	ble.w	800949a <_dtoa_r+0x7b2>
 800982c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800982e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009830:	2001      	movs	r0, #1
 8009832:	e655      	b.n	80094e0 <_dtoa_r+0x7f8>
 8009834:	9b00      	ldr	r3, [sp, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	f77f aed6 	ble.w	80095e8 <_dtoa_r+0x900>
 800983c:	4656      	mov	r6, sl
 800983e:	4621      	mov	r1, r4
 8009840:	4648      	mov	r0, r9
 8009842:	f7ff f9c6 	bl	8008bd2 <quorem>
 8009846:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800984a:	f806 8b01 	strb.w	r8, [r6], #1
 800984e:	9b00      	ldr	r3, [sp, #0]
 8009850:	eba6 020a 	sub.w	r2, r6, sl
 8009854:	4293      	cmp	r3, r2
 8009856:	ddb3      	ble.n	80097c0 <_dtoa_r+0xad8>
 8009858:	4649      	mov	r1, r9
 800985a:	2300      	movs	r3, #0
 800985c:	220a      	movs	r2, #10
 800985e:	4658      	mov	r0, fp
 8009860:	f000 fb0c 	bl	8009e7c <__multadd>
 8009864:	4681      	mov	r9, r0
 8009866:	e7ea      	b.n	800983e <_dtoa_r+0xb56>
 8009868:	0800ab84 	.word	0x0800ab84
 800986c:	0800ab08 	.word	0x0800ab08

08009870 <__sfputc_r>:
 8009870:	6893      	ldr	r3, [r2, #8]
 8009872:	3b01      	subs	r3, #1
 8009874:	2b00      	cmp	r3, #0
 8009876:	b410      	push	{r4}
 8009878:	6093      	str	r3, [r2, #8]
 800987a:	da08      	bge.n	800988e <__sfputc_r+0x1e>
 800987c:	6994      	ldr	r4, [r2, #24]
 800987e:	42a3      	cmp	r3, r4
 8009880:	db01      	blt.n	8009886 <__sfputc_r+0x16>
 8009882:	290a      	cmp	r1, #10
 8009884:	d103      	bne.n	800988e <__sfputc_r+0x1e>
 8009886:	f85d 4b04 	ldr.w	r4, [sp], #4
 800988a:	f000 be5a 	b.w	800a542 <__swbuf_r>
 800988e:	6813      	ldr	r3, [r2, #0]
 8009890:	1c58      	adds	r0, r3, #1
 8009892:	6010      	str	r0, [r2, #0]
 8009894:	7019      	strb	r1, [r3, #0]
 8009896:	4608      	mov	r0, r1
 8009898:	f85d 4b04 	ldr.w	r4, [sp], #4
 800989c:	4770      	bx	lr

0800989e <__sfputs_r>:
 800989e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098a0:	4606      	mov	r6, r0
 80098a2:	460f      	mov	r7, r1
 80098a4:	4614      	mov	r4, r2
 80098a6:	18d5      	adds	r5, r2, r3
 80098a8:	42ac      	cmp	r4, r5
 80098aa:	d101      	bne.n	80098b0 <__sfputs_r+0x12>
 80098ac:	2000      	movs	r0, #0
 80098ae:	e007      	b.n	80098c0 <__sfputs_r+0x22>
 80098b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098b4:	463a      	mov	r2, r7
 80098b6:	4630      	mov	r0, r6
 80098b8:	f7ff ffda 	bl	8009870 <__sfputc_r>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	d1f3      	bne.n	80098a8 <__sfputs_r+0xa>
 80098c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080098c4 <_vfiprintf_r>:
 80098c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098c8:	460d      	mov	r5, r1
 80098ca:	b09d      	sub	sp, #116	@ 0x74
 80098cc:	4614      	mov	r4, r2
 80098ce:	4698      	mov	r8, r3
 80098d0:	4606      	mov	r6, r0
 80098d2:	b118      	cbz	r0, 80098dc <_vfiprintf_r+0x18>
 80098d4:	6a03      	ldr	r3, [r0, #32]
 80098d6:	b90b      	cbnz	r3, 80098dc <_vfiprintf_r+0x18>
 80098d8:	f7ff f8ec 	bl	8008ab4 <__sinit>
 80098dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098de:	07d9      	lsls	r1, r3, #31
 80098e0:	d405      	bmi.n	80098ee <_vfiprintf_r+0x2a>
 80098e2:	89ab      	ldrh	r3, [r5, #12]
 80098e4:	059a      	lsls	r2, r3, #22
 80098e6:	d402      	bmi.n	80098ee <_vfiprintf_r+0x2a>
 80098e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098ea:	f7ff f962 	bl	8008bb2 <__retarget_lock_acquire_recursive>
 80098ee:	89ab      	ldrh	r3, [r5, #12]
 80098f0:	071b      	lsls	r3, r3, #28
 80098f2:	d501      	bpl.n	80098f8 <_vfiprintf_r+0x34>
 80098f4:	692b      	ldr	r3, [r5, #16]
 80098f6:	b99b      	cbnz	r3, 8009920 <_vfiprintf_r+0x5c>
 80098f8:	4629      	mov	r1, r5
 80098fa:	4630      	mov	r0, r6
 80098fc:	f000 fe60 	bl	800a5c0 <__swsetup_r>
 8009900:	b170      	cbz	r0, 8009920 <_vfiprintf_r+0x5c>
 8009902:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009904:	07dc      	lsls	r4, r3, #31
 8009906:	d504      	bpl.n	8009912 <_vfiprintf_r+0x4e>
 8009908:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800990c:	b01d      	add	sp, #116	@ 0x74
 800990e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009912:	89ab      	ldrh	r3, [r5, #12]
 8009914:	0598      	lsls	r0, r3, #22
 8009916:	d4f7      	bmi.n	8009908 <_vfiprintf_r+0x44>
 8009918:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800991a:	f7ff f94b 	bl	8008bb4 <__retarget_lock_release_recursive>
 800991e:	e7f3      	b.n	8009908 <_vfiprintf_r+0x44>
 8009920:	2300      	movs	r3, #0
 8009922:	9309      	str	r3, [sp, #36]	@ 0x24
 8009924:	2320      	movs	r3, #32
 8009926:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800992a:	f8cd 800c 	str.w	r8, [sp, #12]
 800992e:	2330      	movs	r3, #48	@ 0x30
 8009930:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ae0 <_vfiprintf_r+0x21c>
 8009934:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009938:	f04f 0901 	mov.w	r9, #1
 800993c:	4623      	mov	r3, r4
 800993e:	469a      	mov	sl, r3
 8009940:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009944:	b10a      	cbz	r2, 800994a <_vfiprintf_r+0x86>
 8009946:	2a25      	cmp	r2, #37	@ 0x25
 8009948:	d1f9      	bne.n	800993e <_vfiprintf_r+0x7a>
 800994a:	ebba 0b04 	subs.w	fp, sl, r4
 800994e:	d00b      	beq.n	8009968 <_vfiprintf_r+0xa4>
 8009950:	465b      	mov	r3, fp
 8009952:	4622      	mov	r2, r4
 8009954:	4629      	mov	r1, r5
 8009956:	4630      	mov	r0, r6
 8009958:	f7ff ffa1 	bl	800989e <__sfputs_r>
 800995c:	3001      	adds	r0, #1
 800995e:	f000 80a7 	beq.w	8009ab0 <_vfiprintf_r+0x1ec>
 8009962:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009964:	445a      	add	r2, fp
 8009966:	9209      	str	r2, [sp, #36]	@ 0x24
 8009968:	f89a 3000 	ldrb.w	r3, [sl]
 800996c:	2b00      	cmp	r3, #0
 800996e:	f000 809f 	beq.w	8009ab0 <_vfiprintf_r+0x1ec>
 8009972:	2300      	movs	r3, #0
 8009974:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009978:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800997c:	f10a 0a01 	add.w	sl, sl, #1
 8009980:	9304      	str	r3, [sp, #16]
 8009982:	9307      	str	r3, [sp, #28]
 8009984:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009988:	931a      	str	r3, [sp, #104]	@ 0x68
 800998a:	4654      	mov	r4, sl
 800998c:	2205      	movs	r2, #5
 800998e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009992:	4853      	ldr	r0, [pc, #332]	@ (8009ae0 <_vfiprintf_r+0x21c>)
 8009994:	f7f6 fc34 	bl	8000200 <memchr>
 8009998:	9a04      	ldr	r2, [sp, #16]
 800999a:	b9d8      	cbnz	r0, 80099d4 <_vfiprintf_r+0x110>
 800999c:	06d1      	lsls	r1, r2, #27
 800999e:	bf44      	itt	mi
 80099a0:	2320      	movmi	r3, #32
 80099a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099a6:	0713      	lsls	r3, r2, #28
 80099a8:	bf44      	itt	mi
 80099aa:	232b      	movmi	r3, #43	@ 0x2b
 80099ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099b0:	f89a 3000 	ldrb.w	r3, [sl]
 80099b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80099b6:	d015      	beq.n	80099e4 <_vfiprintf_r+0x120>
 80099b8:	9a07      	ldr	r2, [sp, #28]
 80099ba:	4654      	mov	r4, sl
 80099bc:	2000      	movs	r0, #0
 80099be:	f04f 0c0a 	mov.w	ip, #10
 80099c2:	4621      	mov	r1, r4
 80099c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099c8:	3b30      	subs	r3, #48	@ 0x30
 80099ca:	2b09      	cmp	r3, #9
 80099cc:	d94b      	bls.n	8009a66 <_vfiprintf_r+0x1a2>
 80099ce:	b1b0      	cbz	r0, 80099fe <_vfiprintf_r+0x13a>
 80099d0:	9207      	str	r2, [sp, #28]
 80099d2:	e014      	b.n	80099fe <_vfiprintf_r+0x13a>
 80099d4:	eba0 0308 	sub.w	r3, r0, r8
 80099d8:	fa09 f303 	lsl.w	r3, r9, r3
 80099dc:	4313      	orrs	r3, r2
 80099de:	9304      	str	r3, [sp, #16]
 80099e0:	46a2      	mov	sl, r4
 80099e2:	e7d2      	b.n	800998a <_vfiprintf_r+0xc6>
 80099e4:	9b03      	ldr	r3, [sp, #12]
 80099e6:	1d19      	adds	r1, r3, #4
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	9103      	str	r1, [sp, #12]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	bfbb      	ittet	lt
 80099f0:	425b      	neglt	r3, r3
 80099f2:	f042 0202 	orrlt.w	r2, r2, #2
 80099f6:	9307      	strge	r3, [sp, #28]
 80099f8:	9307      	strlt	r3, [sp, #28]
 80099fa:	bfb8      	it	lt
 80099fc:	9204      	strlt	r2, [sp, #16]
 80099fe:	7823      	ldrb	r3, [r4, #0]
 8009a00:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a02:	d10a      	bne.n	8009a1a <_vfiprintf_r+0x156>
 8009a04:	7863      	ldrb	r3, [r4, #1]
 8009a06:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a08:	d132      	bne.n	8009a70 <_vfiprintf_r+0x1ac>
 8009a0a:	9b03      	ldr	r3, [sp, #12]
 8009a0c:	1d1a      	adds	r2, r3, #4
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	9203      	str	r2, [sp, #12]
 8009a12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a16:	3402      	adds	r4, #2
 8009a18:	9305      	str	r3, [sp, #20]
 8009a1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009af0 <_vfiprintf_r+0x22c>
 8009a1e:	7821      	ldrb	r1, [r4, #0]
 8009a20:	2203      	movs	r2, #3
 8009a22:	4650      	mov	r0, sl
 8009a24:	f7f6 fbec 	bl	8000200 <memchr>
 8009a28:	b138      	cbz	r0, 8009a3a <_vfiprintf_r+0x176>
 8009a2a:	9b04      	ldr	r3, [sp, #16]
 8009a2c:	eba0 000a 	sub.w	r0, r0, sl
 8009a30:	2240      	movs	r2, #64	@ 0x40
 8009a32:	4082      	lsls	r2, r0
 8009a34:	4313      	orrs	r3, r2
 8009a36:	3401      	adds	r4, #1
 8009a38:	9304      	str	r3, [sp, #16]
 8009a3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a3e:	4829      	ldr	r0, [pc, #164]	@ (8009ae4 <_vfiprintf_r+0x220>)
 8009a40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a44:	2206      	movs	r2, #6
 8009a46:	f7f6 fbdb 	bl	8000200 <memchr>
 8009a4a:	2800      	cmp	r0, #0
 8009a4c:	d03f      	beq.n	8009ace <_vfiprintf_r+0x20a>
 8009a4e:	4b26      	ldr	r3, [pc, #152]	@ (8009ae8 <_vfiprintf_r+0x224>)
 8009a50:	bb1b      	cbnz	r3, 8009a9a <_vfiprintf_r+0x1d6>
 8009a52:	9b03      	ldr	r3, [sp, #12]
 8009a54:	3307      	adds	r3, #7
 8009a56:	f023 0307 	bic.w	r3, r3, #7
 8009a5a:	3308      	adds	r3, #8
 8009a5c:	9303      	str	r3, [sp, #12]
 8009a5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a60:	443b      	add	r3, r7
 8009a62:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a64:	e76a      	b.n	800993c <_vfiprintf_r+0x78>
 8009a66:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a6a:	460c      	mov	r4, r1
 8009a6c:	2001      	movs	r0, #1
 8009a6e:	e7a8      	b.n	80099c2 <_vfiprintf_r+0xfe>
 8009a70:	2300      	movs	r3, #0
 8009a72:	3401      	adds	r4, #1
 8009a74:	9305      	str	r3, [sp, #20]
 8009a76:	4619      	mov	r1, r3
 8009a78:	f04f 0c0a 	mov.w	ip, #10
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a82:	3a30      	subs	r2, #48	@ 0x30
 8009a84:	2a09      	cmp	r2, #9
 8009a86:	d903      	bls.n	8009a90 <_vfiprintf_r+0x1cc>
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d0c6      	beq.n	8009a1a <_vfiprintf_r+0x156>
 8009a8c:	9105      	str	r1, [sp, #20]
 8009a8e:	e7c4      	b.n	8009a1a <_vfiprintf_r+0x156>
 8009a90:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a94:	4604      	mov	r4, r0
 8009a96:	2301      	movs	r3, #1
 8009a98:	e7f0      	b.n	8009a7c <_vfiprintf_r+0x1b8>
 8009a9a:	ab03      	add	r3, sp, #12
 8009a9c:	9300      	str	r3, [sp, #0]
 8009a9e:	462a      	mov	r2, r5
 8009aa0:	4b12      	ldr	r3, [pc, #72]	@ (8009aec <_vfiprintf_r+0x228>)
 8009aa2:	a904      	add	r1, sp, #16
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	f7fe fbc1 	bl	800822c <_printf_float>
 8009aaa:	4607      	mov	r7, r0
 8009aac:	1c78      	adds	r0, r7, #1
 8009aae:	d1d6      	bne.n	8009a5e <_vfiprintf_r+0x19a>
 8009ab0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ab2:	07d9      	lsls	r1, r3, #31
 8009ab4:	d405      	bmi.n	8009ac2 <_vfiprintf_r+0x1fe>
 8009ab6:	89ab      	ldrh	r3, [r5, #12]
 8009ab8:	059a      	lsls	r2, r3, #22
 8009aba:	d402      	bmi.n	8009ac2 <_vfiprintf_r+0x1fe>
 8009abc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009abe:	f7ff f879 	bl	8008bb4 <__retarget_lock_release_recursive>
 8009ac2:	89ab      	ldrh	r3, [r5, #12]
 8009ac4:	065b      	lsls	r3, r3, #25
 8009ac6:	f53f af1f 	bmi.w	8009908 <_vfiprintf_r+0x44>
 8009aca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009acc:	e71e      	b.n	800990c <_vfiprintf_r+0x48>
 8009ace:	ab03      	add	r3, sp, #12
 8009ad0:	9300      	str	r3, [sp, #0]
 8009ad2:	462a      	mov	r2, r5
 8009ad4:	4b05      	ldr	r3, [pc, #20]	@ (8009aec <_vfiprintf_r+0x228>)
 8009ad6:	a904      	add	r1, sp, #16
 8009ad8:	4630      	mov	r0, r6
 8009ada:	f7fe fe3f 	bl	800875c <_printf_i>
 8009ade:	e7e4      	b.n	8009aaa <_vfiprintf_r+0x1e6>
 8009ae0:	0800ab95 	.word	0x0800ab95
 8009ae4:	0800ab9f 	.word	0x0800ab9f
 8009ae8:	0800822d 	.word	0x0800822d
 8009aec:	0800989f 	.word	0x0800989f
 8009af0:	0800ab9b 	.word	0x0800ab9b

08009af4 <malloc>:
 8009af4:	4b02      	ldr	r3, [pc, #8]	@ (8009b00 <malloc+0xc>)
 8009af6:	4601      	mov	r1, r0
 8009af8:	6818      	ldr	r0, [r3, #0]
 8009afa:	f000 b825 	b.w	8009b48 <_malloc_r>
 8009afe:	bf00      	nop
 8009b00:	2000004c 	.word	0x2000004c

08009b04 <sbrk_aligned>:
 8009b04:	b570      	push	{r4, r5, r6, lr}
 8009b06:	4e0f      	ldr	r6, [pc, #60]	@ (8009b44 <sbrk_aligned+0x40>)
 8009b08:	460c      	mov	r4, r1
 8009b0a:	6831      	ldr	r1, [r6, #0]
 8009b0c:	4605      	mov	r5, r0
 8009b0e:	b911      	cbnz	r1, 8009b16 <sbrk_aligned+0x12>
 8009b10:	f000 fe64 	bl	800a7dc <_sbrk_r>
 8009b14:	6030      	str	r0, [r6, #0]
 8009b16:	4621      	mov	r1, r4
 8009b18:	4628      	mov	r0, r5
 8009b1a:	f000 fe5f 	bl	800a7dc <_sbrk_r>
 8009b1e:	1c43      	adds	r3, r0, #1
 8009b20:	d103      	bne.n	8009b2a <sbrk_aligned+0x26>
 8009b22:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009b26:	4620      	mov	r0, r4
 8009b28:	bd70      	pop	{r4, r5, r6, pc}
 8009b2a:	1cc4      	adds	r4, r0, #3
 8009b2c:	f024 0403 	bic.w	r4, r4, #3
 8009b30:	42a0      	cmp	r0, r4
 8009b32:	d0f8      	beq.n	8009b26 <sbrk_aligned+0x22>
 8009b34:	1a21      	subs	r1, r4, r0
 8009b36:	4628      	mov	r0, r5
 8009b38:	f000 fe50 	bl	800a7dc <_sbrk_r>
 8009b3c:	3001      	adds	r0, #1
 8009b3e:	d1f2      	bne.n	8009b26 <sbrk_aligned+0x22>
 8009b40:	e7ef      	b.n	8009b22 <sbrk_aligned+0x1e>
 8009b42:	bf00      	nop
 8009b44:	200005c4 	.word	0x200005c4

08009b48 <_malloc_r>:
 8009b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b4c:	1ccd      	adds	r5, r1, #3
 8009b4e:	f025 0503 	bic.w	r5, r5, #3
 8009b52:	3508      	adds	r5, #8
 8009b54:	2d0c      	cmp	r5, #12
 8009b56:	bf38      	it	cc
 8009b58:	250c      	movcc	r5, #12
 8009b5a:	2d00      	cmp	r5, #0
 8009b5c:	4606      	mov	r6, r0
 8009b5e:	db01      	blt.n	8009b64 <_malloc_r+0x1c>
 8009b60:	42a9      	cmp	r1, r5
 8009b62:	d904      	bls.n	8009b6e <_malloc_r+0x26>
 8009b64:	230c      	movs	r3, #12
 8009b66:	6033      	str	r3, [r6, #0]
 8009b68:	2000      	movs	r0, #0
 8009b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c44 <_malloc_r+0xfc>
 8009b72:	f000 f915 	bl	8009da0 <__malloc_lock>
 8009b76:	f8d8 3000 	ldr.w	r3, [r8]
 8009b7a:	461c      	mov	r4, r3
 8009b7c:	bb44      	cbnz	r4, 8009bd0 <_malloc_r+0x88>
 8009b7e:	4629      	mov	r1, r5
 8009b80:	4630      	mov	r0, r6
 8009b82:	f7ff ffbf 	bl	8009b04 <sbrk_aligned>
 8009b86:	1c43      	adds	r3, r0, #1
 8009b88:	4604      	mov	r4, r0
 8009b8a:	d158      	bne.n	8009c3e <_malloc_r+0xf6>
 8009b8c:	f8d8 4000 	ldr.w	r4, [r8]
 8009b90:	4627      	mov	r7, r4
 8009b92:	2f00      	cmp	r7, #0
 8009b94:	d143      	bne.n	8009c1e <_malloc_r+0xd6>
 8009b96:	2c00      	cmp	r4, #0
 8009b98:	d04b      	beq.n	8009c32 <_malloc_r+0xea>
 8009b9a:	6823      	ldr	r3, [r4, #0]
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	4630      	mov	r0, r6
 8009ba0:	eb04 0903 	add.w	r9, r4, r3
 8009ba4:	f000 fe1a 	bl	800a7dc <_sbrk_r>
 8009ba8:	4581      	cmp	r9, r0
 8009baa:	d142      	bne.n	8009c32 <_malloc_r+0xea>
 8009bac:	6821      	ldr	r1, [r4, #0]
 8009bae:	1a6d      	subs	r5, r5, r1
 8009bb0:	4629      	mov	r1, r5
 8009bb2:	4630      	mov	r0, r6
 8009bb4:	f7ff ffa6 	bl	8009b04 <sbrk_aligned>
 8009bb8:	3001      	adds	r0, #1
 8009bba:	d03a      	beq.n	8009c32 <_malloc_r+0xea>
 8009bbc:	6823      	ldr	r3, [r4, #0]
 8009bbe:	442b      	add	r3, r5
 8009bc0:	6023      	str	r3, [r4, #0]
 8009bc2:	f8d8 3000 	ldr.w	r3, [r8]
 8009bc6:	685a      	ldr	r2, [r3, #4]
 8009bc8:	bb62      	cbnz	r2, 8009c24 <_malloc_r+0xdc>
 8009bca:	f8c8 7000 	str.w	r7, [r8]
 8009bce:	e00f      	b.n	8009bf0 <_malloc_r+0xa8>
 8009bd0:	6822      	ldr	r2, [r4, #0]
 8009bd2:	1b52      	subs	r2, r2, r5
 8009bd4:	d420      	bmi.n	8009c18 <_malloc_r+0xd0>
 8009bd6:	2a0b      	cmp	r2, #11
 8009bd8:	d917      	bls.n	8009c0a <_malloc_r+0xc2>
 8009bda:	1961      	adds	r1, r4, r5
 8009bdc:	42a3      	cmp	r3, r4
 8009bde:	6025      	str	r5, [r4, #0]
 8009be0:	bf18      	it	ne
 8009be2:	6059      	strne	r1, [r3, #4]
 8009be4:	6863      	ldr	r3, [r4, #4]
 8009be6:	bf08      	it	eq
 8009be8:	f8c8 1000 	streq.w	r1, [r8]
 8009bec:	5162      	str	r2, [r4, r5]
 8009bee:	604b      	str	r3, [r1, #4]
 8009bf0:	4630      	mov	r0, r6
 8009bf2:	f000 f8db 	bl	8009dac <__malloc_unlock>
 8009bf6:	f104 000b 	add.w	r0, r4, #11
 8009bfa:	1d23      	adds	r3, r4, #4
 8009bfc:	f020 0007 	bic.w	r0, r0, #7
 8009c00:	1ac2      	subs	r2, r0, r3
 8009c02:	bf1c      	itt	ne
 8009c04:	1a1b      	subne	r3, r3, r0
 8009c06:	50a3      	strne	r3, [r4, r2]
 8009c08:	e7af      	b.n	8009b6a <_malloc_r+0x22>
 8009c0a:	6862      	ldr	r2, [r4, #4]
 8009c0c:	42a3      	cmp	r3, r4
 8009c0e:	bf0c      	ite	eq
 8009c10:	f8c8 2000 	streq.w	r2, [r8]
 8009c14:	605a      	strne	r2, [r3, #4]
 8009c16:	e7eb      	b.n	8009bf0 <_malloc_r+0xa8>
 8009c18:	4623      	mov	r3, r4
 8009c1a:	6864      	ldr	r4, [r4, #4]
 8009c1c:	e7ae      	b.n	8009b7c <_malloc_r+0x34>
 8009c1e:	463c      	mov	r4, r7
 8009c20:	687f      	ldr	r7, [r7, #4]
 8009c22:	e7b6      	b.n	8009b92 <_malloc_r+0x4a>
 8009c24:	461a      	mov	r2, r3
 8009c26:	685b      	ldr	r3, [r3, #4]
 8009c28:	42a3      	cmp	r3, r4
 8009c2a:	d1fb      	bne.n	8009c24 <_malloc_r+0xdc>
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	6053      	str	r3, [r2, #4]
 8009c30:	e7de      	b.n	8009bf0 <_malloc_r+0xa8>
 8009c32:	230c      	movs	r3, #12
 8009c34:	6033      	str	r3, [r6, #0]
 8009c36:	4630      	mov	r0, r6
 8009c38:	f000 f8b8 	bl	8009dac <__malloc_unlock>
 8009c3c:	e794      	b.n	8009b68 <_malloc_r+0x20>
 8009c3e:	6005      	str	r5, [r0, #0]
 8009c40:	e7d6      	b.n	8009bf0 <_malloc_r+0xa8>
 8009c42:	bf00      	nop
 8009c44:	200005c8 	.word	0x200005c8

08009c48 <__sflush_r>:
 8009c48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c50:	0716      	lsls	r6, r2, #28
 8009c52:	4605      	mov	r5, r0
 8009c54:	460c      	mov	r4, r1
 8009c56:	d454      	bmi.n	8009d02 <__sflush_r+0xba>
 8009c58:	684b      	ldr	r3, [r1, #4]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	dc02      	bgt.n	8009c64 <__sflush_r+0x1c>
 8009c5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	dd48      	ble.n	8009cf6 <__sflush_r+0xae>
 8009c64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c66:	2e00      	cmp	r6, #0
 8009c68:	d045      	beq.n	8009cf6 <__sflush_r+0xae>
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009c70:	682f      	ldr	r7, [r5, #0]
 8009c72:	6a21      	ldr	r1, [r4, #32]
 8009c74:	602b      	str	r3, [r5, #0]
 8009c76:	d030      	beq.n	8009cda <__sflush_r+0x92>
 8009c78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009c7a:	89a3      	ldrh	r3, [r4, #12]
 8009c7c:	0759      	lsls	r1, r3, #29
 8009c7e:	d505      	bpl.n	8009c8c <__sflush_r+0x44>
 8009c80:	6863      	ldr	r3, [r4, #4]
 8009c82:	1ad2      	subs	r2, r2, r3
 8009c84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c86:	b10b      	cbz	r3, 8009c8c <__sflush_r+0x44>
 8009c88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009c8a:	1ad2      	subs	r2, r2, r3
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c90:	6a21      	ldr	r1, [r4, #32]
 8009c92:	4628      	mov	r0, r5
 8009c94:	47b0      	blx	r6
 8009c96:	1c43      	adds	r3, r0, #1
 8009c98:	89a3      	ldrh	r3, [r4, #12]
 8009c9a:	d106      	bne.n	8009caa <__sflush_r+0x62>
 8009c9c:	6829      	ldr	r1, [r5, #0]
 8009c9e:	291d      	cmp	r1, #29
 8009ca0:	d82b      	bhi.n	8009cfa <__sflush_r+0xb2>
 8009ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8009d4c <__sflush_r+0x104>)
 8009ca4:	410a      	asrs	r2, r1
 8009ca6:	07d6      	lsls	r6, r2, #31
 8009ca8:	d427      	bmi.n	8009cfa <__sflush_r+0xb2>
 8009caa:	2200      	movs	r2, #0
 8009cac:	6062      	str	r2, [r4, #4]
 8009cae:	04d9      	lsls	r1, r3, #19
 8009cb0:	6922      	ldr	r2, [r4, #16]
 8009cb2:	6022      	str	r2, [r4, #0]
 8009cb4:	d504      	bpl.n	8009cc0 <__sflush_r+0x78>
 8009cb6:	1c42      	adds	r2, r0, #1
 8009cb8:	d101      	bne.n	8009cbe <__sflush_r+0x76>
 8009cba:	682b      	ldr	r3, [r5, #0]
 8009cbc:	b903      	cbnz	r3, 8009cc0 <__sflush_r+0x78>
 8009cbe:	6560      	str	r0, [r4, #84]	@ 0x54
 8009cc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cc2:	602f      	str	r7, [r5, #0]
 8009cc4:	b1b9      	cbz	r1, 8009cf6 <__sflush_r+0xae>
 8009cc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cca:	4299      	cmp	r1, r3
 8009ccc:	d002      	beq.n	8009cd4 <__sflush_r+0x8c>
 8009cce:	4628      	mov	r0, r5
 8009cd0:	f000 fdd8 	bl	800a884 <_free_r>
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cd8:	e00d      	b.n	8009cf6 <__sflush_r+0xae>
 8009cda:	2301      	movs	r3, #1
 8009cdc:	4628      	mov	r0, r5
 8009cde:	47b0      	blx	r6
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	1c50      	adds	r0, r2, #1
 8009ce4:	d1c9      	bne.n	8009c7a <__sflush_r+0x32>
 8009ce6:	682b      	ldr	r3, [r5, #0]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d0c6      	beq.n	8009c7a <__sflush_r+0x32>
 8009cec:	2b1d      	cmp	r3, #29
 8009cee:	d001      	beq.n	8009cf4 <__sflush_r+0xac>
 8009cf0:	2b16      	cmp	r3, #22
 8009cf2:	d11e      	bne.n	8009d32 <__sflush_r+0xea>
 8009cf4:	602f      	str	r7, [r5, #0]
 8009cf6:	2000      	movs	r0, #0
 8009cf8:	e022      	b.n	8009d40 <__sflush_r+0xf8>
 8009cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cfe:	b21b      	sxth	r3, r3
 8009d00:	e01b      	b.n	8009d3a <__sflush_r+0xf2>
 8009d02:	690f      	ldr	r7, [r1, #16]
 8009d04:	2f00      	cmp	r7, #0
 8009d06:	d0f6      	beq.n	8009cf6 <__sflush_r+0xae>
 8009d08:	0793      	lsls	r3, r2, #30
 8009d0a:	680e      	ldr	r6, [r1, #0]
 8009d0c:	bf08      	it	eq
 8009d0e:	694b      	ldreq	r3, [r1, #20]
 8009d10:	600f      	str	r7, [r1, #0]
 8009d12:	bf18      	it	ne
 8009d14:	2300      	movne	r3, #0
 8009d16:	eba6 0807 	sub.w	r8, r6, r7
 8009d1a:	608b      	str	r3, [r1, #8]
 8009d1c:	f1b8 0f00 	cmp.w	r8, #0
 8009d20:	dde9      	ble.n	8009cf6 <__sflush_r+0xae>
 8009d22:	6a21      	ldr	r1, [r4, #32]
 8009d24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d26:	4643      	mov	r3, r8
 8009d28:	463a      	mov	r2, r7
 8009d2a:	4628      	mov	r0, r5
 8009d2c:	47b0      	blx	r6
 8009d2e:	2800      	cmp	r0, #0
 8009d30:	dc08      	bgt.n	8009d44 <__sflush_r+0xfc>
 8009d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d3a:	81a3      	strh	r3, [r4, #12]
 8009d3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d44:	4407      	add	r7, r0
 8009d46:	eba8 0800 	sub.w	r8, r8, r0
 8009d4a:	e7e7      	b.n	8009d1c <__sflush_r+0xd4>
 8009d4c:	dfbffffe 	.word	0xdfbffffe

08009d50 <_fflush_r>:
 8009d50:	b538      	push	{r3, r4, r5, lr}
 8009d52:	690b      	ldr	r3, [r1, #16]
 8009d54:	4605      	mov	r5, r0
 8009d56:	460c      	mov	r4, r1
 8009d58:	b913      	cbnz	r3, 8009d60 <_fflush_r+0x10>
 8009d5a:	2500      	movs	r5, #0
 8009d5c:	4628      	mov	r0, r5
 8009d5e:	bd38      	pop	{r3, r4, r5, pc}
 8009d60:	b118      	cbz	r0, 8009d6a <_fflush_r+0x1a>
 8009d62:	6a03      	ldr	r3, [r0, #32]
 8009d64:	b90b      	cbnz	r3, 8009d6a <_fflush_r+0x1a>
 8009d66:	f7fe fea5 	bl	8008ab4 <__sinit>
 8009d6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d0f3      	beq.n	8009d5a <_fflush_r+0xa>
 8009d72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d74:	07d0      	lsls	r0, r2, #31
 8009d76:	d404      	bmi.n	8009d82 <_fflush_r+0x32>
 8009d78:	0599      	lsls	r1, r3, #22
 8009d7a:	d402      	bmi.n	8009d82 <_fflush_r+0x32>
 8009d7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d7e:	f7fe ff18 	bl	8008bb2 <__retarget_lock_acquire_recursive>
 8009d82:	4628      	mov	r0, r5
 8009d84:	4621      	mov	r1, r4
 8009d86:	f7ff ff5f 	bl	8009c48 <__sflush_r>
 8009d8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d8c:	07da      	lsls	r2, r3, #31
 8009d8e:	4605      	mov	r5, r0
 8009d90:	d4e4      	bmi.n	8009d5c <_fflush_r+0xc>
 8009d92:	89a3      	ldrh	r3, [r4, #12]
 8009d94:	059b      	lsls	r3, r3, #22
 8009d96:	d4e1      	bmi.n	8009d5c <_fflush_r+0xc>
 8009d98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d9a:	f7fe ff0b 	bl	8008bb4 <__retarget_lock_release_recursive>
 8009d9e:	e7dd      	b.n	8009d5c <_fflush_r+0xc>

08009da0 <__malloc_lock>:
 8009da0:	4801      	ldr	r0, [pc, #4]	@ (8009da8 <__malloc_lock+0x8>)
 8009da2:	f7fe bf06 	b.w	8008bb2 <__retarget_lock_acquire_recursive>
 8009da6:	bf00      	nop
 8009da8:	200005c0 	.word	0x200005c0

08009dac <__malloc_unlock>:
 8009dac:	4801      	ldr	r0, [pc, #4]	@ (8009db4 <__malloc_unlock+0x8>)
 8009dae:	f7fe bf01 	b.w	8008bb4 <__retarget_lock_release_recursive>
 8009db2:	bf00      	nop
 8009db4:	200005c0 	.word	0x200005c0

08009db8 <_Balloc>:
 8009db8:	b570      	push	{r4, r5, r6, lr}
 8009dba:	69c6      	ldr	r6, [r0, #28]
 8009dbc:	4604      	mov	r4, r0
 8009dbe:	460d      	mov	r5, r1
 8009dc0:	b976      	cbnz	r6, 8009de0 <_Balloc+0x28>
 8009dc2:	2010      	movs	r0, #16
 8009dc4:	f7ff fe96 	bl	8009af4 <malloc>
 8009dc8:	4602      	mov	r2, r0
 8009dca:	61e0      	str	r0, [r4, #28]
 8009dcc:	b920      	cbnz	r0, 8009dd8 <_Balloc+0x20>
 8009dce:	4b18      	ldr	r3, [pc, #96]	@ (8009e30 <_Balloc+0x78>)
 8009dd0:	4818      	ldr	r0, [pc, #96]	@ (8009e34 <_Balloc+0x7c>)
 8009dd2:	216b      	movs	r1, #107	@ 0x6b
 8009dd4:	f000 fd24 	bl	800a820 <__assert_func>
 8009dd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ddc:	6006      	str	r6, [r0, #0]
 8009dde:	60c6      	str	r6, [r0, #12]
 8009de0:	69e6      	ldr	r6, [r4, #28]
 8009de2:	68f3      	ldr	r3, [r6, #12]
 8009de4:	b183      	cbz	r3, 8009e08 <_Balloc+0x50>
 8009de6:	69e3      	ldr	r3, [r4, #28]
 8009de8:	68db      	ldr	r3, [r3, #12]
 8009dea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009dee:	b9b8      	cbnz	r0, 8009e20 <_Balloc+0x68>
 8009df0:	2101      	movs	r1, #1
 8009df2:	fa01 f605 	lsl.w	r6, r1, r5
 8009df6:	1d72      	adds	r2, r6, #5
 8009df8:	0092      	lsls	r2, r2, #2
 8009dfa:	4620      	mov	r0, r4
 8009dfc:	f000 fd2e 	bl	800a85c <_calloc_r>
 8009e00:	b160      	cbz	r0, 8009e1c <_Balloc+0x64>
 8009e02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e06:	e00e      	b.n	8009e26 <_Balloc+0x6e>
 8009e08:	2221      	movs	r2, #33	@ 0x21
 8009e0a:	2104      	movs	r1, #4
 8009e0c:	4620      	mov	r0, r4
 8009e0e:	f000 fd25 	bl	800a85c <_calloc_r>
 8009e12:	69e3      	ldr	r3, [r4, #28]
 8009e14:	60f0      	str	r0, [r6, #12]
 8009e16:	68db      	ldr	r3, [r3, #12]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d1e4      	bne.n	8009de6 <_Balloc+0x2e>
 8009e1c:	2000      	movs	r0, #0
 8009e1e:	bd70      	pop	{r4, r5, r6, pc}
 8009e20:	6802      	ldr	r2, [r0, #0]
 8009e22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e26:	2300      	movs	r3, #0
 8009e28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e2c:	e7f7      	b.n	8009e1e <_Balloc+0x66>
 8009e2e:	bf00      	nop
 8009e30:	0800ab15 	.word	0x0800ab15
 8009e34:	0800aba6 	.word	0x0800aba6

08009e38 <_Bfree>:
 8009e38:	b570      	push	{r4, r5, r6, lr}
 8009e3a:	69c6      	ldr	r6, [r0, #28]
 8009e3c:	4605      	mov	r5, r0
 8009e3e:	460c      	mov	r4, r1
 8009e40:	b976      	cbnz	r6, 8009e60 <_Bfree+0x28>
 8009e42:	2010      	movs	r0, #16
 8009e44:	f7ff fe56 	bl	8009af4 <malloc>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	61e8      	str	r0, [r5, #28]
 8009e4c:	b920      	cbnz	r0, 8009e58 <_Bfree+0x20>
 8009e4e:	4b09      	ldr	r3, [pc, #36]	@ (8009e74 <_Bfree+0x3c>)
 8009e50:	4809      	ldr	r0, [pc, #36]	@ (8009e78 <_Bfree+0x40>)
 8009e52:	218f      	movs	r1, #143	@ 0x8f
 8009e54:	f000 fce4 	bl	800a820 <__assert_func>
 8009e58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e5c:	6006      	str	r6, [r0, #0]
 8009e5e:	60c6      	str	r6, [r0, #12]
 8009e60:	b13c      	cbz	r4, 8009e72 <_Bfree+0x3a>
 8009e62:	69eb      	ldr	r3, [r5, #28]
 8009e64:	6862      	ldr	r2, [r4, #4]
 8009e66:	68db      	ldr	r3, [r3, #12]
 8009e68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e6c:	6021      	str	r1, [r4, #0]
 8009e6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e72:	bd70      	pop	{r4, r5, r6, pc}
 8009e74:	0800ab15 	.word	0x0800ab15
 8009e78:	0800aba6 	.word	0x0800aba6

08009e7c <__multadd>:
 8009e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e80:	690d      	ldr	r5, [r1, #16]
 8009e82:	4607      	mov	r7, r0
 8009e84:	460c      	mov	r4, r1
 8009e86:	461e      	mov	r6, r3
 8009e88:	f101 0c14 	add.w	ip, r1, #20
 8009e8c:	2000      	movs	r0, #0
 8009e8e:	f8dc 3000 	ldr.w	r3, [ip]
 8009e92:	b299      	uxth	r1, r3
 8009e94:	fb02 6101 	mla	r1, r2, r1, r6
 8009e98:	0c1e      	lsrs	r6, r3, #16
 8009e9a:	0c0b      	lsrs	r3, r1, #16
 8009e9c:	fb02 3306 	mla	r3, r2, r6, r3
 8009ea0:	b289      	uxth	r1, r1
 8009ea2:	3001      	adds	r0, #1
 8009ea4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ea8:	4285      	cmp	r5, r0
 8009eaa:	f84c 1b04 	str.w	r1, [ip], #4
 8009eae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009eb2:	dcec      	bgt.n	8009e8e <__multadd+0x12>
 8009eb4:	b30e      	cbz	r6, 8009efa <__multadd+0x7e>
 8009eb6:	68a3      	ldr	r3, [r4, #8]
 8009eb8:	42ab      	cmp	r3, r5
 8009eba:	dc19      	bgt.n	8009ef0 <__multadd+0x74>
 8009ebc:	6861      	ldr	r1, [r4, #4]
 8009ebe:	4638      	mov	r0, r7
 8009ec0:	3101      	adds	r1, #1
 8009ec2:	f7ff ff79 	bl	8009db8 <_Balloc>
 8009ec6:	4680      	mov	r8, r0
 8009ec8:	b928      	cbnz	r0, 8009ed6 <__multadd+0x5a>
 8009eca:	4602      	mov	r2, r0
 8009ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8009f00 <__multadd+0x84>)
 8009ece:	480d      	ldr	r0, [pc, #52]	@ (8009f04 <__multadd+0x88>)
 8009ed0:	21ba      	movs	r1, #186	@ 0xba
 8009ed2:	f000 fca5 	bl	800a820 <__assert_func>
 8009ed6:	6922      	ldr	r2, [r4, #16]
 8009ed8:	3202      	adds	r2, #2
 8009eda:	f104 010c 	add.w	r1, r4, #12
 8009ede:	0092      	lsls	r2, r2, #2
 8009ee0:	300c      	adds	r0, #12
 8009ee2:	f7fe fe68 	bl	8008bb6 <memcpy>
 8009ee6:	4621      	mov	r1, r4
 8009ee8:	4638      	mov	r0, r7
 8009eea:	f7ff ffa5 	bl	8009e38 <_Bfree>
 8009eee:	4644      	mov	r4, r8
 8009ef0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ef4:	3501      	adds	r5, #1
 8009ef6:	615e      	str	r6, [r3, #20]
 8009ef8:	6125      	str	r5, [r4, #16]
 8009efa:	4620      	mov	r0, r4
 8009efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f00:	0800ab84 	.word	0x0800ab84
 8009f04:	0800aba6 	.word	0x0800aba6

08009f08 <__hi0bits>:
 8009f08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	bf36      	itet	cc
 8009f10:	0403      	lslcc	r3, r0, #16
 8009f12:	2000      	movcs	r0, #0
 8009f14:	2010      	movcc	r0, #16
 8009f16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009f1a:	bf3c      	itt	cc
 8009f1c:	021b      	lslcc	r3, r3, #8
 8009f1e:	3008      	addcc	r0, #8
 8009f20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f24:	bf3c      	itt	cc
 8009f26:	011b      	lslcc	r3, r3, #4
 8009f28:	3004      	addcc	r0, #4
 8009f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f2e:	bf3c      	itt	cc
 8009f30:	009b      	lslcc	r3, r3, #2
 8009f32:	3002      	addcc	r0, #2
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	db05      	blt.n	8009f44 <__hi0bits+0x3c>
 8009f38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009f3c:	f100 0001 	add.w	r0, r0, #1
 8009f40:	bf08      	it	eq
 8009f42:	2020      	moveq	r0, #32
 8009f44:	4770      	bx	lr

08009f46 <__lo0bits>:
 8009f46:	6803      	ldr	r3, [r0, #0]
 8009f48:	4602      	mov	r2, r0
 8009f4a:	f013 0007 	ands.w	r0, r3, #7
 8009f4e:	d00b      	beq.n	8009f68 <__lo0bits+0x22>
 8009f50:	07d9      	lsls	r1, r3, #31
 8009f52:	d421      	bmi.n	8009f98 <__lo0bits+0x52>
 8009f54:	0798      	lsls	r0, r3, #30
 8009f56:	bf49      	itett	mi
 8009f58:	085b      	lsrmi	r3, r3, #1
 8009f5a:	089b      	lsrpl	r3, r3, #2
 8009f5c:	2001      	movmi	r0, #1
 8009f5e:	6013      	strmi	r3, [r2, #0]
 8009f60:	bf5c      	itt	pl
 8009f62:	6013      	strpl	r3, [r2, #0]
 8009f64:	2002      	movpl	r0, #2
 8009f66:	4770      	bx	lr
 8009f68:	b299      	uxth	r1, r3
 8009f6a:	b909      	cbnz	r1, 8009f70 <__lo0bits+0x2a>
 8009f6c:	0c1b      	lsrs	r3, r3, #16
 8009f6e:	2010      	movs	r0, #16
 8009f70:	b2d9      	uxtb	r1, r3
 8009f72:	b909      	cbnz	r1, 8009f78 <__lo0bits+0x32>
 8009f74:	3008      	adds	r0, #8
 8009f76:	0a1b      	lsrs	r3, r3, #8
 8009f78:	0719      	lsls	r1, r3, #28
 8009f7a:	bf04      	itt	eq
 8009f7c:	091b      	lsreq	r3, r3, #4
 8009f7e:	3004      	addeq	r0, #4
 8009f80:	0799      	lsls	r1, r3, #30
 8009f82:	bf04      	itt	eq
 8009f84:	089b      	lsreq	r3, r3, #2
 8009f86:	3002      	addeq	r0, #2
 8009f88:	07d9      	lsls	r1, r3, #31
 8009f8a:	d403      	bmi.n	8009f94 <__lo0bits+0x4e>
 8009f8c:	085b      	lsrs	r3, r3, #1
 8009f8e:	f100 0001 	add.w	r0, r0, #1
 8009f92:	d003      	beq.n	8009f9c <__lo0bits+0x56>
 8009f94:	6013      	str	r3, [r2, #0]
 8009f96:	4770      	bx	lr
 8009f98:	2000      	movs	r0, #0
 8009f9a:	4770      	bx	lr
 8009f9c:	2020      	movs	r0, #32
 8009f9e:	4770      	bx	lr

08009fa0 <__i2b>:
 8009fa0:	b510      	push	{r4, lr}
 8009fa2:	460c      	mov	r4, r1
 8009fa4:	2101      	movs	r1, #1
 8009fa6:	f7ff ff07 	bl	8009db8 <_Balloc>
 8009faa:	4602      	mov	r2, r0
 8009fac:	b928      	cbnz	r0, 8009fba <__i2b+0x1a>
 8009fae:	4b05      	ldr	r3, [pc, #20]	@ (8009fc4 <__i2b+0x24>)
 8009fb0:	4805      	ldr	r0, [pc, #20]	@ (8009fc8 <__i2b+0x28>)
 8009fb2:	f240 1145 	movw	r1, #325	@ 0x145
 8009fb6:	f000 fc33 	bl	800a820 <__assert_func>
 8009fba:	2301      	movs	r3, #1
 8009fbc:	6144      	str	r4, [r0, #20]
 8009fbe:	6103      	str	r3, [r0, #16]
 8009fc0:	bd10      	pop	{r4, pc}
 8009fc2:	bf00      	nop
 8009fc4:	0800ab84 	.word	0x0800ab84
 8009fc8:	0800aba6 	.word	0x0800aba6

08009fcc <__multiply>:
 8009fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd0:	4614      	mov	r4, r2
 8009fd2:	690a      	ldr	r2, [r1, #16]
 8009fd4:	6923      	ldr	r3, [r4, #16]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	bfa8      	it	ge
 8009fda:	4623      	movge	r3, r4
 8009fdc:	460f      	mov	r7, r1
 8009fde:	bfa4      	itt	ge
 8009fe0:	460c      	movge	r4, r1
 8009fe2:	461f      	movge	r7, r3
 8009fe4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009fe8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009fec:	68a3      	ldr	r3, [r4, #8]
 8009fee:	6861      	ldr	r1, [r4, #4]
 8009ff0:	eb0a 0609 	add.w	r6, sl, r9
 8009ff4:	42b3      	cmp	r3, r6
 8009ff6:	b085      	sub	sp, #20
 8009ff8:	bfb8      	it	lt
 8009ffa:	3101      	addlt	r1, #1
 8009ffc:	f7ff fedc 	bl	8009db8 <_Balloc>
 800a000:	b930      	cbnz	r0, 800a010 <__multiply+0x44>
 800a002:	4602      	mov	r2, r0
 800a004:	4b44      	ldr	r3, [pc, #272]	@ (800a118 <__multiply+0x14c>)
 800a006:	4845      	ldr	r0, [pc, #276]	@ (800a11c <__multiply+0x150>)
 800a008:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a00c:	f000 fc08 	bl	800a820 <__assert_func>
 800a010:	f100 0514 	add.w	r5, r0, #20
 800a014:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a018:	462b      	mov	r3, r5
 800a01a:	2200      	movs	r2, #0
 800a01c:	4543      	cmp	r3, r8
 800a01e:	d321      	bcc.n	800a064 <__multiply+0x98>
 800a020:	f107 0114 	add.w	r1, r7, #20
 800a024:	f104 0214 	add.w	r2, r4, #20
 800a028:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a02c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a030:	9302      	str	r3, [sp, #8]
 800a032:	1b13      	subs	r3, r2, r4
 800a034:	3b15      	subs	r3, #21
 800a036:	f023 0303 	bic.w	r3, r3, #3
 800a03a:	3304      	adds	r3, #4
 800a03c:	f104 0715 	add.w	r7, r4, #21
 800a040:	42ba      	cmp	r2, r7
 800a042:	bf38      	it	cc
 800a044:	2304      	movcc	r3, #4
 800a046:	9301      	str	r3, [sp, #4]
 800a048:	9b02      	ldr	r3, [sp, #8]
 800a04a:	9103      	str	r1, [sp, #12]
 800a04c:	428b      	cmp	r3, r1
 800a04e:	d80c      	bhi.n	800a06a <__multiply+0x9e>
 800a050:	2e00      	cmp	r6, #0
 800a052:	dd03      	ble.n	800a05c <__multiply+0x90>
 800a054:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d05b      	beq.n	800a114 <__multiply+0x148>
 800a05c:	6106      	str	r6, [r0, #16]
 800a05e:	b005      	add	sp, #20
 800a060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a064:	f843 2b04 	str.w	r2, [r3], #4
 800a068:	e7d8      	b.n	800a01c <__multiply+0x50>
 800a06a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a06e:	f1ba 0f00 	cmp.w	sl, #0
 800a072:	d024      	beq.n	800a0be <__multiply+0xf2>
 800a074:	f104 0e14 	add.w	lr, r4, #20
 800a078:	46a9      	mov	r9, r5
 800a07a:	f04f 0c00 	mov.w	ip, #0
 800a07e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a082:	f8d9 3000 	ldr.w	r3, [r9]
 800a086:	fa1f fb87 	uxth.w	fp, r7
 800a08a:	b29b      	uxth	r3, r3
 800a08c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a090:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a094:	f8d9 7000 	ldr.w	r7, [r9]
 800a098:	4463      	add	r3, ip
 800a09a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a09e:	fb0a c70b 	mla	r7, sl, fp, ip
 800a0a2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a0a6:	b29b      	uxth	r3, r3
 800a0a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a0ac:	4572      	cmp	r2, lr
 800a0ae:	f849 3b04 	str.w	r3, [r9], #4
 800a0b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a0b6:	d8e2      	bhi.n	800a07e <__multiply+0xb2>
 800a0b8:	9b01      	ldr	r3, [sp, #4]
 800a0ba:	f845 c003 	str.w	ip, [r5, r3]
 800a0be:	9b03      	ldr	r3, [sp, #12]
 800a0c0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a0c4:	3104      	adds	r1, #4
 800a0c6:	f1b9 0f00 	cmp.w	r9, #0
 800a0ca:	d021      	beq.n	800a110 <__multiply+0x144>
 800a0cc:	682b      	ldr	r3, [r5, #0]
 800a0ce:	f104 0c14 	add.w	ip, r4, #20
 800a0d2:	46ae      	mov	lr, r5
 800a0d4:	f04f 0a00 	mov.w	sl, #0
 800a0d8:	f8bc b000 	ldrh.w	fp, [ip]
 800a0dc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a0e0:	fb09 770b 	mla	r7, r9, fp, r7
 800a0e4:	4457      	add	r7, sl
 800a0e6:	b29b      	uxth	r3, r3
 800a0e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a0ec:	f84e 3b04 	str.w	r3, [lr], #4
 800a0f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a0f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a0f8:	f8be 3000 	ldrh.w	r3, [lr]
 800a0fc:	fb09 330a 	mla	r3, r9, sl, r3
 800a100:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a104:	4562      	cmp	r2, ip
 800a106:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a10a:	d8e5      	bhi.n	800a0d8 <__multiply+0x10c>
 800a10c:	9f01      	ldr	r7, [sp, #4]
 800a10e:	51eb      	str	r3, [r5, r7]
 800a110:	3504      	adds	r5, #4
 800a112:	e799      	b.n	800a048 <__multiply+0x7c>
 800a114:	3e01      	subs	r6, #1
 800a116:	e79b      	b.n	800a050 <__multiply+0x84>
 800a118:	0800ab84 	.word	0x0800ab84
 800a11c:	0800aba6 	.word	0x0800aba6

0800a120 <__pow5mult>:
 800a120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a124:	4615      	mov	r5, r2
 800a126:	f012 0203 	ands.w	r2, r2, #3
 800a12a:	4607      	mov	r7, r0
 800a12c:	460e      	mov	r6, r1
 800a12e:	d007      	beq.n	800a140 <__pow5mult+0x20>
 800a130:	4c25      	ldr	r4, [pc, #148]	@ (800a1c8 <__pow5mult+0xa8>)
 800a132:	3a01      	subs	r2, #1
 800a134:	2300      	movs	r3, #0
 800a136:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a13a:	f7ff fe9f 	bl	8009e7c <__multadd>
 800a13e:	4606      	mov	r6, r0
 800a140:	10ad      	asrs	r5, r5, #2
 800a142:	d03d      	beq.n	800a1c0 <__pow5mult+0xa0>
 800a144:	69fc      	ldr	r4, [r7, #28]
 800a146:	b97c      	cbnz	r4, 800a168 <__pow5mult+0x48>
 800a148:	2010      	movs	r0, #16
 800a14a:	f7ff fcd3 	bl	8009af4 <malloc>
 800a14e:	4602      	mov	r2, r0
 800a150:	61f8      	str	r0, [r7, #28]
 800a152:	b928      	cbnz	r0, 800a160 <__pow5mult+0x40>
 800a154:	4b1d      	ldr	r3, [pc, #116]	@ (800a1cc <__pow5mult+0xac>)
 800a156:	481e      	ldr	r0, [pc, #120]	@ (800a1d0 <__pow5mult+0xb0>)
 800a158:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a15c:	f000 fb60 	bl	800a820 <__assert_func>
 800a160:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a164:	6004      	str	r4, [r0, #0]
 800a166:	60c4      	str	r4, [r0, #12]
 800a168:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a16c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a170:	b94c      	cbnz	r4, 800a186 <__pow5mult+0x66>
 800a172:	f240 2171 	movw	r1, #625	@ 0x271
 800a176:	4638      	mov	r0, r7
 800a178:	f7ff ff12 	bl	8009fa0 <__i2b>
 800a17c:	2300      	movs	r3, #0
 800a17e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a182:	4604      	mov	r4, r0
 800a184:	6003      	str	r3, [r0, #0]
 800a186:	f04f 0900 	mov.w	r9, #0
 800a18a:	07eb      	lsls	r3, r5, #31
 800a18c:	d50a      	bpl.n	800a1a4 <__pow5mult+0x84>
 800a18e:	4631      	mov	r1, r6
 800a190:	4622      	mov	r2, r4
 800a192:	4638      	mov	r0, r7
 800a194:	f7ff ff1a 	bl	8009fcc <__multiply>
 800a198:	4631      	mov	r1, r6
 800a19a:	4680      	mov	r8, r0
 800a19c:	4638      	mov	r0, r7
 800a19e:	f7ff fe4b 	bl	8009e38 <_Bfree>
 800a1a2:	4646      	mov	r6, r8
 800a1a4:	106d      	asrs	r5, r5, #1
 800a1a6:	d00b      	beq.n	800a1c0 <__pow5mult+0xa0>
 800a1a8:	6820      	ldr	r0, [r4, #0]
 800a1aa:	b938      	cbnz	r0, 800a1bc <__pow5mult+0x9c>
 800a1ac:	4622      	mov	r2, r4
 800a1ae:	4621      	mov	r1, r4
 800a1b0:	4638      	mov	r0, r7
 800a1b2:	f7ff ff0b 	bl	8009fcc <__multiply>
 800a1b6:	6020      	str	r0, [r4, #0]
 800a1b8:	f8c0 9000 	str.w	r9, [r0]
 800a1bc:	4604      	mov	r4, r0
 800a1be:	e7e4      	b.n	800a18a <__pow5mult+0x6a>
 800a1c0:	4630      	mov	r0, r6
 800a1c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1c6:	bf00      	nop
 800a1c8:	0800ac00 	.word	0x0800ac00
 800a1cc:	0800ab15 	.word	0x0800ab15
 800a1d0:	0800aba6 	.word	0x0800aba6

0800a1d4 <__lshift>:
 800a1d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1d8:	460c      	mov	r4, r1
 800a1da:	6849      	ldr	r1, [r1, #4]
 800a1dc:	6923      	ldr	r3, [r4, #16]
 800a1de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a1e2:	68a3      	ldr	r3, [r4, #8]
 800a1e4:	4607      	mov	r7, r0
 800a1e6:	4691      	mov	r9, r2
 800a1e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a1ec:	f108 0601 	add.w	r6, r8, #1
 800a1f0:	42b3      	cmp	r3, r6
 800a1f2:	db0b      	blt.n	800a20c <__lshift+0x38>
 800a1f4:	4638      	mov	r0, r7
 800a1f6:	f7ff fddf 	bl	8009db8 <_Balloc>
 800a1fa:	4605      	mov	r5, r0
 800a1fc:	b948      	cbnz	r0, 800a212 <__lshift+0x3e>
 800a1fe:	4602      	mov	r2, r0
 800a200:	4b28      	ldr	r3, [pc, #160]	@ (800a2a4 <__lshift+0xd0>)
 800a202:	4829      	ldr	r0, [pc, #164]	@ (800a2a8 <__lshift+0xd4>)
 800a204:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a208:	f000 fb0a 	bl	800a820 <__assert_func>
 800a20c:	3101      	adds	r1, #1
 800a20e:	005b      	lsls	r3, r3, #1
 800a210:	e7ee      	b.n	800a1f0 <__lshift+0x1c>
 800a212:	2300      	movs	r3, #0
 800a214:	f100 0114 	add.w	r1, r0, #20
 800a218:	f100 0210 	add.w	r2, r0, #16
 800a21c:	4618      	mov	r0, r3
 800a21e:	4553      	cmp	r3, sl
 800a220:	db33      	blt.n	800a28a <__lshift+0xb6>
 800a222:	6920      	ldr	r0, [r4, #16]
 800a224:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a228:	f104 0314 	add.w	r3, r4, #20
 800a22c:	f019 091f 	ands.w	r9, r9, #31
 800a230:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a234:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a238:	d02b      	beq.n	800a292 <__lshift+0xbe>
 800a23a:	f1c9 0e20 	rsb	lr, r9, #32
 800a23e:	468a      	mov	sl, r1
 800a240:	2200      	movs	r2, #0
 800a242:	6818      	ldr	r0, [r3, #0]
 800a244:	fa00 f009 	lsl.w	r0, r0, r9
 800a248:	4310      	orrs	r0, r2
 800a24a:	f84a 0b04 	str.w	r0, [sl], #4
 800a24e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a252:	459c      	cmp	ip, r3
 800a254:	fa22 f20e 	lsr.w	r2, r2, lr
 800a258:	d8f3      	bhi.n	800a242 <__lshift+0x6e>
 800a25a:	ebac 0304 	sub.w	r3, ip, r4
 800a25e:	3b15      	subs	r3, #21
 800a260:	f023 0303 	bic.w	r3, r3, #3
 800a264:	3304      	adds	r3, #4
 800a266:	f104 0015 	add.w	r0, r4, #21
 800a26a:	4584      	cmp	ip, r0
 800a26c:	bf38      	it	cc
 800a26e:	2304      	movcc	r3, #4
 800a270:	50ca      	str	r2, [r1, r3]
 800a272:	b10a      	cbz	r2, 800a278 <__lshift+0xa4>
 800a274:	f108 0602 	add.w	r6, r8, #2
 800a278:	3e01      	subs	r6, #1
 800a27a:	4638      	mov	r0, r7
 800a27c:	612e      	str	r6, [r5, #16]
 800a27e:	4621      	mov	r1, r4
 800a280:	f7ff fdda 	bl	8009e38 <_Bfree>
 800a284:	4628      	mov	r0, r5
 800a286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a28a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a28e:	3301      	adds	r3, #1
 800a290:	e7c5      	b.n	800a21e <__lshift+0x4a>
 800a292:	3904      	subs	r1, #4
 800a294:	f853 2b04 	ldr.w	r2, [r3], #4
 800a298:	f841 2f04 	str.w	r2, [r1, #4]!
 800a29c:	459c      	cmp	ip, r3
 800a29e:	d8f9      	bhi.n	800a294 <__lshift+0xc0>
 800a2a0:	e7ea      	b.n	800a278 <__lshift+0xa4>
 800a2a2:	bf00      	nop
 800a2a4:	0800ab84 	.word	0x0800ab84
 800a2a8:	0800aba6 	.word	0x0800aba6

0800a2ac <__mcmp>:
 800a2ac:	690a      	ldr	r2, [r1, #16]
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	6900      	ldr	r0, [r0, #16]
 800a2b2:	1a80      	subs	r0, r0, r2
 800a2b4:	b530      	push	{r4, r5, lr}
 800a2b6:	d10e      	bne.n	800a2d6 <__mcmp+0x2a>
 800a2b8:	3314      	adds	r3, #20
 800a2ba:	3114      	adds	r1, #20
 800a2bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a2c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a2c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a2c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a2cc:	4295      	cmp	r5, r2
 800a2ce:	d003      	beq.n	800a2d8 <__mcmp+0x2c>
 800a2d0:	d205      	bcs.n	800a2de <__mcmp+0x32>
 800a2d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a2d6:	bd30      	pop	{r4, r5, pc}
 800a2d8:	42a3      	cmp	r3, r4
 800a2da:	d3f3      	bcc.n	800a2c4 <__mcmp+0x18>
 800a2dc:	e7fb      	b.n	800a2d6 <__mcmp+0x2a>
 800a2de:	2001      	movs	r0, #1
 800a2e0:	e7f9      	b.n	800a2d6 <__mcmp+0x2a>
	...

0800a2e4 <__mdiff>:
 800a2e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2e8:	4689      	mov	r9, r1
 800a2ea:	4606      	mov	r6, r0
 800a2ec:	4611      	mov	r1, r2
 800a2ee:	4648      	mov	r0, r9
 800a2f0:	4614      	mov	r4, r2
 800a2f2:	f7ff ffdb 	bl	800a2ac <__mcmp>
 800a2f6:	1e05      	subs	r5, r0, #0
 800a2f8:	d112      	bne.n	800a320 <__mdiff+0x3c>
 800a2fa:	4629      	mov	r1, r5
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	f7ff fd5b 	bl	8009db8 <_Balloc>
 800a302:	4602      	mov	r2, r0
 800a304:	b928      	cbnz	r0, 800a312 <__mdiff+0x2e>
 800a306:	4b3f      	ldr	r3, [pc, #252]	@ (800a404 <__mdiff+0x120>)
 800a308:	f240 2137 	movw	r1, #567	@ 0x237
 800a30c:	483e      	ldr	r0, [pc, #248]	@ (800a408 <__mdiff+0x124>)
 800a30e:	f000 fa87 	bl	800a820 <__assert_func>
 800a312:	2301      	movs	r3, #1
 800a314:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a318:	4610      	mov	r0, r2
 800a31a:	b003      	add	sp, #12
 800a31c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a320:	bfbc      	itt	lt
 800a322:	464b      	movlt	r3, r9
 800a324:	46a1      	movlt	r9, r4
 800a326:	4630      	mov	r0, r6
 800a328:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a32c:	bfba      	itte	lt
 800a32e:	461c      	movlt	r4, r3
 800a330:	2501      	movlt	r5, #1
 800a332:	2500      	movge	r5, #0
 800a334:	f7ff fd40 	bl	8009db8 <_Balloc>
 800a338:	4602      	mov	r2, r0
 800a33a:	b918      	cbnz	r0, 800a344 <__mdiff+0x60>
 800a33c:	4b31      	ldr	r3, [pc, #196]	@ (800a404 <__mdiff+0x120>)
 800a33e:	f240 2145 	movw	r1, #581	@ 0x245
 800a342:	e7e3      	b.n	800a30c <__mdiff+0x28>
 800a344:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a348:	6926      	ldr	r6, [r4, #16]
 800a34a:	60c5      	str	r5, [r0, #12]
 800a34c:	f109 0310 	add.w	r3, r9, #16
 800a350:	f109 0514 	add.w	r5, r9, #20
 800a354:	f104 0e14 	add.w	lr, r4, #20
 800a358:	f100 0b14 	add.w	fp, r0, #20
 800a35c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a360:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a364:	9301      	str	r3, [sp, #4]
 800a366:	46d9      	mov	r9, fp
 800a368:	f04f 0c00 	mov.w	ip, #0
 800a36c:	9b01      	ldr	r3, [sp, #4]
 800a36e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a372:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a376:	9301      	str	r3, [sp, #4]
 800a378:	fa1f f38a 	uxth.w	r3, sl
 800a37c:	4619      	mov	r1, r3
 800a37e:	b283      	uxth	r3, r0
 800a380:	1acb      	subs	r3, r1, r3
 800a382:	0c00      	lsrs	r0, r0, #16
 800a384:	4463      	add	r3, ip
 800a386:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a38a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a38e:	b29b      	uxth	r3, r3
 800a390:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a394:	4576      	cmp	r6, lr
 800a396:	f849 3b04 	str.w	r3, [r9], #4
 800a39a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a39e:	d8e5      	bhi.n	800a36c <__mdiff+0x88>
 800a3a0:	1b33      	subs	r3, r6, r4
 800a3a2:	3b15      	subs	r3, #21
 800a3a4:	f023 0303 	bic.w	r3, r3, #3
 800a3a8:	3415      	adds	r4, #21
 800a3aa:	3304      	adds	r3, #4
 800a3ac:	42a6      	cmp	r6, r4
 800a3ae:	bf38      	it	cc
 800a3b0:	2304      	movcc	r3, #4
 800a3b2:	441d      	add	r5, r3
 800a3b4:	445b      	add	r3, fp
 800a3b6:	461e      	mov	r6, r3
 800a3b8:	462c      	mov	r4, r5
 800a3ba:	4544      	cmp	r4, r8
 800a3bc:	d30e      	bcc.n	800a3dc <__mdiff+0xf8>
 800a3be:	f108 0103 	add.w	r1, r8, #3
 800a3c2:	1b49      	subs	r1, r1, r5
 800a3c4:	f021 0103 	bic.w	r1, r1, #3
 800a3c8:	3d03      	subs	r5, #3
 800a3ca:	45a8      	cmp	r8, r5
 800a3cc:	bf38      	it	cc
 800a3ce:	2100      	movcc	r1, #0
 800a3d0:	440b      	add	r3, r1
 800a3d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a3d6:	b191      	cbz	r1, 800a3fe <__mdiff+0x11a>
 800a3d8:	6117      	str	r7, [r2, #16]
 800a3da:	e79d      	b.n	800a318 <__mdiff+0x34>
 800a3dc:	f854 1b04 	ldr.w	r1, [r4], #4
 800a3e0:	46e6      	mov	lr, ip
 800a3e2:	0c08      	lsrs	r0, r1, #16
 800a3e4:	fa1c fc81 	uxtah	ip, ip, r1
 800a3e8:	4471      	add	r1, lr
 800a3ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a3ee:	b289      	uxth	r1, r1
 800a3f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a3f4:	f846 1b04 	str.w	r1, [r6], #4
 800a3f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a3fc:	e7dd      	b.n	800a3ba <__mdiff+0xd6>
 800a3fe:	3f01      	subs	r7, #1
 800a400:	e7e7      	b.n	800a3d2 <__mdiff+0xee>
 800a402:	bf00      	nop
 800a404:	0800ab84 	.word	0x0800ab84
 800a408:	0800aba6 	.word	0x0800aba6

0800a40c <__d2b>:
 800a40c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a410:	460f      	mov	r7, r1
 800a412:	2101      	movs	r1, #1
 800a414:	ec59 8b10 	vmov	r8, r9, d0
 800a418:	4616      	mov	r6, r2
 800a41a:	f7ff fccd 	bl	8009db8 <_Balloc>
 800a41e:	4604      	mov	r4, r0
 800a420:	b930      	cbnz	r0, 800a430 <__d2b+0x24>
 800a422:	4602      	mov	r2, r0
 800a424:	4b23      	ldr	r3, [pc, #140]	@ (800a4b4 <__d2b+0xa8>)
 800a426:	4824      	ldr	r0, [pc, #144]	@ (800a4b8 <__d2b+0xac>)
 800a428:	f240 310f 	movw	r1, #783	@ 0x30f
 800a42c:	f000 f9f8 	bl	800a820 <__assert_func>
 800a430:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a434:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a438:	b10d      	cbz	r5, 800a43e <__d2b+0x32>
 800a43a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a43e:	9301      	str	r3, [sp, #4]
 800a440:	f1b8 0300 	subs.w	r3, r8, #0
 800a444:	d023      	beq.n	800a48e <__d2b+0x82>
 800a446:	4668      	mov	r0, sp
 800a448:	9300      	str	r3, [sp, #0]
 800a44a:	f7ff fd7c 	bl	8009f46 <__lo0bits>
 800a44e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a452:	b1d0      	cbz	r0, 800a48a <__d2b+0x7e>
 800a454:	f1c0 0320 	rsb	r3, r0, #32
 800a458:	fa02 f303 	lsl.w	r3, r2, r3
 800a45c:	430b      	orrs	r3, r1
 800a45e:	40c2      	lsrs	r2, r0
 800a460:	6163      	str	r3, [r4, #20]
 800a462:	9201      	str	r2, [sp, #4]
 800a464:	9b01      	ldr	r3, [sp, #4]
 800a466:	61a3      	str	r3, [r4, #24]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	bf0c      	ite	eq
 800a46c:	2201      	moveq	r2, #1
 800a46e:	2202      	movne	r2, #2
 800a470:	6122      	str	r2, [r4, #16]
 800a472:	b1a5      	cbz	r5, 800a49e <__d2b+0x92>
 800a474:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a478:	4405      	add	r5, r0
 800a47a:	603d      	str	r5, [r7, #0]
 800a47c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a480:	6030      	str	r0, [r6, #0]
 800a482:	4620      	mov	r0, r4
 800a484:	b003      	add	sp, #12
 800a486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a48a:	6161      	str	r1, [r4, #20]
 800a48c:	e7ea      	b.n	800a464 <__d2b+0x58>
 800a48e:	a801      	add	r0, sp, #4
 800a490:	f7ff fd59 	bl	8009f46 <__lo0bits>
 800a494:	9b01      	ldr	r3, [sp, #4]
 800a496:	6163      	str	r3, [r4, #20]
 800a498:	3020      	adds	r0, #32
 800a49a:	2201      	movs	r2, #1
 800a49c:	e7e8      	b.n	800a470 <__d2b+0x64>
 800a49e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a4a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a4a6:	6038      	str	r0, [r7, #0]
 800a4a8:	6918      	ldr	r0, [r3, #16]
 800a4aa:	f7ff fd2d 	bl	8009f08 <__hi0bits>
 800a4ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a4b2:	e7e5      	b.n	800a480 <__d2b+0x74>
 800a4b4:	0800ab84 	.word	0x0800ab84
 800a4b8:	0800aba6 	.word	0x0800aba6

0800a4bc <__sread>:
 800a4bc:	b510      	push	{r4, lr}
 800a4be:	460c      	mov	r4, r1
 800a4c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4c4:	f000 f978 	bl	800a7b8 <_read_r>
 800a4c8:	2800      	cmp	r0, #0
 800a4ca:	bfab      	itete	ge
 800a4cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a4ce:	89a3      	ldrhlt	r3, [r4, #12]
 800a4d0:	181b      	addge	r3, r3, r0
 800a4d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a4d6:	bfac      	ite	ge
 800a4d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a4da:	81a3      	strhlt	r3, [r4, #12]
 800a4dc:	bd10      	pop	{r4, pc}

0800a4de <__swrite>:
 800a4de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4e2:	461f      	mov	r7, r3
 800a4e4:	898b      	ldrh	r3, [r1, #12]
 800a4e6:	05db      	lsls	r3, r3, #23
 800a4e8:	4605      	mov	r5, r0
 800a4ea:	460c      	mov	r4, r1
 800a4ec:	4616      	mov	r6, r2
 800a4ee:	d505      	bpl.n	800a4fc <__swrite+0x1e>
 800a4f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4f4:	2302      	movs	r3, #2
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	f000 f94c 	bl	800a794 <_lseek_r>
 800a4fc:	89a3      	ldrh	r3, [r4, #12]
 800a4fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a502:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a506:	81a3      	strh	r3, [r4, #12]
 800a508:	4632      	mov	r2, r6
 800a50a:	463b      	mov	r3, r7
 800a50c:	4628      	mov	r0, r5
 800a50e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a512:	f000 b973 	b.w	800a7fc <_write_r>

0800a516 <__sseek>:
 800a516:	b510      	push	{r4, lr}
 800a518:	460c      	mov	r4, r1
 800a51a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a51e:	f000 f939 	bl	800a794 <_lseek_r>
 800a522:	1c43      	adds	r3, r0, #1
 800a524:	89a3      	ldrh	r3, [r4, #12]
 800a526:	bf15      	itete	ne
 800a528:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a52a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a52e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a532:	81a3      	strheq	r3, [r4, #12]
 800a534:	bf18      	it	ne
 800a536:	81a3      	strhne	r3, [r4, #12]
 800a538:	bd10      	pop	{r4, pc}

0800a53a <__sclose>:
 800a53a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a53e:	f000 b8f7 	b.w	800a730 <_close_r>

0800a542 <__swbuf_r>:
 800a542:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a544:	460e      	mov	r6, r1
 800a546:	4614      	mov	r4, r2
 800a548:	4605      	mov	r5, r0
 800a54a:	b118      	cbz	r0, 800a554 <__swbuf_r+0x12>
 800a54c:	6a03      	ldr	r3, [r0, #32]
 800a54e:	b90b      	cbnz	r3, 800a554 <__swbuf_r+0x12>
 800a550:	f7fe fab0 	bl	8008ab4 <__sinit>
 800a554:	69a3      	ldr	r3, [r4, #24]
 800a556:	60a3      	str	r3, [r4, #8]
 800a558:	89a3      	ldrh	r3, [r4, #12]
 800a55a:	071a      	lsls	r2, r3, #28
 800a55c:	d501      	bpl.n	800a562 <__swbuf_r+0x20>
 800a55e:	6923      	ldr	r3, [r4, #16]
 800a560:	b943      	cbnz	r3, 800a574 <__swbuf_r+0x32>
 800a562:	4621      	mov	r1, r4
 800a564:	4628      	mov	r0, r5
 800a566:	f000 f82b 	bl	800a5c0 <__swsetup_r>
 800a56a:	b118      	cbz	r0, 800a574 <__swbuf_r+0x32>
 800a56c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a570:	4638      	mov	r0, r7
 800a572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a574:	6823      	ldr	r3, [r4, #0]
 800a576:	6922      	ldr	r2, [r4, #16]
 800a578:	1a98      	subs	r0, r3, r2
 800a57a:	6963      	ldr	r3, [r4, #20]
 800a57c:	b2f6      	uxtb	r6, r6
 800a57e:	4283      	cmp	r3, r0
 800a580:	4637      	mov	r7, r6
 800a582:	dc05      	bgt.n	800a590 <__swbuf_r+0x4e>
 800a584:	4621      	mov	r1, r4
 800a586:	4628      	mov	r0, r5
 800a588:	f7ff fbe2 	bl	8009d50 <_fflush_r>
 800a58c:	2800      	cmp	r0, #0
 800a58e:	d1ed      	bne.n	800a56c <__swbuf_r+0x2a>
 800a590:	68a3      	ldr	r3, [r4, #8]
 800a592:	3b01      	subs	r3, #1
 800a594:	60a3      	str	r3, [r4, #8]
 800a596:	6823      	ldr	r3, [r4, #0]
 800a598:	1c5a      	adds	r2, r3, #1
 800a59a:	6022      	str	r2, [r4, #0]
 800a59c:	701e      	strb	r6, [r3, #0]
 800a59e:	6962      	ldr	r2, [r4, #20]
 800a5a0:	1c43      	adds	r3, r0, #1
 800a5a2:	429a      	cmp	r2, r3
 800a5a4:	d004      	beq.n	800a5b0 <__swbuf_r+0x6e>
 800a5a6:	89a3      	ldrh	r3, [r4, #12]
 800a5a8:	07db      	lsls	r3, r3, #31
 800a5aa:	d5e1      	bpl.n	800a570 <__swbuf_r+0x2e>
 800a5ac:	2e0a      	cmp	r6, #10
 800a5ae:	d1df      	bne.n	800a570 <__swbuf_r+0x2e>
 800a5b0:	4621      	mov	r1, r4
 800a5b2:	4628      	mov	r0, r5
 800a5b4:	f7ff fbcc 	bl	8009d50 <_fflush_r>
 800a5b8:	2800      	cmp	r0, #0
 800a5ba:	d0d9      	beq.n	800a570 <__swbuf_r+0x2e>
 800a5bc:	e7d6      	b.n	800a56c <__swbuf_r+0x2a>
	...

0800a5c0 <__swsetup_r>:
 800a5c0:	b538      	push	{r3, r4, r5, lr}
 800a5c2:	4b29      	ldr	r3, [pc, #164]	@ (800a668 <__swsetup_r+0xa8>)
 800a5c4:	4605      	mov	r5, r0
 800a5c6:	6818      	ldr	r0, [r3, #0]
 800a5c8:	460c      	mov	r4, r1
 800a5ca:	b118      	cbz	r0, 800a5d4 <__swsetup_r+0x14>
 800a5cc:	6a03      	ldr	r3, [r0, #32]
 800a5ce:	b90b      	cbnz	r3, 800a5d4 <__swsetup_r+0x14>
 800a5d0:	f7fe fa70 	bl	8008ab4 <__sinit>
 800a5d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5d8:	0719      	lsls	r1, r3, #28
 800a5da:	d422      	bmi.n	800a622 <__swsetup_r+0x62>
 800a5dc:	06da      	lsls	r2, r3, #27
 800a5de:	d407      	bmi.n	800a5f0 <__swsetup_r+0x30>
 800a5e0:	2209      	movs	r2, #9
 800a5e2:	602a      	str	r2, [r5, #0]
 800a5e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5e8:	81a3      	strh	r3, [r4, #12]
 800a5ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5ee:	e033      	b.n	800a658 <__swsetup_r+0x98>
 800a5f0:	0758      	lsls	r0, r3, #29
 800a5f2:	d512      	bpl.n	800a61a <__swsetup_r+0x5a>
 800a5f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5f6:	b141      	cbz	r1, 800a60a <__swsetup_r+0x4a>
 800a5f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5fc:	4299      	cmp	r1, r3
 800a5fe:	d002      	beq.n	800a606 <__swsetup_r+0x46>
 800a600:	4628      	mov	r0, r5
 800a602:	f000 f93f 	bl	800a884 <_free_r>
 800a606:	2300      	movs	r3, #0
 800a608:	6363      	str	r3, [r4, #52]	@ 0x34
 800a60a:	89a3      	ldrh	r3, [r4, #12]
 800a60c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a610:	81a3      	strh	r3, [r4, #12]
 800a612:	2300      	movs	r3, #0
 800a614:	6063      	str	r3, [r4, #4]
 800a616:	6923      	ldr	r3, [r4, #16]
 800a618:	6023      	str	r3, [r4, #0]
 800a61a:	89a3      	ldrh	r3, [r4, #12]
 800a61c:	f043 0308 	orr.w	r3, r3, #8
 800a620:	81a3      	strh	r3, [r4, #12]
 800a622:	6923      	ldr	r3, [r4, #16]
 800a624:	b94b      	cbnz	r3, 800a63a <__swsetup_r+0x7a>
 800a626:	89a3      	ldrh	r3, [r4, #12]
 800a628:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a62c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a630:	d003      	beq.n	800a63a <__swsetup_r+0x7a>
 800a632:	4621      	mov	r1, r4
 800a634:	4628      	mov	r0, r5
 800a636:	f000 f83f 	bl	800a6b8 <__smakebuf_r>
 800a63a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a63e:	f013 0201 	ands.w	r2, r3, #1
 800a642:	d00a      	beq.n	800a65a <__swsetup_r+0x9a>
 800a644:	2200      	movs	r2, #0
 800a646:	60a2      	str	r2, [r4, #8]
 800a648:	6962      	ldr	r2, [r4, #20]
 800a64a:	4252      	negs	r2, r2
 800a64c:	61a2      	str	r2, [r4, #24]
 800a64e:	6922      	ldr	r2, [r4, #16]
 800a650:	b942      	cbnz	r2, 800a664 <__swsetup_r+0xa4>
 800a652:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a656:	d1c5      	bne.n	800a5e4 <__swsetup_r+0x24>
 800a658:	bd38      	pop	{r3, r4, r5, pc}
 800a65a:	0799      	lsls	r1, r3, #30
 800a65c:	bf58      	it	pl
 800a65e:	6962      	ldrpl	r2, [r4, #20]
 800a660:	60a2      	str	r2, [r4, #8]
 800a662:	e7f4      	b.n	800a64e <__swsetup_r+0x8e>
 800a664:	2000      	movs	r0, #0
 800a666:	e7f7      	b.n	800a658 <__swsetup_r+0x98>
 800a668:	2000004c 	.word	0x2000004c

0800a66c <__swhatbuf_r>:
 800a66c:	b570      	push	{r4, r5, r6, lr}
 800a66e:	460c      	mov	r4, r1
 800a670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a674:	2900      	cmp	r1, #0
 800a676:	b096      	sub	sp, #88	@ 0x58
 800a678:	4615      	mov	r5, r2
 800a67a:	461e      	mov	r6, r3
 800a67c:	da0d      	bge.n	800a69a <__swhatbuf_r+0x2e>
 800a67e:	89a3      	ldrh	r3, [r4, #12]
 800a680:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a684:	f04f 0100 	mov.w	r1, #0
 800a688:	bf14      	ite	ne
 800a68a:	2340      	movne	r3, #64	@ 0x40
 800a68c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a690:	2000      	movs	r0, #0
 800a692:	6031      	str	r1, [r6, #0]
 800a694:	602b      	str	r3, [r5, #0]
 800a696:	b016      	add	sp, #88	@ 0x58
 800a698:	bd70      	pop	{r4, r5, r6, pc}
 800a69a:	466a      	mov	r2, sp
 800a69c:	f000 f858 	bl	800a750 <_fstat_r>
 800a6a0:	2800      	cmp	r0, #0
 800a6a2:	dbec      	blt.n	800a67e <__swhatbuf_r+0x12>
 800a6a4:	9901      	ldr	r1, [sp, #4]
 800a6a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a6aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a6ae:	4259      	negs	r1, r3
 800a6b0:	4159      	adcs	r1, r3
 800a6b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a6b6:	e7eb      	b.n	800a690 <__swhatbuf_r+0x24>

0800a6b8 <__smakebuf_r>:
 800a6b8:	898b      	ldrh	r3, [r1, #12]
 800a6ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6bc:	079d      	lsls	r5, r3, #30
 800a6be:	4606      	mov	r6, r0
 800a6c0:	460c      	mov	r4, r1
 800a6c2:	d507      	bpl.n	800a6d4 <__smakebuf_r+0x1c>
 800a6c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a6c8:	6023      	str	r3, [r4, #0]
 800a6ca:	6123      	str	r3, [r4, #16]
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	6163      	str	r3, [r4, #20]
 800a6d0:	b003      	add	sp, #12
 800a6d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6d4:	ab01      	add	r3, sp, #4
 800a6d6:	466a      	mov	r2, sp
 800a6d8:	f7ff ffc8 	bl	800a66c <__swhatbuf_r>
 800a6dc:	9f00      	ldr	r7, [sp, #0]
 800a6de:	4605      	mov	r5, r0
 800a6e0:	4639      	mov	r1, r7
 800a6e2:	4630      	mov	r0, r6
 800a6e4:	f7ff fa30 	bl	8009b48 <_malloc_r>
 800a6e8:	b948      	cbnz	r0, 800a6fe <__smakebuf_r+0x46>
 800a6ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6ee:	059a      	lsls	r2, r3, #22
 800a6f0:	d4ee      	bmi.n	800a6d0 <__smakebuf_r+0x18>
 800a6f2:	f023 0303 	bic.w	r3, r3, #3
 800a6f6:	f043 0302 	orr.w	r3, r3, #2
 800a6fa:	81a3      	strh	r3, [r4, #12]
 800a6fc:	e7e2      	b.n	800a6c4 <__smakebuf_r+0xc>
 800a6fe:	89a3      	ldrh	r3, [r4, #12]
 800a700:	6020      	str	r0, [r4, #0]
 800a702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a706:	81a3      	strh	r3, [r4, #12]
 800a708:	9b01      	ldr	r3, [sp, #4]
 800a70a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a70e:	b15b      	cbz	r3, 800a728 <__smakebuf_r+0x70>
 800a710:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a714:	4630      	mov	r0, r6
 800a716:	f000 f82d 	bl	800a774 <_isatty_r>
 800a71a:	b128      	cbz	r0, 800a728 <__smakebuf_r+0x70>
 800a71c:	89a3      	ldrh	r3, [r4, #12]
 800a71e:	f023 0303 	bic.w	r3, r3, #3
 800a722:	f043 0301 	orr.w	r3, r3, #1
 800a726:	81a3      	strh	r3, [r4, #12]
 800a728:	89a3      	ldrh	r3, [r4, #12]
 800a72a:	431d      	orrs	r5, r3
 800a72c:	81a5      	strh	r5, [r4, #12]
 800a72e:	e7cf      	b.n	800a6d0 <__smakebuf_r+0x18>

0800a730 <_close_r>:
 800a730:	b538      	push	{r3, r4, r5, lr}
 800a732:	4d06      	ldr	r5, [pc, #24]	@ (800a74c <_close_r+0x1c>)
 800a734:	2300      	movs	r3, #0
 800a736:	4604      	mov	r4, r0
 800a738:	4608      	mov	r0, r1
 800a73a:	602b      	str	r3, [r5, #0]
 800a73c:	f7f7 fcfa 	bl	8002134 <_close>
 800a740:	1c43      	adds	r3, r0, #1
 800a742:	d102      	bne.n	800a74a <_close_r+0x1a>
 800a744:	682b      	ldr	r3, [r5, #0]
 800a746:	b103      	cbz	r3, 800a74a <_close_r+0x1a>
 800a748:	6023      	str	r3, [r4, #0]
 800a74a:	bd38      	pop	{r3, r4, r5, pc}
 800a74c:	200005cc 	.word	0x200005cc

0800a750 <_fstat_r>:
 800a750:	b538      	push	{r3, r4, r5, lr}
 800a752:	4d07      	ldr	r5, [pc, #28]	@ (800a770 <_fstat_r+0x20>)
 800a754:	2300      	movs	r3, #0
 800a756:	4604      	mov	r4, r0
 800a758:	4608      	mov	r0, r1
 800a75a:	4611      	mov	r1, r2
 800a75c:	602b      	str	r3, [r5, #0]
 800a75e:	f7f7 fcf5 	bl	800214c <_fstat>
 800a762:	1c43      	adds	r3, r0, #1
 800a764:	d102      	bne.n	800a76c <_fstat_r+0x1c>
 800a766:	682b      	ldr	r3, [r5, #0]
 800a768:	b103      	cbz	r3, 800a76c <_fstat_r+0x1c>
 800a76a:	6023      	str	r3, [r4, #0]
 800a76c:	bd38      	pop	{r3, r4, r5, pc}
 800a76e:	bf00      	nop
 800a770:	200005cc 	.word	0x200005cc

0800a774 <_isatty_r>:
 800a774:	b538      	push	{r3, r4, r5, lr}
 800a776:	4d06      	ldr	r5, [pc, #24]	@ (800a790 <_isatty_r+0x1c>)
 800a778:	2300      	movs	r3, #0
 800a77a:	4604      	mov	r4, r0
 800a77c:	4608      	mov	r0, r1
 800a77e:	602b      	str	r3, [r5, #0]
 800a780:	f7f7 fcf4 	bl	800216c <_isatty>
 800a784:	1c43      	adds	r3, r0, #1
 800a786:	d102      	bne.n	800a78e <_isatty_r+0x1a>
 800a788:	682b      	ldr	r3, [r5, #0]
 800a78a:	b103      	cbz	r3, 800a78e <_isatty_r+0x1a>
 800a78c:	6023      	str	r3, [r4, #0]
 800a78e:	bd38      	pop	{r3, r4, r5, pc}
 800a790:	200005cc 	.word	0x200005cc

0800a794 <_lseek_r>:
 800a794:	b538      	push	{r3, r4, r5, lr}
 800a796:	4d07      	ldr	r5, [pc, #28]	@ (800a7b4 <_lseek_r+0x20>)
 800a798:	4604      	mov	r4, r0
 800a79a:	4608      	mov	r0, r1
 800a79c:	4611      	mov	r1, r2
 800a79e:	2200      	movs	r2, #0
 800a7a0:	602a      	str	r2, [r5, #0]
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	f7f7 fced 	bl	8002182 <_lseek>
 800a7a8:	1c43      	adds	r3, r0, #1
 800a7aa:	d102      	bne.n	800a7b2 <_lseek_r+0x1e>
 800a7ac:	682b      	ldr	r3, [r5, #0]
 800a7ae:	b103      	cbz	r3, 800a7b2 <_lseek_r+0x1e>
 800a7b0:	6023      	str	r3, [r4, #0]
 800a7b2:	bd38      	pop	{r3, r4, r5, pc}
 800a7b4:	200005cc 	.word	0x200005cc

0800a7b8 <_read_r>:
 800a7b8:	b538      	push	{r3, r4, r5, lr}
 800a7ba:	4d07      	ldr	r5, [pc, #28]	@ (800a7d8 <_read_r+0x20>)
 800a7bc:	4604      	mov	r4, r0
 800a7be:	4608      	mov	r0, r1
 800a7c0:	4611      	mov	r1, r2
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	602a      	str	r2, [r5, #0]
 800a7c6:	461a      	mov	r2, r3
 800a7c8:	f7f7 fc97 	bl	80020fa <_read>
 800a7cc:	1c43      	adds	r3, r0, #1
 800a7ce:	d102      	bne.n	800a7d6 <_read_r+0x1e>
 800a7d0:	682b      	ldr	r3, [r5, #0]
 800a7d2:	b103      	cbz	r3, 800a7d6 <_read_r+0x1e>
 800a7d4:	6023      	str	r3, [r4, #0]
 800a7d6:	bd38      	pop	{r3, r4, r5, pc}
 800a7d8:	200005cc 	.word	0x200005cc

0800a7dc <_sbrk_r>:
 800a7dc:	b538      	push	{r3, r4, r5, lr}
 800a7de:	4d06      	ldr	r5, [pc, #24]	@ (800a7f8 <_sbrk_r+0x1c>)
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	4604      	mov	r4, r0
 800a7e4:	4608      	mov	r0, r1
 800a7e6:	602b      	str	r3, [r5, #0]
 800a7e8:	f7f7 fcd8 	bl	800219c <_sbrk>
 800a7ec:	1c43      	adds	r3, r0, #1
 800a7ee:	d102      	bne.n	800a7f6 <_sbrk_r+0x1a>
 800a7f0:	682b      	ldr	r3, [r5, #0]
 800a7f2:	b103      	cbz	r3, 800a7f6 <_sbrk_r+0x1a>
 800a7f4:	6023      	str	r3, [r4, #0]
 800a7f6:	bd38      	pop	{r3, r4, r5, pc}
 800a7f8:	200005cc 	.word	0x200005cc

0800a7fc <_write_r>:
 800a7fc:	b538      	push	{r3, r4, r5, lr}
 800a7fe:	4d07      	ldr	r5, [pc, #28]	@ (800a81c <_write_r+0x20>)
 800a800:	4604      	mov	r4, r0
 800a802:	4608      	mov	r0, r1
 800a804:	4611      	mov	r1, r2
 800a806:	2200      	movs	r2, #0
 800a808:	602a      	str	r2, [r5, #0]
 800a80a:	461a      	mov	r2, r3
 800a80c:	f7f7 f81a 	bl	8001844 <_write>
 800a810:	1c43      	adds	r3, r0, #1
 800a812:	d102      	bne.n	800a81a <_write_r+0x1e>
 800a814:	682b      	ldr	r3, [r5, #0]
 800a816:	b103      	cbz	r3, 800a81a <_write_r+0x1e>
 800a818:	6023      	str	r3, [r4, #0]
 800a81a:	bd38      	pop	{r3, r4, r5, pc}
 800a81c:	200005cc 	.word	0x200005cc

0800a820 <__assert_func>:
 800a820:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a822:	4614      	mov	r4, r2
 800a824:	461a      	mov	r2, r3
 800a826:	4b09      	ldr	r3, [pc, #36]	@ (800a84c <__assert_func+0x2c>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	4605      	mov	r5, r0
 800a82c:	68d8      	ldr	r0, [r3, #12]
 800a82e:	b954      	cbnz	r4, 800a846 <__assert_func+0x26>
 800a830:	4b07      	ldr	r3, [pc, #28]	@ (800a850 <__assert_func+0x30>)
 800a832:	461c      	mov	r4, r3
 800a834:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a838:	9100      	str	r1, [sp, #0]
 800a83a:	462b      	mov	r3, r5
 800a83c:	4905      	ldr	r1, [pc, #20]	@ (800a854 <__assert_func+0x34>)
 800a83e:	f000 f87d 	bl	800a93c <fiprintf>
 800a842:	f000 f89a 	bl	800a97a <abort>
 800a846:	4b04      	ldr	r3, [pc, #16]	@ (800a858 <__assert_func+0x38>)
 800a848:	e7f4      	b.n	800a834 <__assert_func+0x14>
 800a84a:	bf00      	nop
 800a84c:	2000004c 	.word	0x2000004c
 800a850:	0800ae46 	.word	0x0800ae46
 800a854:	0800ae18 	.word	0x0800ae18
 800a858:	0800ae0b 	.word	0x0800ae0b

0800a85c <_calloc_r>:
 800a85c:	b570      	push	{r4, r5, r6, lr}
 800a85e:	fba1 5402 	umull	r5, r4, r1, r2
 800a862:	b93c      	cbnz	r4, 800a874 <_calloc_r+0x18>
 800a864:	4629      	mov	r1, r5
 800a866:	f7ff f96f 	bl	8009b48 <_malloc_r>
 800a86a:	4606      	mov	r6, r0
 800a86c:	b928      	cbnz	r0, 800a87a <_calloc_r+0x1e>
 800a86e:	2600      	movs	r6, #0
 800a870:	4630      	mov	r0, r6
 800a872:	bd70      	pop	{r4, r5, r6, pc}
 800a874:	220c      	movs	r2, #12
 800a876:	6002      	str	r2, [r0, #0]
 800a878:	e7f9      	b.n	800a86e <_calloc_r+0x12>
 800a87a:	462a      	mov	r2, r5
 800a87c:	4621      	mov	r1, r4
 800a87e:	f7fe f961 	bl	8008b44 <memset>
 800a882:	e7f5      	b.n	800a870 <_calloc_r+0x14>

0800a884 <_free_r>:
 800a884:	b538      	push	{r3, r4, r5, lr}
 800a886:	4605      	mov	r5, r0
 800a888:	2900      	cmp	r1, #0
 800a88a:	d041      	beq.n	800a910 <_free_r+0x8c>
 800a88c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a890:	1f0c      	subs	r4, r1, #4
 800a892:	2b00      	cmp	r3, #0
 800a894:	bfb8      	it	lt
 800a896:	18e4      	addlt	r4, r4, r3
 800a898:	f7ff fa82 	bl	8009da0 <__malloc_lock>
 800a89c:	4a1d      	ldr	r2, [pc, #116]	@ (800a914 <_free_r+0x90>)
 800a89e:	6813      	ldr	r3, [r2, #0]
 800a8a0:	b933      	cbnz	r3, 800a8b0 <_free_r+0x2c>
 800a8a2:	6063      	str	r3, [r4, #4]
 800a8a4:	6014      	str	r4, [r2, #0]
 800a8a6:	4628      	mov	r0, r5
 800a8a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8ac:	f7ff ba7e 	b.w	8009dac <__malloc_unlock>
 800a8b0:	42a3      	cmp	r3, r4
 800a8b2:	d908      	bls.n	800a8c6 <_free_r+0x42>
 800a8b4:	6820      	ldr	r0, [r4, #0]
 800a8b6:	1821      	adds	r1, r4, r0
 800a8b8:	428b      	cmp	r3, r1
 800a8ba:	bf01      	itttt	eq
 800a8bc:	6819      	ldreq	r1, [r3, #0]
 800a8be:	685b      	ldreq	r3, [r3, #4]
 800a8c0:	1809      	addeq	r1, r1, r0
 800a8c2:	6021      	streq	r1, [r4, #0]
 800a8c4:	e7ed      	b.n	800a8a2 <_free_r+0x1e>
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	685b      	ldr	r3, [r3, #4]
 800a8ca:	b10b      	cbz	r3, 800a8d0 <_free_r+0x4c>
 800a8cc:	42a3      	cmp	r3, r4
 800a8ce:	d9fa      	bls.n	800a8c6 <_free_r+0x42>
 800a8d0:	6811      	ldr	r1, [r2, #0]
 800a8d2:	1850      	adds	r0, r2, r1
 800a8d4:	42a0      	cmp	r0, r4
 800a8d6:	d10b      	bne.n	800a8f0 <_free_r+0x6c>
 800a8d8:	6820      	ldr	r0, [r4, #0]
 800a8da:	4401      	add	r1, r0
 800a8dc:	1850      	adds	r0, r2, r1
 800a8de:	4283      	cmp	r3, r0
 800a8e0:	6011      	str	r1, [r2, #0]
 800a8e2:	d1e0      	bne.n	800a8a6 <_free_r+0x22>
 800a8e4:	6818      	ldr	r0, [r3, #0]
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	6053      	str	r3, [r2, #4]
 800a8ea:	4408      	add	r0, r1
 800a8ec:	6010      	str	r0, [r2, #0]
 800a8ee:	e7da      	b.n	800a8a6 <_free_r+0x22>
 800a8f0:	d902      	bls.n	800a8f8 <_free_r+0x74>
 800a8f2:	230c      	movs	r3, #12
 800a8f4:	602b      	str	r3, [r5, #0]
 800a8f6:	e7d6      	b.n	800a8a6 <_free_r+0x22>
 800a8f8:	6820      	ldr	r0, [r4, #0]
 800a8fa:	1821      	adds	r1, r4, r0
 800a8fc:	428b      	cmp	r3, r1
 800a8fe:	bf04      	itt	eq
 800a900:	6819      	ldreq	r1, [r3, #0]
 800a902:	685b      	ldreq	r3, [r3, #4]
 800a904:	6063      	str	r3, [r4, #4]
 800a906:	bf04      	itt	eq
 800a908:	1809      	addeq	r1, r1, r0
 800a90a:	6021      	streq	r1, [r4, #0]
 800a90c:	6054      	str	r4, [r2, #4]
 800a90e:	e7ca      	b.n	800a8a6 <_free_r+0x22>
 800a910:	bd38      	pop	{r3, r4, r5, pc}
 800a912:	bf00      	nop
 800a914:	200005c8 	.word	0x200005c8

0800a918 <__ascii_mbtowc>:
 800a918:	b082      	sub	sp, #8
 800a91a:	b901      	cbnz	r1, 800a91e <__ascii_mbtowc+0x6>
 800a91c:	a901      	add	r1, sp, #4
 800a91e:	b142      	cbz	r2, 800a932 <__ascii_mbtowc+0x1a>
 800a920:	b14b      	cbz	r3, 800a936 <__ascii_mbtowc+0x1e>
 800a922:	7813      	ldrb	r3, [r2, #0]
 800a924:	600b      	str	r3, [r1, #0]
 800a926:	7812      	ldrb	r2, [r2, #0]
 800a928:	1e10      	subs	r0, r2, #0
 800a92a:	bf18      	it	ne
 800a92c:	2001      	movne	r0, #1
 800a92e:	b002      	add	sp, #8
 800a930:	4770      	bx	lr
 800a932:	4610      	mov	r0, r2
 800a934:	e7fb      	b.n	800a92e <__ascii_mbtowc+0x16>
 800a936:	f06f 0001 	mvn.w	r0, #1
 800a93a:	e7f8      	b.n	800a92e <__ascii_mbtowc+0x16>

0800a93c <fiprintf>:
 800a93c:	b40e      	push	{r1, r2, r3}
 800a93e:	b503      	push	{r0, r1, lr}
 800a940:	4601      	mov	r1, r0
 800a942:	ab03      	add	r3, sp, #12
 800a944:	4805      	ldr	r0, [pc, #20]	@ (800a95c <fiprintf+0x20>)
 800a946:	f853 2b04 	ldr.w	r2, [r3], #4
 800a94a:	6800      	ldr	r0, [r0, #0]
 800a94c:	9301      	str	r3, [sp, #4]
 800a94e:	f7fe ffb9 	bl	80098c4 <_vfiprintf_r>
 800a952:	b002      	add	sp, #8
 800a954:	f85d eb04 	ldr.w	lr, [sp], #4
 800a958:	b003      	add	sp, #12
 800a95a:	4770      	bx	lr
 800a95c:	2000004c 	.word	0x2000004c

0800a960 <__ascii_wctomb>:
 800a960:	4603      	mov	r3, r0
 800a962:	4608      	mov	r0, r1
 800a964:	b141      	cbz	r1, 800a978 <__ascii_wctomb+0x18>
 800a966:	2aff      	cmp	r2, #255	@ 0xff
 800a968:	d904      	bls.n	800a974 <__ascii_wctomb+0x14>
 800a96a:	228a      	movs	r2, #138	@ 0x8a
 800a96c:	601a      	str	r2, [r3, #0]
 800a96e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a972:	4770      	bx	lr
 800a974:	700a      	strb	r2, [r1, #0]
 800a976:	2001      	movs	r0, #1
 800a978:	4770      	bx	lr

0800a97a <abort>:
 800a97a:	b508      	push	{r3, lr}
 800a97c:	2006      	movs	r0, #6
 800a97e:	f000 f82b 	bl	800a9d8 <raise>
 800a982:	2001      	movs	r0, #1
 800a984:	f7f7 fbae 	bl	80020e4 <_exit>

0800a988 <_raise_r>:
 800a988:	291f      	cmp	r1, #31
 800a98a:	b538      	push	{r3, r4, r5, lr}
 800a98c:	4605      	mov	r5, r0
 800a98e:	460c      	mov	r4, r1
 800a990:	d904      	bls.n	800a99c <_raise_r+0x14>
 800a992:	2316      	movs	r3, #22
 800a994:	6003      	str	r3, [r0, #0]
 800a996:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a99a:	bd38      	pop	{r3, r4, r5, pc}
 800a99c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a99e:	b112      	cbz	r2, 800a9a6 <_raise_r+0x1e>
 800a9a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a9a4:	b94b      	cbnz	r3, 800a9ba <_raise_r+0x32>
 800a9a6:	4628      	mov	r0, r5
 800a9a8:	f000 f830 	bl	800aa0c <_getpid_r>
 800a9ac:	4622      	mov	r2, r4
 800a9ae:	4601      	mov	r1, r0
 800a9b0:	4628      	mov	r0, r5
 800a9b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9b6:	f000 b817 	b.w	800a9e8 <_kill_r>
 800a9ba:	2b01      	cmp	r3, #1
 800a9bc:	d00a      	beq.n	800a9d4 <_raise_r+0x4c>
 800a9be:	1c59      	adds	r1, r3, #1
 800a9c0:	d103      	bne.n	800a9ca <_raise_r+0x42>
 800a9c2:	2316      	movs	r3, #22
 800a9c4:	6003      	str	r3, [r0, #0]
 800a9c6:	2001      	movs	r0, #1
 800a9c8:	e7e7      	b.n	800a99a <_raise_r+0x12>
 800a9ca:	2100      	movs	r1, #0
 800a9cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	4798      	blx	r3
 800a9d4:	2000      	movs	r0, #0
 800a9d6:	e7e0      	b.n	800a99a <_raise_r+0x12>

0800a9d8 <raise>:
 800a9d8:	4b02      	ldr	r3, [pc, #8]	@ (800a9e4 <raise+0xc>)
 800a9da:	4601      	mov	r1, r0
 800a9dc:	6818      	ldr	r0, [r3, #0]
 800a9de:	f7ff bfd3 	b.w	800a988 <_raise_r>
 800a9e2:	bf00      	nop
 800a9e4:	2000004c 	.word	0x2000004c

0800a9e8 <_kill_r>:
 800a9e8:	b538      	push	{r3, r4, r5, lr}
 800a9ea:	4d07      	ldr	r5, [pc, #28]	@ (800aa08 <_kill_r+0x20>)
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	4604      	mov	r4, r0
 800a9f0:	4608      	mov	r0, r1
 800a9f2:	4611      	mov	r1, r2
 800a9f4:	602b      	str	r3, [r5, #0]
 800a9f6:	f7f7 fb65 	bl	80020c4 <_kill>
 800a9fa:	1c43      	adds	r3, r0, #1
 800a9fc:	d102      	bne.n	800aa04 <_kill_r+0x1c>
 800a9fe:	682b      	ldr	r3, [r5, #0]
 800aa00:	b103      	cbz	r3, 800aa04 <_kill_r+0x1c>
 800aa02:	6023      	str	r3, [r4, #0]
 800aa04:	bd38      	pop	{r3, r4, r5, pc}
 800aa06:	bf00      	nop
 800aa08:	200005cc 	.word	0x200005cc

0800aa0c <_getpid_r>:
 800aa0c:	f7f7 bb52 	b.w	80020b4 <_getpid>

0800aa10 <_init>:
 800aa10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa12:	bf00      	nop
 800aa14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa16:	bc08      	pop	{r3}
 800aa18:	469e      	mov	lr, r3
 800aa1a:	4770      	bx	lr

0800aa1c <_fini>:
 800aa1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa1e:	bf00      	nop
 800aa20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa22:	bc08      	pop	{r3}
 800aa24:	469e      	mov	lr, r3
 800aa26:	4770      	bx	lr
