

================================================================
== Vivado HLS Report for 'dct_Loop_Row_DCT_Loop_proc'
================================================================
* Date:           Tue Jul  5 18:14:31 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        dct_prj
* Solution:       solution6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  105|  105|  105|  105|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop     |  104|  104|        13|          -|          -|     8|    no    |
        | + DCT_Outer_Loop  |   11|   11|         5|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5_i)
3 --> 
	2  / (exitcond1_i)
	4  / (!exitcond1_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: stg_8 [1/1] 1.08ns
newFuncRoot:0  br label %dct_1d.exit


 <State 2>: 1.24ns
ST_2: i_0_i [1/1] 0.00ns
dct_1d.exit:0  %i_0_i = phi i4 [ 0, %newFuncRoot ], [ %i, %1 ]

ST_2: exitcond5_i [1/1] 1.24ns
dct_1d.exit:1  %exitcond5_i = icmp eq i4 %i_0_i, -8

ST_2: i [1/1] 0.48ns
dct_1d.exit:2  %i = add i4 %i_0_i, 1

ST_2: stg_12 [1/1] 0.00ns
dct_1d.exit:3  br i1 %exitcond5_i, label %.preheader7.i.exitStub, label %0

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

ST_2: tmp_81_cast_i [1/1] 0.00ns
:2  %tmp_81_cast_i = zext i4 %i_0_i to i64

ST_2: tmp_s [1/1] 0.00ns
:3  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i, i3 0)

ST_2: tmp_19_cast [1/1] 0.00ns
:4  %tmp_19_cast = zext i7 %tmp_s to i8

ST_2: buf_2d_in_0_addr [1/1] 0.00ns
:5  %buf_2d_in_0_addr = getelementptr [8 x i16]* %buf_2d_in_0, i64 0, i64 %tmp_81_cast_i

ST_2: buf_2d_in_1_addr [1/1] 0.00ns
:6  %buf_2d_in_1_addr = getelementptr [8 x i16]* %buf_2d_in_1, i64 0, i64 %tmp_81_cast_i

ST_2: buf_2d_in_2_addr [1/1] 0.00ns
:7  %buf_2d_in_2_addr = getelementptr [8 x i16]* %buf_2d_in_2, i64 0, i64 %tmp_81_cast_i

ST_2: buf_2d_in_3_addr [1/1] 0.00ns
:8  %buf_2d_in_3_addr = getelementptr [8 x i16]* %buf_2d_in_3, i64 0, i64 %tmp_81_cast_i

ST_2: buf_2d_in_4_addr [1/1] 0.00ns
:9  %buf_2d_in_4_addr = getelementptr [8 x i16]* %buf_2d_in_4, i64 0, i64 %tmp_81_cast_i

ST_2: buf_2d_in_5_addr [1/1] 0.00ns
:10  %buf_2d_in_5_addr = getelementptr [8 x i16]* %buf_2d_in_5, i64 0, i64 %tmp_81_cast_i

ST_2: buf_2d_in_6_addr [1/1] 0.00ns
:11  %buf_2d_in_6_addr = getelementptr [8 x i16]* %buf_2d_in_6, i64 0, i64 %tmp_81_cast_i

ST_2: buf_2d_in_7_addr [1/1] 0.00ns
:12  %buf_2d_in_7_addr = getelementptr [8 x i16]* %buf_2d_in_7, i64 0, i64 %tmp_81_cast_i

ST_2: stg_26 [1/1] 1.08ns
:13  br label %1

ST_2: stg_27 [1/1] 0.00ns
.preheader7.i.exitStub:0  ret void


 <State 3>: 2.39ns
ST_3: k_i [1/1] 0.00ns
:0  %k_i = phi i4 [ 0, %0 ], [ %k, %2 ]

ST_3: exitcond1_i [1/1] 1.24ns
:1  %exitcond1_i = icmp eq i4 %k_i, -8

ST_3: k [1/1] 0.48ns
:2  %k = add i4 %k_i, 1

ST_3: stg_31 [1/1] 0.00ns
:3  br i1 %exitcond1_i, label %dct_1d.exit, label %2

ST_3: tmp_i [1/1] 0.00ns
:4  %tmp_i = zext i4 %k_i to i64

ST_3: tmp_i_cast [1/1] 0.00ns
:5  %tmp_i_cast = zext i4 %k_i to i8

ST_3: tmp_5 [1/1] 1.34ns
:6  %tmp_5 = add i8 %tmp_19_cast, %tmp_i_cast

ST_3: dct_coeff_table_0_addr [1/1] 0.00ns
:9  %dct_coeff_table_0_addr = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %tmp_i

ST_3: dct_coeff_table_0_load [2/2] 2.39ns
:10  %dct_coeff_table_0_load = load i14* %dct_coeff_table_0_addr, align 2

ST_3: dct_coeff_table_1_addr [1/1] 0.00ns
:15  %dct_coeff_table_1_addr = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %tmp_i

ST_3: dct_coeff_table_1_load [2/2] 2.39ns
:16  %dct_coeff_table_1_load = load i15* %dct_coeff_table_1_addr, align 2

ST_3: buf_2d_in_1_load [2/2] 2.39ns
:18  %buf_2d_in_1_load = load i16* %buf_2d_in_1_addr, align 2

ST_3: dct_coeff_table_2_addr [1/1] 0.00ns
:21  %dct_coeff_table_2_addr = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %tmp_i

ST_3: dct_coeff_table_2_load [2/2] 2.39ns
:22  %dct_coeff_table_2_load = load i15* %dct_coeff_table_2_addr, align 2

ST_3: dct_coeff_table_3_addr [1/1] 0.00ns
:27  %dct_coeff_table_3_addr = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %tmp_i

ST_3: dct_coeff_table_3_load [2/2] 2.39ns
:28  %dct_coeff_table_3_load = load i15* %dct_coeff_table_3_addr, align 2

ST_3: buf_2d_in_3_load [2/2] 2.39ns
:30  %buf_2d_in_3_load = load i16* %buf_2d_in_3_addr, align 2

ST_3: dct_coeff_table_4_addr [1/1] 0.00ns
:33  %dct_coeff_table_4_addr = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %tmp_i

ST_3: dct_coeff_table_4_load [2/2] 2.39ns
:34  %dct_coeff_table_4_load = load i15* %dct_coeff_table_4_addr, align 2

ST_3: dct_coeff_table_5_addr [1/1] 0.00ns
:39  %dct_coeff_table_5_addr = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %tmp_i

ST_3: dct_coeff_table_5_load [2/2] 2.39ns
:40  %dct_coeff_table_5_load = load i15* %dct_coeff_table_5_addr, align 2

ST_3: buf_2d_in_5_load [2/2] 2.39ns
:42  %buf_2d_in_5_load = load i16* %buf_2d_in_5_addr, align 2

ST_3: dct_coeff_table_6_addr [1/1] 0.00ns
:45  %dct_coeff_table_6_addr = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %tmp_i

ST_3: dct_coeff_table_6_load [2/2] 2.39ns
:46  %dct_coeff_table_6_load = load i15* %dct_coeff_table_6_addr, align 2

ST_3: buf_2d_in_6_load [2/2] 2.39ns
:48  %buf_2d_in_6_load = load i16* %buf_2d_in_6_addr, align 2

ST_3: dct_coeff_table_7_addr [1/1] 0.00ns
:51  %dct_coeff_table_7_addr = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %tmp_i

ST_3: dct_coeff_table_7_load [2/2] 2.39ns
:52  %dct_coeff_table_7_load = load i15* %dct_coeff_table_7_addr, align 2

ST_3: buf_2d_in_7_load [2/2] 2.39ns
:54  %buf_2d_in_7_load = load i16* %buf_2d_in_7_addr, align 2


 <State 4>: 2.39ns
ST_4: dct_coeff_table_0_load [1/2] 2.39ns
:10  %dct_coeff_table_0_load = load i14* %dct_coeff_table_0_addr, align 2

ST_4: buf_2d_in_0_load [2/2] 2.39ns
:12  %buf_2d_in_0_load = load i16* %buf_2d_in_0_addr, align 2

ST_4: dct_coeff_table_1_load [1/2] 2.39ns
:16  %dct_coeff_table_1_load = load i15* %dct_coeff_table_1_addr, align 2

ST_4: buf_2d_in_1_load [1/2] 2.39ns
:18  %buf_2d_in_1_load = load i16* %buf_2d_in_1_addr, align 2

ST_4: dct_coeff_table_2_load [1/2] 2.39ns
:22  %dct_coeff_table_2_load = load i15* %dct_coeff_table_2_addr, align 2

ST_4: buf_2d_in_2_load [2/2] 2.39ns
:24  %buf_2d_in_2_load = load i16* %buf_2d_in_2_addr, align 2

ST_4: dct_coeff_table_3_load [1/2] 2.39ns
:28  %dct_coeff_table_3_load = load i15* %dct_coeff_table_3_addr, align 2

ST_4: buf_2d_in_3_load [1/2] 2.39ns
:30  %buf_2d_in_3_load = load i16* %buf_2d_in_3_addr, align 2

ST_4: dct_coeff_table_4_load [1/2] 2.39ns
:34  %dct_coeff_table_4_load = load i15* %dct_coeff_table_4_addr, align 2

ST_4: buf_2d_in_4_load [2/2] 2.39ns
:36  %buf_2d_in_4_load = load i16* %buf_2d_in_4_addr, align 2

ST_4: dct_coeff_table_5_load [1/2] 2.39ns
:40  %dct_coeff_table_5_load = load i15* %dct_coeff_table_5_addr, align 2

ST_4: buf_2d_in_5_load [1/2] 2.39ns
:42  %buf_2d_in_5_load = load i16* %buf_2d_in_5_addr, align 2

ST_4: dct_coeff_table_6_load [1/2] 2.39ns
:46  %dct_coeff_table_6_load = load i15* %dct_coeff_table_6_addr, align 2

ST_4: buf_2d_in_6_load [1/2] 2.39ns
:48  %buf_2d_in_6_load = load i16* %buf_2d_in_6_addr, align 2

ST_4: dct_coeff_table_7_load [1/2] 2.39ns
:52  %dct_coeff_table_7_load = load i15* %dct_coeff_table_7_addr, align 2

ST_4: buf_2d_in_7_load [1/2] 2.39ns
:54  %buf_2d_in_7_load = load i16* %buf_2d_in_7_addr, align 2


 <State 5>: 8.74ns
ST_5: buf_2d_in_0_load [1/2] 2.39ns
:12  %buf_2d_in_0_load = load i16* %buf_2d_in_0_addr, align 2

ST_5: coeff_1_cast_i [1/1] 0.00ns
:17  %coeff_1_cast_i = sext i15 %dct_coeff_table_1_load to i29

ST_5: tmp_5_1_cast_i [1/1] 0.00ns
:19  %tmp_5_1_cast_i = sext i16 %buf_2d_in_1_load to i29

ST_5: tmp_6_1_i [1/1] 5.79ns
:20  %tmp_6_1_i = mul i29 %coeff_1_cast_i, %tmp_5_1_cast_i

ST_5: buf_2d_in_2_load [1/2] 2.39ns
:24  %buf_2d_in_2_load = load i16* %buf_2d_in_2_addr, align 2

ST_5: coeff_3_cast_i [1/1] 0.00ns
:29  %coeff_3_cast_i = sext i15 %dct_coeff_table_3_load to i29

ST_5: tmp_5_3_cast_i [1/1] 0.00ns
:31  %tmp_5_3_cast_i = sext i16 %buf_2d_in_3_load to i29

ST_5: tmp_6_3_i [1/1] 5.79ns
:32  %tmp_6_3_i = mul i29 %coeff_3_cast_i, %tmp_5_3_cast_i

ST_5: buf_2d_in_4_load [1/2] 2.39ns
:36  %buf_2d_in_4_load = load i16* %buf_2d_in_4_addr, align 2

ST_5: coeff_5_cast_i [1/1] 0.00ns
:41  %coeff_5_cast_i = sext i15 %dct_coeff_table_5_load to i29

ST_5: tmp_5_5_cast_i [1/1] 0.00ns
:43  %tmp_5_5_cast_i = sext i16 %buf_2d_in_5_load to i29

ST_5: tmp_6_5_i [1/1] 5.79ns
:44  %tmp_6_5_i = mul i29 %coeff_5_cast_i, %tmp_5_5_cast_i

ST_5: coeff_6_cast_i [1/1] 0.00ns
:47  %coeff_6_cast_i = sext i15 %dct_coeff_table_6_load to i29

ST_5: tmp_5_6_cast_i [1/1] 0.00ns
:49  %tmp_5_6_cast_i = sext i16 %buf_2d_in_6_load to i29

ST_5: tmp_6_6_i [1/1] 2.84ns
:50  %tmp_6_6_i = mul i29 %coeff_6_cast_i, %tmp_5_6_cast_i

ST_5: coeff_7_cast_i [1/1] 0.00ns
:53  %coeff_7_cast_i = sext i15 %dct_coeff_table_7_load to i29

ST_5: tmp_5_7_cast_i [1/1] 0.00ns
:55  %tmp_5_7_cast_i = sext i16 %buf_2d_in_7_load to i29

ST_5: tmp_6_7_i [1/1] 2.84ns
:56  %tmp_6_7_i = mul i29 %coeff_7_cast_i, %tmp_5_7_cast_i

ST_5: tmp6 [1/1] 2.95ns
:61  %tmp6 = add i29 %tmp_6_7_i, 4096

ST_5: tmp5 [1/1] 2.95ns
:62  %tmp5 = add i29 %tmp_6_6_i, %tmp6


 <State 6>: 8.93ns
ST_6: coeff_cast_i [1/1] 0.00ns
:11  %coeff_cast_i = zext i14 %dct_coeff_table_0_load to i29

ST_6: tmp_5_cast_i [1/1] 0.00ns
:13  %tmp_5_cast_i = sext i16 %buf_2d_in_0_load to i29

ST_6: tmp_6_i [1/1] 2.84ns
:14  %tmp_6_i = mul i29 %coeff_cast_i, %tmp_5_cast_i

ST_6: coeff_2_cast_i [1/1] 0.00ns
:23  %coeff_2_cast_i = sext i15 %dct_coeff_table_2_load to i29

ST_6: tmp_5_2_cast_i [1/1] 0.00ns
:25  %tmp_5_2_cast_i = sext i16 %buf_2d_in_2_load to i29

ST_6: tmp_6_2_i [1/1] 2.84ns
:26  %tmp_6_2_i = mul i29 %coeff_2_cast_i, %tmp_5_2_cast_i

ST_6: coeff_4_cast_i [1/1] 0.00ns
:35  %coeff_4_cast_i = sext i15 %dct_coeff_table_4_load to i29

ST_6: tmp_5_4_cast_i [1/1] 0.00ns
:37  %tmp_5_4_cast_i = sext i16 %buf_2d_in_4_load to i29

ST_6: tmp_6_4_i [1/1] 2.84ns
:38  %tmp_6_4_i = mul i29 %coeff_4_cast_i, %tmp_5_4_cast_i

ST_6: tmp1 [1/1] 2.95ns
:57  %tmp1 = add i29 %tmp_6_1_i, %tmp_6_i

ST_6: tmp2 [1/1] 2.95ns
:58  %tmp2 = add i29 %tmp_6_3_i, %tmp_6_2_i

ST_6: tmp [1/1] 1.70ns
:59  %tmp = add i29 %tmp1, %tmp2

ST_6: tmp4 [1/1] 2.95ns
:60  %tmp4 = add i29 %tmp_6_5_i, %tmp_6_4_i

ST_6: tmp3 [1/1] 1.44ns
:63  %tmp3 = add i29 %tmp4, %tmp5

ST_6: tmp_i_17 [1/1] 1.44ns
:64  %tmp_i_17 = add i29 %tmp, %tmp3

ST_6: tmp_3_i [1/1] 0.00ns
:65  %tmp_3_i = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_i_17, i32 13, i32 28)


 <State 7>: 2.33ns
ST_7: empty_16 [1/1] 0.00ns
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_7: stg_109 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_7: tmp_4_i [1/1] 0.00ns
:2  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_7: stg_111 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: tmp_20_cast [1/1] 0.00ns
:7  %tmp_20_cast = zext i8 %tmp_5 to i64

ST_7: row_outbuf_i_addr [1/1] 0.00ns
:8  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i64 0, i64 %tmp_20_cast

ST_7: stg_114 [1/1] 2.33ns
:66  store i16 %tmp_3_i, i16* %row_outbuf_i_addr, align 2

ST_7: empty_18 [1/1] 0.00ns
:67  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_4_i) nounwind

ST_7: stg_116 [1/1] 0.00ns
:68  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
