<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: CPU Serial Communication Interface (SCI)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash 1962fcc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__CPU__SCI.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CPU Serial Communication Interface (SCI)</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__sci__cfg__t.html">cpu_sci_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-SCI configuration.  <a href="structcpu__sci__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3ba46fbe0330d759a1434fd5c47ac3ff"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a>) (void *ihr)</td></tr>
<tr class="memdesc:ga3ba46fbe0330d759a1434fd5c47ac3ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback type.  <a href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">More...</a><br /></td></tr>
<tr class="separator:ga3ba46fbe0330d759a1434fd5c47ac3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaa98c6ae9439654332938240853c5f2ef"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gaa98c6ae9439654332938240853c5f2ef">cpu_sci_mode_t</a> { <a class="el" href="group__CPU__SCI.html#ggaa98c6ae9439654332938240853c5f2efa090a6f90aa9dcd274c44000b1e5ba467">CPU_SCI_MODE_ASYNC</a> = 0x00
, <a class="el" href="group__CPU__SCI.html#ggaa98c6ae9439654332938240853c5f2efa2a9689bee1e5234142f514d560fe88b5">CPU_SCI_MODE_SYNC</a> = 0x01
 }</td></tr>
<tr class="memdesc:gaa98c6ae9439654332938240853c5f2ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-SCI communication mode.  <a href="group__CPU__SCI.html#gaa98c6ae9439654332938240853c5f2ef">More...</a><br /></td></tr>
<tr class="separator:gaa98c6ae9439654332938240853c5f2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d14f01a891838502bdc0597c55e8847"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga9d14f01a891838502bdc0597c55e8847">cpu_sci_length_t</a> { <a class="el" href="group__CPU__SCI.html#gga9d14f01a891838502bdc0597c55e8847a53c4949d5a490fad38fde6841f515a5e">CPU_SCI_LENGTH_8_BITS</a> = 0x00
, <a class="el" href="group__CPU__SCI.html#gga9d14f01a891838502bdc0597c55e8847aacf1fadc9a7d2b2761fd4d40d8833850">CPU_SCI_LENGTH_7_BITS</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga9d14f01a891838502bdc0597c55e8847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single transfer length in bits.  <a href="group__CPU__SCI.html#ga9d14f01a891838502bdc0597c55e8847">More...</a><br /></td></tr>
<tr class="separator:ga9d14f01a891838502bdc0597c55e8847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314c6aeac7754817b2fffe2bae0eb892"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga314c6aeac7754817b2fffe2bae0eb892">cpu_sci_parity_t</a> { <a class="el" href="group__CPU__SCI.html#gga314c6aeac7754817b2fffe2bae0eb892af3d794df2cd6c066ce6a89ec0d8b4595">CPU_SCI_PARITY_OFF</a> = 0x00
, <a class="el" href="group__CPU__SCI.html#gga314c6aeac7754817b2fffe2bae0eb892a7b77bf35d6925264b47e8cf6a60ed08e">CPU_SCI_PARITY_ON</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga314c6aeac7754817b2fffe2bae0eb892"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity.  <a href="group__CPU__SCI.html#ga314c6aeac7754817b2fffe2bae0eb892">More...</a><br /></td></tr>
<tr class="separator:ga314c6aeac7754817b2fffe2bae0eb892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6314572c5f188c63bd4ef112cd86fb7a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga6314572c5f188c63bd4ef112cd86fb7a">cpu_sci_parity_mode_t</a> { <a class="el" href="group__CPU__SCI.html#gga6314572c5f188c63bd4ef112cd86fb7aad22023ffbf9a3e1ee60c8c2e16ab7550">CPU_SCI_PARITY_EVEN</a> = 0x00
, <a class="el" href="group__CPU__SCI.html#gga6314572c5f188c63bd4ef112cd86fb7aaeb9416a703d8bba1d61f5d57c0278b6a">CPU_SCI_PARIT_ODD</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga6314572c5f188c63bd4ef112cd86fb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity mode.  <a href="group__CPU__SCI.html#ga6314572c5f188c63bd4ef112cd86fb7a">More...</a><br /></td></tr>
<tr class="separator:ga6314572c5f188c63bd4ef112cd86fb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c29ca2938a4c7ab3d8c1b05cc6daa8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga41c29ca2938a4c7ab3d8c1b05cc6daa8">cpu_sci_stop_bit_length_t</a> { <a class="el" href="group__CPU__SCI.html#gga41c29ca2938a4c7ab3d8c1b05cc6daa8a435298258bc203d7655ae773b569a89a">CPU_SCI_1_STOP_BIT</a> = 0x00
, <a class="el" href="group__CPU__SCI.html#gga41c29ca2938a4c7ab3d8c1b05cc6daa8ad78d24452e997dc08974fa5a9920d76d">CPU_SCI_2_STOP_BITS</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga41c29ca2938a4c7ab3d8c1b05cc6daa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop bit length.  <a href="group__CPU__SCI.html#ga41c29ca2938a4c7ab3d8c1b05cc6daa8">More...</a><br /></td></tr>
<tr class="separator:ga41c29ca2938a4c7ab3d8c1b05cc6daa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d24d3e036c94e78adfe90da103d97a4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga1d24d3e036c94e78adfe90da103d97a4">cpu_sci_mp_t</a> { <a class="el" href="group__CPU__SCI.html#gga1d24d3e036c94e78adfe90da103d97a4a5e3181e6fb8e118c2348976104bae0f5">CPU_SCI_MP_OFF</a> = 0x00
, <a class="el" href="group__CPU__SCI.html#gga1d24d3e036c94e78adfe90da103d97a4a751b050cbc7675b3ace047b78b215fca">CPU_SCI_MP_ON</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga1d24d3e036c94e78adfe90da103d97a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiprocessor mode.  <a href="group__CPU__SCI.html#ga1d24d3e036c94e78adfe90da103d97a4">More...</a><br /></td></tr>
<tr class="separator:ga1d24d3e036c94e78adfe90da103d97a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52dcbaadbd0ef84d9ba46c2efc2cda43"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga52dcbaadbd0ef84d9ba46c2efc2cda43">cpu_sci_clock_div_t</a> { <a class="el" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a399b57f34459ab8e16a0f4c96bc176c1">CPU_SCI_CLOCK_DIV_4</a> = 0x00
, <a class="el" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a4a60bc7931d358501498932a49bc37db">CPU_SCI_CLOCK_DIV_16</a> = 0x01
, <a class="el" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a914e38161ad3afc59c3e5d8593fce3cb">CPU_SCI_CLOCK_DIV_64</a> = 0x02
, <a class="el" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a2de4956b29b8810ee1ded947ae93cd4a">CPU_SCI_CLOCK_DIV_256</a> = 0x03
 }</td></tr>
<tr class="memdesc:ga52dcbaadbd0ef84d9ba46c2efc2cda43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider for baudrate prescaler.  <a href="group__CPU__SCI.html#ga52dcbaadbd0ef84d9ba46c2efc2cda43">More...</a><br /></td></tr>
<tr class="separator:ga52dcbaadbd0ef84d9ba46c2efc2cda43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcbfa0d256a082a1c159a65e94939e67"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gadcbfa0d256a082a1c159a65e94939e67">cpu_sci_sck_cfg_t</a> { <a class="el" href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67a01811207ece228ab6fbb95ba696678ce">CPU_SCI_SCK_DONTCARE</a> = 0x00
, <a class="el" href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67ac557f28ea3d8e73de8b46087b765c659">CPU_SCI_SCK_OUTPUT</a> = 0x01
, <a class="el" href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67a6c52822cb0485023bb976acaf04224e7">CPU_SCI_SCK_INPUT</a> = 0x02
 }</td></tr>
<tr class="memdesc:gadcbfa0d256a082a1c159a65e94939e67"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCK pin configuration.  <a href="group__CPU__SCI.html#gadcbfa0d256a082a1c159a65e94939e67">More...</a><br /></td></tr>
<tr class="separator:gadcbfa0d256a082a1c159a65e94939e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1c1ea0986c7ec96659c6de8e3111022e"><td class="memItemLeft" align="right" valign="top"><a id="ga1c1ea0986c7ec96659c6de8e3111022e"></a>
static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga1c1ea0986c7ec96659c6de8e3111022e">cpu_sci_enable</a> (void)</td></tr>
<tr class="memdesc:ga1c1ea0986c7ec96659c6de8e3111022e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CPU-SCI. <br /></td></tr>
<tr class="separator:ga1c1ea0986c7ec96659c6de8e3111022e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad217a63084cb9ff811252b304b0fca5b"><td class="memItemLeft" align="right" valign="top"><a id="gad217a63084cb9ff811252b304b0fca5b"></a>
static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gad217a63084cb9ff811252b304b0fca5b">cpu_sci_disable</a> (void)</td></tr>
<tr class="memdesc:gad217a63084cb9ff811252b304b0fca5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CPU-SCI. <br /></td></tr>
<tr class="separator:gad217a63084cb9ff811252b304b0fca5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29bbba600a1d80cc698c91d24b7295f"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gab29bbba600a1d80cc698c91d24b7295f">cpu_sci_interrupt_priority_set</a> (uint8_t priority)</td></tr>
<tr class="memdesc:gab29bbba600a1d80cc698c91d24b7295f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt priority level for CPU-SCI.  <a href="group__CPU__SCI.html#gab29bbba600a1d80cc698c91d24b7295f">More...</a><br /></td></tr>
<tr class="separator:gab29bbba600a1d80cc698c91d24b7295f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2111992d927ee57d23fb30e3f7aaf72"><td class="memItemLeft" align="right" valign="top"><a id="gae2111992d927ee57d23fb30e3f7aaf72"></a>
static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gae2111992d927ee57d23fb30e3f7aaf72">cpu_sci_status_reset</a> (void)</td></tr>
<tr class="memdesc:gae2111992d927ee57d23fb30e3f7aaf72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset CPU-SCI status. <br /></td></tr>
<tr class="separator:gae2111992d927ee57d23fb30e3f7aaf72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87856736bde65745ba4be7cad736e24b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b">cpu_sci_config_set</a> (const <a class="el" href="structcpu__sci__cfg__t.html">cpu_sci_cfg_t</a> *cfg)</td></tr>
<tr class="memdesc:ga87856736bde65745ba4be7cad736e24b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a CPU-SCI for transfer.  <a href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b">More...</a><br /></td></tr>
<tr class="separator:ga87856736bde65745ba4be7cad736e24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68a5fe1572154ea20b19873ba4e36db"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gaa68a5fe1572154ea20b19873ba4e36db">cpu_sci_with_dmac_enable</a> (const <a class="el" href="structcpu__sci__cfg__t.html">cpu_sci_cfg_t</a> *cfg)</td></tr>
<tr class="memdesc:gaa68a5fe1572154ea20b19873ba4e36db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute a CPU-SCI transfer in CPI+DMAC mode.  <a href="group__CPU__SCI.html#gaa68a5fe1572154ea20b19873ba4e36db">More...</a><br /></td></tr>
<tr class="separator:gaa68a5fe1572154ea20b19873ba4e36db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced319f0b818ea596b06678baf4e9630"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gaced319f0b818ea596b06678baf4e9630">cpu_sci_write_value_set</a> (uint8_t value)</td></tr>
<tr class="memdesc:gaced319f0b818ea596b06678baf4e9630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute a single byte CPU-SCI transfer in normal mode.  <a href="group__CPU__SCI.html#gaced319f0b818ea596b06678baf4e9630">More...</a><br /></td></tr>
<tr class="separator:gaced319f0b818ea596b06678baf4e9630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974e17d4c7587b749202b9ed3140d310"><td class="memItemLeft" align="right" valign="top">static uint8_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga974e17d4c7587b749202b9ed3140d310">cpu_sci_read_value_get</a> (void)</td></tr>
<tr class="memdesc:ga974e17d4c7587b749202b9ed3140d310"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the last value read during CPU-SCI transfer in normal mode.  <a href="group__CPU__SCI.html#ga974e17d4c7587b749202b9ed3140d310">More...</a><br /></td></tr>
<tr class="separator:ga974e17d4c7587b749202b9ed3140d310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75077742c6ae25bc5d1fff83f86e750f"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga75077742c6ae25bc5d1fff83f86e750f">cpu_sci_wait</a> (void)</td></tr>
<tr class="memdesc:ga75077742c6ae25bc5d1fff83f86e750f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits for CPU-SCI transfer end.  <a href="group__CPU__SCI.html#ga75077742c6ae25bc5d1fff83f86e750f">More...</a><br /></td></tr>
<tr class="separator:ga75077742c6ae25bc5d1fff83f86e750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga3ba46fbe0330d759a1434fd5c47ac3ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ba46fbe0330d759a1434fd5c47ac3ff">&#9670;&nbsp;</a></span>cpu_sci_ihr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* cpu_sci_ihr) (void *ihr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback type. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#ga9b4a40d35191ae1d419c0dc2ddcdbc45" title="Callback when receive error is encountered.">cpu_sci_cfg_t.ihr_eri</a> </dd>
<dd>
<a class="el" href="group__CPU__INTC__HELPERS.html#ga7ed5fa2b116bc96089bf646771bc741b" title="Callback when new serial data is received in receive data register.">cpu_sci_cfg_t.ihr_rxi</a> </dd>
<dd>
<a class="el" href="group__CPU__INTC__HELPERS.html#ga3ad82fb244222409833c27643c1e895e" title="Callback when transmit data register content is dispatched for transfer.">cpu_sci_cfg_t.ihr_txi</a> </dd>
<dd>
<a class="el" href="group__CPU__INTC__HELPERS.html#ga29b85dc380b5d737bdcaf3ef9f44bfc1" title="Callback when transmit data register content is sent.">cpu_sci_cfg_t.ihr_tei</a> </dd>
<dd>
cpu_sci_cfg_t.ihr_work </dd></dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga52dcbaadbd0ef84d9ba46c2efc2cda43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52dcbaadbd0ef84d9ba46c2efc2cda43">&#9670;&nbsp;</a></span>cpu_sci_clock_div_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#ga52dcbaadbd0ef84d9ba46c2efc2cda43">cpu_sci_clock_div_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock divider for baudrate prescaler. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__sci__cfg__t.html" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga52dcbaadbd0ef84d9ba46c2efc2cda43a399b57f34459ab8e16a0f4c96bc176c1"></a>CPU_SCI_CLOCK_DIV_4&#160;</td><td class="fielddoc"><p>1/4 clock division. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga52dcbaadbd0ef84d9ba46c2efc2cda43a4a60bc7931d358501498932a49bc37db"></a>CPU_SCI_CLOCK_DIV_16&#160;</td><td class="fielddoc"><p>1/16 clock division. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga52dcbaadbd0ef84d9ba46c2efc2cda43a914e38161ad3afc59c3e5d8593fce3cb"></a>CPU_SCI_CLOCK_DIV_64&#160;</td><td class="fielddoc"><p>1/64 clock division. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga52dcbaadbd0ef84d9ba46c2efc2cda43a2de4956b29b8810ee1ded947ae93cd4a"></a>CPU_SCI_CLOCK_DIV_256&#160;</td><td class="fielddoc"><p>1/256 clock division. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga9d14f01a891838502bdc0597c55e8847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d14f01a891838502bdc0597c55e8847">&#9670;&nbsp;</a></span>cpu_sci_length_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#ga9d14f01a891838502bdc0597c55e8847">cpu_sci_length_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Single transfer length in bits. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__sci__cfg__t.html" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga9d14f01a891838502bdc0597c55e8847a53c4949d5a490fad38fde6841f515a5e"></a>CPU_SCI_LENGTH_8_BITS&#160;</td><td class="fielddoc"><p>8-bit data. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9d14f01a891838502bdc0597c55e8847aacf1fadc9a7d2b2761fd4d40d8833850"></a>CPU_SCI_LENGTH_7_BITS&#160;</td><td class="fielddoc"><p>7-bit data. </p>
<p>When 7-bit data is selected, the MSB (bit 7) of the transmit data register is not transmitted. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa98c6ae9439654332938240853c5f2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa98c6ae9439654332938240853c5f2ef">&#9670;&nbsp;</a></span>cpu_sci_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#gaa98c6ae9439654332938240853c5f2ef">cpu_sci_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU-SCI communication mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__sci__cfg__t.html" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa98c6ae9439654332938240853c5f2efa090a6f90aa9dcd274c44000b1e5ba467"></a>CPU_SCI_MODE_ASYNC&#160;</td><td class="fielddoc"><p>Asynchronous mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa98c6ae9439654332938240853c5f2efa2a9689bee1e5234142f514d560fe88b5"></a>CPU_SCI_MODE_SYNC&#160;</td><td class="fielddoc"><p>Clocked synchronous mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1d24d3e036c94e78adfe90da103d97a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d24d3e036c94e78adfe90da103d97a4">&#9670;&nbsp;</a></span>cpu_sci_mp_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#ga1d24d3e036c94e78adfe90da103d97a4">cpu_sci_mp_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiprocessor mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__sci__cfg__t.html" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1d24d3e036c94e78adfe90da103d97a4a5e3181e6fb8e118c2348976104bae0f5"></a>CPU_SCI_MP_OFF&#160;</td><td class="fielddoc"><p>Multiprocessor function disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1d24d3e036c94e78adfe90da103d97a4a751b050cbc7675b3ace047b78b215fca"></a>CPU_SCI_MP_ON&#160;</td><td class="fielddoc"><p>Multiprocessor function enabled. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6314572c5f188c63bd4ef112cd86fb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6314572c5f188c63bd4ef112cd86fb7a">&#9670;&nbsp;</a></span>cpu_sci_parity_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#ga6314572c5f188c63bd4ef112cd86fb7a">cpu_sci_parity_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__sci__cfg__t.html" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6314572c5f188c63bd4ef112cd86fb7aad22023ffbf9a3e1ee60c8c2e16ab7550"></a>CPU_SCI_PARITY_EVEN&#160;</td><td class="fielddoc"><p>Even parity. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6314572c5f188c63bd4ef112cd86fb7aaeb9416a703d8bba1d61f5d57c0278b6a"></a>CPU_SCI_PARIT_ODD&#160;</td><td class="fielddoc"><p>Odd parity. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga314c6aeac7754817b2fffe2bae0eb892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga314c6aeac7754817b2fffe2bae0eb892">&#9670;&nbsp;</a></span>cpu_sci_parity_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#ga314c6aeac7754817b2fffe2bae0eb892">cpu_sci_parity_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__sci__cfg__t.html" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga314c6aeac7754817b2fffe2bae0eb892af3d794df2cd6c066ce6a89ec0d8b4595"></a>CPU_SCI_PARITY_OFF&#160;</td><td class="fielddoc"><p>Parity bit not added or checked. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga314c6aeac7754817b2fffe2bae0eb892a7b77bf35d6925264b47e8cf6a60ed08e"></a>CPU_SCI_PARITY_ON&#160;</td><td class="fielddoc"><p>Parity bit added and checked. </p>
<p>When enabled, an even or odd parity bit is added to transmit data, depending on the parity mode setting. Receive data parity is checked according to the even/odd mode setting. </p>
</td></tr>
</table>

</div>
</div>
<a id="gadcbfa0d256a082a1c159a65e94939e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcbfa0d256a082a1c159a65e94939e67">&#9670;&nbsp;</a></span>cpu_sci_sck_cfg_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#gadcbfa0d256a082a1c159a65e94939e67">cpu_sci_sck_cfg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCK pin configuration. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__sci__cfg__t.html" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggadcbfa0d256a082a1c159a65e94939e67a01811207ece228ab6fbb95ba696678ce"></a>CPU_SCI_SCK_DONTCARE&#160;</td><td class="fielddoc"><p>SCK pin is unused. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadcbfa0d256a082a1c159a65e94939e67ac557f28ea3d8e73de8b46087b765c659"></a>CPU_SCI_SCK_OUTPUT&#160;</td><td class="fielddoc"><p>SCK pin is used as a clock output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadcbfa0d256a082a1c159a65e94939e67a6c52822cb0485023bb976acaf04224e7"></a>CPU_SCI_SCK_INPUT&#160;</td><td class="fielddoc"><p>SCK pin is used as a clock input. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga41c29ca2938a4c7ab3d8c1b05cc6daa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41c29ca2938a4c7ab3d8c1b05cc6daa8">&#9670;&nbsp;</a></span>cpu_sci_stop_bit_length_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#ga41c29ca2938a4c7ab3d8c1b05cc6daa8">cpu_sci_stop_bit_length_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop bit length. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__sci__cfg__t.html" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga41c29ca2938a4c7ab3d8c1b05cc6daa8a435298258bc203d7655ae773b569a89a"></a>CPU_SCI_1_STOP_BIT&#160;</td><td class="fielddoc"><p>One stop bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga41c29ca2938a4c7ab3d8c1b05cc6daa8ad78d24452e997dc08974fa5a9920d76d"></a>CPU_SCI_2_STOP_BITS&#160;</td><td class="fielddoc"><p>Two stop bits. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga87856736bde65745ba4be7cad736e24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87856736bde65745ba4be7cad736e24b">&#9670;&nbsp;</a></span>cpu_sci_config_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_sci_config_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structcpu__sci__cfg__t.html">cpu_sci_cfg_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure a CPU-SCI for transfer. </p>
<p>Configuring the CPU-SCI in <code>cfg</code> does not start the transfer. To start the transfer, use either cpu_sci_enable_with_dmac (for SCI+DMAC mode) or <a class="el" href="group__CPU__SCI.html#gaced319f0b818ea596b06678baf4e9630">cpu_sci_write_value_set</a> (for normal mode). The CPU-SCI is forcefully stopped upon starting the configuration. If the CPU_SCI is currently operating int SCI+DMAC mode, use cpu_dma_wait with the corresponding DMA channel to wait until the transfer is complete.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>The CPU-SCI transfer configuration.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd>cpu_sci_enable_with_dmac </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#gaced319f0b818ea596b06678baf4e9630" title="Execute a single byte CPU-SCI transfer in normal mode.">cpu_sci_write_value_set</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#ga974e17d4c7587b749202b9ed3140d310" title="Returns the last value read during CPU-SCI transfer in normal mode.">cpu_sci_read_value_get</a> </dd></dl>

</div>
</div>
<a id="gab29bbba600a1d80cc698c91d24b7295f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab29bbba600a1d80cc698c91d24b7295f">&#9670;&nbsp;</a></span>cpu_sci_interrupt_priority_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_sci_interrupt_priority_set </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>priority</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the interrupt priority level for CPU-SCI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">priority</td><td>The priority ranging from <code>0</code> to <code>15</code>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga974e17d4c7587b749202b9ed3140d310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga974e17d4c7587b749202b9ed3140d310">&#9670;&nbsp;</a></span>cpu_sci_read_value_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint8_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_sci_read_value_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the last value read during CPU-SCI transfer in normal mode. </p>
<p>This function returns the value readen diring last <a class="el" href="group__CPU__SCI.html#gaced319f0b818ea596b06678baf4e9630">cpu_sci_write_value_set</a> call.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b" title="Configure a CPU-SCI for transfer.">cpu_sci_config_set</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#gaced319f0b818ea596b06678baf4e9630" title="Execute a single byte CPU-SCI transfer in normal mode.">cpu_sci_write_value_set</a> </dd></dl>

</div>
</div>
<a id="ga75077742c6ae25bc5d1fff83f86e750f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75077742c6ae25bc5d1fff83f86e750f">&#9670;&nbsp;</a></span>cpu_sci_wait()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_sci_wait </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Waits for CPU-SCI transfer end. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b" title="Configure a CPU-SCI for transfer.">cpu_sci_config_set</a> </dd>
<dd>
cpu_sci_value_write_set </dd></dl>

</div>
</div>
<a id="gaa68a5fe1572154ea20b19873ba4e36db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa68a5fe1572154ea20b19873ba4e36db">&#9670;&nbsp;</a></span>cpu_sci_with_dmac_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_sci_with_dmac_enable </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structcpu__sci__cfg__t.html">cpu_sci_cfg_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Execute a CPU-SCI transfer in CPI+DMAC mode. </p>
<p>Every transfer should be configured with <a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b">cpu_sci_config_set</a> first. The corresponding DMAC channed should be started with <a class="el" href="group__CPU__DMAC.html#ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d">cpu_dmac_channel_start</a> as well.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>The CPU-SCI transfer configuration.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b" title="Configure a CPU-SCI for transfer.">cpu_sci_config_set</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#gaced319f0b818ea596b06678baf4e9630" title="Execute a single byte CPU-SCI transfer in normal mode.">cpu_sci_write_value_set</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#ga974e17d4c7587b749202b9ed3140d310" title="Returns the last value read during CPU-SCI transfer in normal mode.">cpu_sci_read_value_get</a> </dd></dl>

</div>
</div>
<a id="gaced319f0b818ea596b06678baf4e9630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced319f0b818ea596b06678baf4e9630">&#9670;&nbsp;</a></span>cpu_sci_write_value_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_sci_write_value_set </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Execute a single byte CPU-SCI transfer in normal mode. </p>
<p>Every transfer is bidirectional, reading is done alowng with writing. To get the readen valuer call <a class="el" href="group__CPU__SCI.html#ga974e17d4c7587b749202b9ed3140d310">cpu_sci_read_value_get</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Value for transmitting.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b" title="Configure a CPU-SCI for transfer.">cpu_sci_config_set</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#ga974e17d4c7587b749202b9ed3140d310" title="Returns the last value read during CPU-SCI transfer in normal mode.">cpu_sci_read_value_get</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
