/*
 * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
 * Copyright (c) 2023 Antmicro <www.antmicro.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#include <dt-bindings/gpio/tegra234-gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>

#include "tegra234-p3509-a02-pwm-fan.dtsi"
#include "tegra234-p3509-a02-pcie.dtsi"
#include "tegra234-p3509-audio.dtsi"
#include "tegra234-antmicro-job-fixed-regulators.dtsi"
#include "tegra234-antmicro-job-i2c-buses.dtsi"
#include "tegra234-antmicro-job-gpioex.dtsi"
#include "tegra234-antmicro-job-usb.dtsi"

/* 4xOV5640 cameras */
#include "tegra234-antmicro-job-camera-ov5640.dtsi"

/ {
	gpio-keys {
		compatible = "gpio-keys";
		status = "okay";

		user_btn0 {
			label = "USER_BTN0";
			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(CC, 2) GPIO_ACTIVE_LOW>;
			linux,code = <BTN_0>;
		};

		user_btn1 {
			label = "USER_BTN1";
			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(CC, 3) GPIO_ACTIVE_LOW>;
			linux,code = <BTN_1>;
		};

		forcerecovery {
			label = "FORCE_RECOVERY";
			gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 0) GPIO_ACTIVE_LOW>;
			linux,code = <BTN_2>;
		};
	};

	gpio-leds {
		compatible = "gpio-leds";
		status = "okay";

		user_led0 {
			label = "USER_LED0";
			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(CC, 0) GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_INDICATOR;
			linux,default-trigger = "activity";
		};

		user_led1 {
			label = "USER_LED1";
			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(CC, 1) GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_INDICATOR;
		};
	};

	spi@3210000{ /* SPI1 in 40 pin conn */
		status = "okay";
		spi@0 { /* chip select 0 */
			compatible = "tegra-spidev";
			reg = <0x0>;
			spi-max-frequency = <50000000>;
			controller-data {
				nvidia,enable-hw-based-cs;
				nvidia,rx-clk-tap-delay = <0x10>;
				nvidia,tx-clk-tap-delay = <0x0>;
			};
		};
		spi@1 { /* chip select 1 */
			compatible = "tegra-spidev";
			reg = <0x1>;
			spi-max-frequency = <50000000>;
			controller-data {
				nvidia,enable-hw-based-cs;
				nvidia,rx-clk-tap-delay = <0x10>;
				nvidia,tx-clk-tap-delay = <0x0>;
			};
		};
	};

	spi@3230000{ /* SPI3 in 40 pin conn */
		status = "okay";
		spi@0 { /* chip select 0 */
			compatible = "tegra-spidev";
			reg = <0x0>;
			spi-max-frequency = <50000000>;
			controller-data {
				nvidia,enable-hw-based-cs;
				nvidia,rx-clk-tap-delay = <0x10>;
				nvidia,tx-clk-tap-delay = <0x0>;
			};
		};
		spi@1 { /* chips select 1 */
			compatible = "tegra-spidev";
			reg = <0x1>;
			spi-max-frequency = <50000000>;
			controller-data {
				nvidia,enable-hw-based-cs;
				nvidia,rx-clk-tap-delay = <0x10>;
				nvidia,tx-clk-tap-delay = <0x0>;
			};
		};
	};

	serial@3100000 {/* UARTA, for 40 pin header */
		status = "okay";
	};

	mttcan@c310000 {
		status = "okay";
	};

	serial@3140000 {
		/* UARTE, Goes to M2.E and also some of the pins to bootstrap */
		status = "okay";
	};

	serial@31d0000 {/* UARTI - SBSA */
		status = "okay";
	};

	tachometer@39c0000 {
		status = "okay";
		upper-threshold = <0xfffff>;
		lower-threshold = <0x0>;
	};

	pwm@3280000 {/* PWM1 40pin header, pin 15 */
		status = "okay";
	};

	pwm@32a0000 {/* PWM3 - FAN */
		status = "okay";
	};

	pwm@c340000 { /* PWM4 - OVR */
		status = "disabled";
	};

	pwm@32c0000 {/* PWM5 40 pin header, pin 33 */
		status = "okay";
	};

	pwm@32d0000 {/* PWM6 OVR */
		status = "disabled";
	};

	bluedroid_pm {
		status = "disabled";
	};

	display@13800000 {
		status = "okay";
		os_gpio_hotplug_a = <&tegra_main_gpio TEGRA234_MAIN_GPIO(M, 0) GPIO_ACTIVE_HIGH>;
	};
};
