<!-- v2html Signals index  -->
<html><head>
<title>Signals index page 6</title>
<LINK REL="Stylesheet" TITLE="v2html stylesheet" MEDIA="Screen" HREF="v2html.css">
</head>
<body>
<a name="top_of_page"></a>
<center><table class=NB cols=8 nosave><tr><td align="center"><a  href="hierarchy-s.p5.html#bottom_of_page">Prev Page</a></td><td align="center"><a  href="hierarchy.html">Hierarchy</a></td><td align="center"><a  href="hierarchy-f.html">Files</a></td><td align="center"><a  href="hierarchy-m.html">Modules</a></td><td align="center"><font color="#808080">Signals</font></td><td align="center"><a  href="hierarchy-t.html">Tasks</a></td><td align="center"><a  href="hierarchy-fn.html">Functions</a></td><td align="center"><a  href="http://www.abrizio.com/v2html/help_5_0.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=26 nosave><tr><td align="center"><a  href="hierarchy-s.html#index--A">A</a></td><td align="center"><a  href="hierarchy-s.p2.html#index--B">B</a></td><td align="center"><a  href="hierarchy-s.p3.html#index--C">C</a></td><td align="center"><a  href="hierarchy-s.p4.html#index--D">D</a></td><td align="center"><a  href="hierarchy-s.p5.html#index--E">E</a></td><td align="center"><a  href="hierarchy-s.p6.html#index--F">F</a></td><td align="center"><a  href="hierarchy-s.p7.html#index--G">G</a></td><td align="center"><a  href="hierarchy-s.p8.html#index--H">H</a></td><td align="center"><a  href="hierarchy-s.p9.html#index--I">I</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--J">J</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--K">K</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--L">L</a></td><td align="center"><a  href="hierarchy-s.p11.html#index--M">M</a></td><td align="center"><a  href="hierarchy-s.p12.html#index--N">N</a></td><td align="center"><a  href="hierarchy-s.p13.html#index--O">O</a></td><td align="center"><a  href="hierarchy-s.p14.html#index--P">P</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--Q">Q</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--R">R</a></td><td align="center"><a  href="hierarchy-s.p16.html#index--S">S</a></td><td align="center"><a  href="hierarchy-s.p17.html#index--T">T</a></td><td align="center"><a  href="hierarchy-s.p18.html#index--U">U</a></td><td align="center"><a  href="hierarchy-s.p19.html#index--V">V</a></td><td align="center"><a  href="hierarchy-s.p20.html#index--W">W</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--X">X</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Y">Y</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Z">Z</a></td></tr></table></center>
<center><h1>Signals index</h1></center>
<dl>
<a name="index--F"></a>
<table class=NB><tr><td><a href="#top_of_page"><b>F</b></a></tr></td></table>
<dt>&nbsp;<b><a name="F___ic_aligner"></a><a  href="icu_dpath.v.html#409">F : ic_aligner</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in5___mj_s_mux8_d_8">mj_s_mux8_d_8:i_dout_8b_mux_63_56:in5</a>&nbsp;, <a href="#in4___mj_s_mux8_d_8">mj_s_mux8_d_8:i_dout_8b_mux_55_48:in4</a>&nbsp;, <a href="#in3___mj_s_mux6_d_8">mj_s_mux6_d_8:i_dout_8b_mux_47_40:in3</a>&nbsp;, <a href="#in2___mj_s_mux6_d_8">mj_s_mux6_d_8:i_dout_8b_mux_39_32:in2</a>&nbsp;, <a href="#in1___mj_s_mux4_d_8">mj_s_mux4_d_8:i_dout_8b_mux_31_24:in1</a>&nbsp;, <a href="#in0___mj_s_mux3_d_8">mj_s_mux3_d_8:i_dout_8b_mux_23_16:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="F0___fold_logic"></a><a  href="fold_logic.v.html#49">F0 : fold_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#inst_1_type___ifu">ifu:fold_logic:inst_1_type</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="F0___fold_monitor"></a><a  href="fold_mon.v.html#75">F0 : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="f00___ucode_rom"></a><a  href="ucode_rom.v.html#37">f00 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f01___ucode_rom"></a><a  href="ucode_rom.v.html#38">f01 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f02___ucode_rom"></a><a  href="ucode_rom.v.html#39">f02 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f03___ucode_rom"></a><a  href="ucode_rom.v.html#40">f03 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f04___ucode_rom"></a><a  href="ucode_rom.v.html#41">f04 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f05___ucode_rom"></a><a  href="ucode_rom.v.html#42">f05 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f06___ucode_rom"></a><a  href="ucode_rom.v.html#43">f06 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f07___ucode_rom"></a><a  href="ucode_rom.v.html#44">f07 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f08___ucode_rom"></a><a  href="ucode_rom.v.html#45">f08 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f09___ucode_rom"></a><a  href="ucode_rom.v.html#46">f09 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="F1___fold_logic"></a><a  href="fold_logic.v.html#50">F1 : fold_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#inst_2_type___ifu">ifu:fold_logic:inst_2_type</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="F1___fold_monitor"></a><a  href="fold_mon.v.html#76">F1 : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="f10___ucode_rom"></a><a  href="ucode_rom.v.html#47">f10 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f11___ucode_rom"></a><a  href="ucode_rom.v.html#48">f11 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f12___ucode_rom"></a><a  href="ucode_rom.v.html#49">f12 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f13___ucode_rom"></a><a  href="ucode_rom.v.html#50">f13 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f14___ucode_rom"></a><a  href="ucode_rom.v.html#51">f14 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f15___ucode_rom"></a><a  href="ucode_rom.v.html#52">f15 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f16___ucode_rom"></a><a  href="ucode_rom.v.html#53">f16 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f17___ucode_rom"></a><a  href="ucode_rom.v.html#54">f17 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f18___ucode_rom"></a><a  href="ucode_rom.v.html#55">f18 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f18_last_cyc___ucode_seq"></a><a  href="ucode_seq.v.html#106">f18_last_cyc : ucode_seq</a></b> : wire</b>
<dt>&nbsp;<b><a name="f19___ucode_rom"></a><a  href="ucode_rom.v.html#56">f19 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="F2___fold_logic"></a><a  href="fold_logic.v.html#51">F2 : fold_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#inst_3_type___ifu">ifu:fold_logic:inst_3_type</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="F2___fold_monitor"></a><a  href="fold_mon.v.html#77">F2 : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="f20___ucode_rom"></a><a  href="ucode_rom.v.html#57">f20 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f21___ucode_rom"></a><a  href="ucode_rom.v.html#58">f21 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f22___ucode_rom"></a><a  href="ucode_rom.v.html#59">f22 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f23___ucode_rom"></a><a  href="ucode_rom.v.html#60">f23 : ucode_rom</a></b> : reg</b>
<dt>&nbsp;<b><a name="f2d___ex_ctl"></a><a  href="ex_ctl.v.html#698">f2d : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="f2d___rs1_dec"></a><a  href="rs1_dec.v.html#159">f2d : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="f2i___ex_ctl"></a><a  href="ex_ctl.v.html#696">f2i : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="f2i___rs1_dec"></a><a  href="rs1_dec.v.html#122">f2i : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="f2l___ex_ctl"></a><a  href="ex_ctl.v.html#697">f2l : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="f2l___rs1_dec"></a><a  href="rs1_dec.v.html#124">f2l : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="F3___fold_logic"></a><a  href="fold_logic.v.html#52">F3 : fold_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#inst_4_type___ifu">ifu:fold_logic:inst_4_type</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="F3___fold_monitor"></a><a  href="fold_mon.v.html#78">F3 : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="fadd___ex_ctl"></a><a  href="ex_ctl.v.html#655">fadd : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fadd___mult_add"></a><a  href="multmod_dp.v.html#280">fadd : mult_add</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fadd___mult_addinc">mult_addinc:addinc_0:fadd</a>&nbsp;, <a href="#in0___mj_s_mux4_d_16">mj_s_mux4_d_16:spmux_23_8:in0</a>&nbsp;, <a href="#in3___mj_s_mux4_d_16">mj_s_mux4_d_16:spmux_23_8:in3</a>&nbsp;, <a href="#in0___mj_s_mux4_d_8">mj_s_mux4_d_8:spmux_7_0:in0</a>&nbsp;, <a href="#in3___mj_s_mux4_d_8">mj_s_mux4_d_8:spmux_7_0:in3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fadd___mult_addinc"></a><a  href="multmod_dp.v.html#480">fadd : mult_addinc</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fadd___mult_add">mult_add:addinc_0:fadd</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="FAIL___Controller"></a><a  href="dcram_top.v.html#113">FAIL : Controller</a></b> : output</b>
<dt>&nbsp;<b><a name="FAIL___Controller1"></a><a  href="dtag_top.v.html#144">FAIL : Controller1</a></b> : output</b>
<dt>&nbsp;<b><a name="FAIL___icram_Controller"></a><a  href="icram_shell.v.html#308">FAIL : icram_Controller</a></b> : output</b>
<dt>&nbsp;<b><a name="FAIL___itag_Controller"></a><a  href="itag_shell.v.html#320">FAIL : itag_Controller</a></b> : output</b>
<dt>&nbsp;<b><a name="faload___ex_ctl"></a><a  href="ex_ctl.v.html#604">faload : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fastore___ex_ctl"></a><a  href="ex_ctl.v.html#638">fastore : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fastout___branch_dec"></a><a  href="code_seq_cntl.v.html#596">fastout : branch_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d">mj_s_mux4_d:m0:mx_out</a>&nbsp;, <a href="#in0___mj_s_mux4_d">mj_s_mux4_d:m1:in0</a>&nbsp;, <a href="#in0___mj_s_mux4_d">mj_s_mux4_d:m2:in0</a>&nbsp;, <a href="#in0___mj_s_mux4_d">mj_s_mux4_d:m3:in0</a>&nbsp;, <a href="#in0___mj_s_mux4_d">mj_s_mux4_d:m4:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fast_trap___trap"></a><a  href="trap.v.html#194">fast_trap : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="fcmpg___ex_ctl"></a><a  href="ex_ctl.v.html#707">fcmpg : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fcmpl___ex_ctl"></a><a  href="ex_ctl.v.html#706">fcmpl : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fconst_0___decode_opcode"></a><a  href="rcu_ctl.v.p2.html#1267">fconst_0 : decode_opcode</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fconst_0_rs1___rcu_ctl">rcu_ctl:decode_opcode_rs1:fconst_0_rs1</a>&nbsp;, <a href="#fconst_0_rs2___rcu_ctl">rcu_ctl:decode_opcode_rs2:fconst_0_rs2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fconst_0___ex_ctl"></a><a  href="ex_ctl.v.html#567">fconst_0 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fconst_0___rs1_dec"></a><a  href="rs1_dec.v.html#86">fconst_0 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fconst_0___rs2_dec"></a><a  href="rs2_dec.v.html#51">fconst_0 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fconst_0_rs1___rcu_ctl"></a><a  href="rcu_ctl.v.html#313">fconst_0_rs1 : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fconst_0___decode_opcode">decode_opcode:decode_opcode_rs1:fconst_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fconst_0_rs2___rcu_ctl"></a><a  href="rcu_ctl.v.html#334">fconst_0_rs2 : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fconst_0___decode_opcode">decode_opcode:decode_opcode_rs2:fconst_0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fconst_1___decode_opcode"></a><a  href="rcu_ctl.v.p2.html#1268">fconst_1 : decode_opcode</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fconst_1_rs1___rcu_ctl">rcu_ctl:decode_opcode_rs1:fconst_1_rs1</a>&nbsp;, <a href="#fconst_1_rs2___rcu_ctl">rcu_ctl:decode_opcode_rs2:fconst_1_rs2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fconst_1___ex_ctl"></a><a  href="ex_ctl.v.html#568">fconst_1 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fconst_1___rs1_dec"></a><a  href="rs1_dec.v.html#87">fconst_1 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fconst_1___rs2_dec"></a><a  href="rs2_dec.v.html#51">fconst_1 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fconst_1_rs1___rcu_ctl"></a><a  href="rcu_ctl.v.html#314">fconst_1_rs1 : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fconst_1___decode_opcode">decode_opcode:decode_opcode_rs1:fconst_1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fconst_1_rs2___rcu_ctl"></a><a  href="rcu_ctl.v.html#335">fconst_1_rs2 : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fconst_1___decode_opcode">decode_opcode:decode_opcode_rs2:fconst_1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fconst_2___decode_opcode"></a><a  href="rcu_ctl.v.p2.html#1269">fconst_2 : decode_opcode</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fconst_2_rs1___rcu_ctl">rcu_ctl:decode_opcode_rs1:fconst_2_rs1</a>&nbsp;, <a href="#fconst_2_rs2___rcu_ctl">rcu_ctl:decode_opcode_rs2:fconst_2_rs2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fconst_2___ex_ctl"></a><a  href="ex_ctl.v.html#569">fconst_2 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fconst_2___rs1_dec"></a><a  href="rs1_dec.v.html#88">fconst_2 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fconst_2___rs2_dec"></a><a  href="rs2_dec.v.html#51">fconst_2 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fconst_2_rs1___rcu_ctl"></a><a  href="rcu_ctl.v.html#315">fconst_2_rs1 : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fconst_2___decode_opcode">decode_opcode:decode_opcode_rs1:fconst_2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fconst_2_rs2___rcu_ctl"></a><a  href="rcu_ctl.v.html#336">fconst_2_rs2 : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fconst_2___decode_opcode">decode_opcode:decode_opcode_rs2:fconst_2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fdiv___ex_ctl"></a><a  href="ex_ctl.v.html#667">fdiv : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="femul___trap"></a><a  href="trap.v.html#178">femul : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="fetch_drty___ifu"></a><a  href="ifu.v.html#122">fetch_drty : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_drty___iu">iu:ifu:icu_drty</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len0___ifu"></a><a  href="ifu.v.html#124">fetch_len0 : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fetch_len0___length_dec">length_dec:length_dec:fetch_len0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_length_d___iu">iu:ifu:icu_length_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len0___length_dec"></a><a  href="length_dec.v.html#47">fetch_len0 : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___sp_mux4_8">sp_mux4_8:mux_len1:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len0___ifu">ifu:length_dec:fetch_len0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len1___ifu"></a><a  href="ifu.v.html#125">fetch_len1 : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fetch_len1___length_dec">length_dec:length_dec:fetch_len1</a>&nbsp;, <a href="#fetch_len1___valid_dec">valid_dec:valid_dec:fetch_len1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_length_d___iu">iu:ifu:icu_length_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len1___length_dec"></a><a  href="length_dec.v.html#48">fetch_len1 : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#operand___index1_add">index1_add:index1_add:operand</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len1___ifu">ifu:length_dec:fetch_len1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len1___valid_dec"></a><a  href="valid_dec.v.html#46">fetch_len1 : valid_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux4">mux4:mux_vld_1_byte:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len1___ifu">ifu:valid_dec:fetch_len1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len2___ifu"></a><a  href="ifu.v.html#126">fetch_len2 : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fetch_len2___length_dec">length_dec:length_dec:fetch_len2</a>&nbsp;, <a href="#fetch_len2___valid_dec">valid_dec:valid_dec:fetch_len2</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_length_d___iu">iu:ifu:icu_length_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len2___length_dec"></a><a  href="length_dec.v.html#49">fetch_len2 : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#operand___index2_add">index2_add:index2_add:operand</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len2___ifu">ifu:length_dec:fetch_len2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len2___valid_dec"></a><a  href="valid_dec.v.html#47">fetch_len2 : valid_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux4">mux4:mux_vld_2_byte:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len2___ifu">ifu:valid_dec:fetch_len2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len3___ifu"></a><a  href="ifu.v.html#127">fetch_len3 : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fetch_len3___length_dec">length_dec:length_dec:fetch_len3</a>&nbsp;, <a href="#fetch_len3___valid_dec">valid_dec:valid_dec:fetch_len3</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_length_d___iu">iu:ifu:icu_length_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len3___length_dec"></a><a  href="length_dec.v.html#50">fetch_len3 : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#operand___index3_add">index3_add:index3_add:operand</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len3___ifu">ifu:length_dec:fetch_len3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len3___valid_dec"></a><a  href="valid_dec.v.html#48">fetch_len3 : valid_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux4">mux4:mux_vld_3_byte:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len3___ifu">ifu:valid_dec:fetch_len3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len4___ifu"></a><a  href="ifu.v.html#128">fetch_len4 : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fetch_len4___length_dec">length_dec:length_dec:fetch_len4</a>&nbsp;, <a href="#fetch_len4___valid_dec">valid_dec:valid_dec:fetch_len4</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_length_d___iu">iu:ifu:icu_length_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len4___length_dec"></a><a  href="length_dec.v.html#51">fetch_len4 : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#operand___index4_add">index4_add:index4_add:operand</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len4___ifu">ifu:length_dec:fetch_len4</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len4___valid_dec"></a><a  href="valid_dec.v.html#49">fetch_len4 : valid_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux4">mux4:mux_vld_4_byte:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len4___ifu">ifu:valid_dec:fetch_len4</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len5___ifu"></a><a  href="ifu.v.html#129">fetch_len5 : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fetch_len5___length_dec">length_dec:length_dec:fetch_len5</a>&nbsp;, <a href="#fetch_len5___valid_dec">valid_dec:valid_dec:fetch_len5</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_length_d___iu">iu:ifu:icu_length_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len5___length_dec"></a><a  href="length_dec.v.html#52">fetch_len5 : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#operand___index5_add">index5_add:index5_add:operand</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len5___ifu">ifu:length_dec:fetch_len5</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len5___valid_dec"></a><a  href="valid_dec.v.html#50">fetch_len5 : valid_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux4">mux4:mux_vld_5_byte:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len5___ifu">ifu:valid_dec:fetch_len5</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len6___ifu"></a><a  href="ifu.v.html#130">fetch_len6 : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fetch_len6___length_dec">length_dec:length_dec:fetch_len6</a>&nbsp;, <a href="#fetch_len6___valid_dec">valid_dec:valid_dec:fetch_len6</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_length_d___iu">iu:ifu:icu_length_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len6___length_dec"></a><a  href="length_dec.v.html#53">fetch_len6 : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#operand___index6_add">index6_add:index6_add:operand</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len6___ifu">ifu:length_dec:fetch_len6</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_len6___valid_dec"></a><a  href="valid_dec.v.html#51">fetch_len6 : valid_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux4">mux4:mux_vld_6_byte:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_len6___ifu">ifu:valid_dec:fetch_len6</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_valid___ifu"></a><a  href="ifu.v.html#123">fetch_valid : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#valid___ex_len_dec">ex_len_dec:ex_len_dec:valid</a>&nbsp;, <a href="#fetch_valid___valid_dec">valid_dec:valid_dec:fetch_valid</a>&nbsp;, <a href="#fetch_valid___main_dec">main_dec:main_dec:fetch_valid</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#icu_vld_d___iu">iu:ifu:icu_vld_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_valid___main_dec"></a><a  href="main_dec.v.html#59">fetch_valid : main_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#valid___rs1_dec">rs1_dec:rs1_dec:valid</a>&nbsp;, <a href="#valid___rs2_dec">rs2_dec:rs2_dec_len1:valid</a>&nbsp;, <a href="#valid___rs2_dec">rs2_dec:rs2_dec_len2:valid</a>&nbsp;, <a href="#valid___rs2_dec">rs2_dec:rs2_dec_len3:valid</a>&nbsp;, <a href="#valid___rsd_dec">rsd_dec:rsd_dec_byte0:valid</a>&nbsp;, <a href="#valid___rsd_dec">rsd_dec:rsd_dec_byte1:valid</a>&nbsp;, <a href="#valid___rsd_dec">rsd_dec:rsd_dec_byte2:valid</a>&nbsp;, <a href="#valid___rsd_dec">rsd_dec:rsd_dec_byte3:valid</a>&nbsp;, <a href="#valid___rsd_dec">rsd_dec:rsd_dec_byte4:valid</a>&nbsp;, <a href="#valid___rsd_dec">rsd_dec:rsd_dec_byte5:valid</a>&nbsp;, <a href="#valid___rsd_dec">rsd_dec:rsd_dec_byte6:valid</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_valid___ifu">ifu:main_dec:fetch_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fetch_valid___valid_dec"></a><a  href="valid_dec.v.html#41">fetch_valid : valid_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fetch_valid___ifu">ifu:valid_dec:fetch_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="filename1___picoJavaII"></a><a  href="sys.v.html#148">filename1 : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="filename2___picoJavaII"></a><a  href="sys.v.html#149">filename2 : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="filename3___picoJavaII"></a><a  href="sys.v.html#150">filename3 : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="filename4___picoJavaII"></a><a  href="sys.v.html#151">filename4 : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="filename5___picoJavaII"></a><a  href="sys.v.html#152">filename5 : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="filename6___picoJavaII"></a><a  href="sys.v.html#153">filename6 : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="filename7___picoJavaII"></a><a  href="sys.v.html#154">filename7 : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="filename8___picoJavaII"></a><a  href="sys.v.html#155">filename8 : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="fill___monitor"></a><a  href="monitor.v.html#152">fill : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fill___smu_monitor">smu_monitor:smu_monitor:fill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill___smu"></a><a  href="smu.v.html#119">fill : smu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fill___smu_ctl">smu_ctl:smu_ctl:fill</a>&nbsp;, <a href="#fill___smu_dpath">smu_dpath:smu_dpath:fill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill___smu_ctl"></a><a  href="smu_ctl.v.html#92">fill : smu_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:load_c_flop:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill___smu">smu:smu_ctl:fill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill___smu_dpath"></a><a  href="smu_dpath.v.html#80">fill : smu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#control___inc_dec_30">inc_dec_30:inc_dec:control</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill___smu">smu:smu_dpath:fill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill___smu_monitor"></a><a  href="smu_monitor.v.html#69">fill : smu_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill___monitor">monitor:smu_monitor:fill</a>&nbsp;, <a href="#smu___monitor">monitor:smu_monitor:smu</a>&nbsp;, <a href="#smu_ctl___monitor">monitor:smu_monitor:smu_ctl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_bank_sel___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#188">fill_bank_sel : dcudp_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in3___mux4">mux4:dcu_bank_sel_mux:in3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_byte___dcctl"></a><a  href="dcctl.v.html#163">fill_byte : dcctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fill_byte___dc_dec">dc_dec:dc_dec:fill_byte</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill_byte___dcu_nocache">dcu_nocache:dcctl:fill_byte</a>&nbsp;, <a href="#fill_byte___dcu">dcu:dcctl:fill_byte</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_byte___dcu"></a><a  href="dcu.v.html#183">fill_byte : dcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fill_byte___dcctl">dcctl:dcctl:fill_byte</a>&nbsp;, <a href="#fill_byte___dcu_dpath">dcu_dpath:dcu_dpath:fill_byte</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_byte___dcu_dpath"></a><a  href="dcu_dpath.v.html#106">fill_byte : dcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___mux2_32">mux2_32:dcu_biu_adr_mux:in1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill_byte___dcu_nocache">dcu_nocache:dcu_dpath:fill_byte</a>&nbsp;, <a href="#fill_byte___dcu">dcu:dcu_dpath:fill_byte</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_byte___dcu_nocache"></a><a  href="dcu_nocache.v.html#184">fill_byte : dcu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fill_byte___dcctl">dcctl:dcctl:fill_byte</a>&nbsp;, <a href="#fill_byte___dcu_dpath">dcu_dpath:dcu_dpath:fill_byte</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_byte___dc_dec"></a><a  href="dc_dec.v.html#161">fill_byte : dc_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill_byte___dcctl">dcctl:dc_dec:fill_byte</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_cyc_active___dcctl"></a><a  href="dcctl.v.html#195">fill_cyc_active : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fill_cyc_active___dc_dec">dc_dec:dc_dec:fill_cyc_active</a>&nbsp;, <a href="#fill_cyc_active___dcudp_cntl">dcudp_cntl:dcudp_cntl:fill_cyc_active</a>&nbsp;, <a href="#fill_cyc_active___miss_cntl">miss_cntl:miss_cntl:fill_cyc_active</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_cyc_active___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#156">fill_cyc_active : dcudp_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill_cyc_active___dcctl">dcctl:dcudp_cntl:fill_cyc_active</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_cyc_active___dc_dec"></a><a  href="dc_dec.v.html#184">fill_cyc_active : dc_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre_8">ff_sre_8:iu_miss_stall_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_4">ff_sre_4:smu_miss_stall_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill_cyc_active___dcctl">dcctl:dc_dec:fill_cyc_active</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_cyc_active___miss_cntl"></a><a  href="miss_cntl.v.html#58">fill_cyc_active : miss_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill_cyc_active___dcctl">dcctl:miss_cntl:fill_cyc_active</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_d___monitor"></a><a  href="monitor.v.html#139">fill_d : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fill_d___smu_monitor">smu_monitor:smu_monitor:fill_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_d___smu_ctl"></a><a  href="smu_ctl.v.html#127">fill_d : smu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:fill_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_d___smu_monitor"></a><a  href="smu_monitor.v.html#56">fill_d : smu_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill_d___monitor">monitor:smu_monitor:fill_d</a>&nbsp;, <a href="#smu___monitor">monitor:smu_monitor:smu</a>&nbsp;, <a href="#smu_ctl___monitor">monitor:smu_monitor:smu_ctl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_e___smu_ctl"></a><a  href="smu_ctl.v.html#129">fill_e : smu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr">ff_sr:fill_flop:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_raw___smu_ctl"></a><a  href="smu_ctl.v.html#126">fill_raw : smu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#result___comp30_6">comp30_6:fill_comp:result</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_sel___ibuf_ctl_slice"></a><a  href="ibuf_ctl.v.html#669">fill_sel : ibuf_ctl_slice</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_0:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_1:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_2:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_3:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_4:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_5:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_6:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_7:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_8:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_9:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_10:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_11:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_12:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_13:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_14:ic_fill_sel</a>&nbsp;, <a href="#ic_fill_sel___ibuf_ctl">ibuf_ctl:ibuf_ctl_15:ic_fill_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_set_sel___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#188">fill_set_sel : dcudp_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:tag_set_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_set_sel_d1___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#188">fill_set_sel_d1 : dcudp_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:tag_set_reg:out</a>&nbsp;, <a href="#in3___mux5">mux5:dcu_set_sel_mux:in3</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_word_addr___icctl"></a><a  href="icctl.v.html#123">fill_word_addr : icctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fill_word_addr___ic_cntl">ic_cntl:ic_cntl:fill_word_addr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill_word_addr___icu_nocache">icu_nocache:icctl:fill_word_addr</a>&nbsp;, <a href="#fill_word_addr___icu">icu:icctl:fill_word_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_word_addr___icu"></a><a  href="icu.v.html#138">fill_word_addr : icu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fill_word_addr___icctl">icctl:icctl:fill_word_addr</a>&nbsp;, <a href="#fill_word_addr___icu_dpath">icu_dpath:icu_dpath:fill_word_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_word_addr___icu_dpath"></a><a  href="icu_dpath.v.html#119">fill_word_addr : icu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill_word_addr___icu_nocache">icu_nocache:icu_dpath:fill_word_addr</a>&nbsp;, <a href="#fill_word_addr___icu">icu:icu_dpath:fill_word_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_word_addr___icu_nocache"></a><a  href="icu_nocache.v.html#138">fill_word_addr : icu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fill_word_addr___icctl">icctl:icctl:fill_word_addr</a>&nbsp;, <a href="#fill_word_addr___icu_dpath">icu_dpath:icu_dpath:fill_word_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fill_word_addr___ic_cntl"></a><a  href="ic_cntl.v.html#92">fill_word_addr : ic_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fill_word_addr___icctl">icctl:ic_cntl:fill_word_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final6c_bit15___guesscout"></a><a  href="mult_array.v.html#383">final6c_bit15 : guesscout</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_4">mj_s_mux2_d_4:guessfinal0:mx_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#final6c_bit15___mult_array">mult_array:guesscout0:final6c_bit15</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final6c_bit15___mult_array"></a><a  href="mult_array.v.html#177">final6c_bit15 : mult_array</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#final6c_bit15___guesscout">guesscout:guesscout0:final6c_bit15</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final6c_bit16___guesscout"></a><a  href="mult_array.v.html#383">final6c_bit16 : guesscout</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_4">mj_s_mux2_d_4:guessfinal0:mx_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#final6c_bit16___mult_array">mult_array:guesscout0:final6c_bit16</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final6c_bit16___mult_array"></a><a  href="mult_array.v.html#177">final6c_bit16 : mult_array</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#final6c_bit16___guesscout">guesscout:guesscout0:final6c_bit16</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final6s_bit14___guesscout"></a><a  href="mult_array.v.html#383">final6s_bit14 : guesscout</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_4">mj_s_mux2_d_4:guessfinal0:mx_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#final6s_bit14___mult_array">mult_array:guesscout0:final6s_bit14</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final6s_bit14___mult_array"></a><a  href="mult_array.v.html#177">final6s_bit14 : mult_array</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#final6s_bit14___guesscout">guesscout:guesscout0:final6s_bit14</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final6s_bit15___guesscout"></a><a  href="mult_array.v.html#383">final6s_bit15 : guesscout</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux2_d_4">mj_s_mux2_d_4:guessfinal0:mx_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#final6s_bit15___mult_array">mult_array:guesscout0:final6s_bit15</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final6s_bit15___mult_array"></a><a  href="mult_array.v.html#177">final6s_bit15 : mult_array</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#final6s_bit15___guesscout">guesscout:guesscout0:final6s_bit15</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final_data_sel_rs1___rcu"></a><a  href="rcu.v.html#198">final_data_sel_rs1 : rcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#final_data_sel_rs1___rcu_dpath">rcu_dpath:rcu_dpath:final_data_sel_rs1</a>&nbsp;, <a href="#final_data_sel_rs1___rcu_ctl">rcu_ctl:rcu_ctl:final_data_sel_rs1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final_data_sel_rs1___rcu_ctl"></a><a  href="rcu_ctl.v.html#196">final_data_sel_rs1 : rcu_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#final_data_sel_rs1___rcu">rcu:rcu_ctl:final_data_sel_rs1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final_data_sel_rs1___rcu_dpath"></a><a  href="rcu_dpath.v.html#112">final_data_sel_rs1 : rcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2_32">mux2_32:mux_final_data_rs1:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#final_data_sel_rs1___rcu">rcu:rcu_dpath:final_data_sel_rs1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final_data_sel_rs2___rcu"></a><a  href="rcu.v.html#204">final_data_sel_rs2 : rcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#final_data_sel_rs2___rcu_dpath">rcu_dpath:rcu_dpath:final_data_sel_rs2</a>&nbsp;, <a href="#final_data_sel_rs2___rcu_ctl">rcu_ctl:rcu_ctl:final_data_sel_rs2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final_data_sel_rs2___rcu_ctl"></a><a  href="rcu_ctl.v.html#205">final_data_sel_rs2 : rcu_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#final_data_sel_rs2___rcu">rcu:rcu_ctl:final_data_sel_rs2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final_data_sel_rs2___rcu_dpath"></a><a  href="rcu_dpath.v.html#121">final_data_sel_rs2 : rcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2_32">mux2_32:mux_final_data_rs2:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#final_data_sel_rs2___rcu">rcu:rcu_dpath:final_data_sel_rs2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="final_sel___branch_dec"></a><a  href="code_seq_cntl.v.html#593">final_sel : branch_dec</a></b> : reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mj_s_mux4_d">mj_s_mux4_d:m1:sel</a>&nbsp;, <a href="#sel___mj_s_mux4_d">mj_s_mux4_d:m2:sel</a>&nbsp;, <a href="#sel___mj_s_mux4_d">mj_s_mux4_d:m3:sel</a>&nbsp;, <a href="#sel___mj_s_mux4_d">mj_s_mux4_d:m4:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc___dest_decoder"></a><a  href="rcu_ctl.v.p2.html#1324">first_cyc : dest_decoder</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cycle___rcu_ctl">rcu_ctl:dest_dec:first_cycle</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cycle___rcu"></a><a  href="rcu.v.html#186">first_cycle : rcu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#first_cycle___rcu_ctl">rcu_ctl:rcu_ctl:first_cycle</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cyc_r___iu">iu:rcu:first_cyc_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cycle___rcu_ctl"></a><a  href="rcu_ctl.v.html#236">first_cycle : rcu_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#first_cyc___dest_decoder">dest_decoder:dest_dec:first_cyc</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_fc_e:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cycle___rcu">rcu:rcu_ctl:first_cycle</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cycle_c___rcu_ctl"></a><a  href="rcu_ctl.v.html#267">first_cycle_c : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:flop_fc_c:out</a>&nbsp;, <a href="#din___ff_sr">ff_sr:flop_fc_w:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cycle_e___rcu_ctl"></a><a  href="rcu_ctl.v.html#266">first_cycle_e : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:flop_fc_e:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_fc_c:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cycle_w___rcu_ctl"></a><a  href="rcu_ctl.v.html#268">first_cycle_w : rcu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr">ff_sr:flop_fc_w:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_c___trap"></a><a  href="trap.v.html#267">first_cyc_c : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:first_cyc_c_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_e___ex"></a><a  href="ex.v.html#231">first_cyc_e : ex</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#first_cyc_e___ex_ctl">ex_ctl:ex_ctl:first_cyc_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cyc_e___iu">iu:ex:first_cyc_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_e___ex_ctl"></a><a  href="ex_ctl.v.html#356">first_cyc_e : ex_ctl</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:first_cyc_reg:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:first_gt_reg:din</a>&nbsp;, <a href="#din___ff_sre">ff_sre:first_eq_reg:din</a>&nbsp;, <a href="#din___ff_sre">ff_sre:first_lt_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cyc_e___ex">ex:ex_ctl:first_cyc_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_e___hold_logic"></a><a  href="hold_logic.v.html#140">first_cyc_e : hold_logic</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:first_cyc_e_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_e___iu"></a><a  href="iu.v.html#475">first_cyc_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#first_cyc_e___ex">ex:ex:first_cyc_e</a>&nbsp;, <a href="#first_cyc_e___trap">trap:trap:first_cyc_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_e___trap"></a><a  href="trap.v.html#123">first_cyc_e : trap</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:first_cyc_c_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cyc_e___iu">iu:trap:first_cyc_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_r___ex"></a><a  href="ex.v.html#195">first_cyc_r : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#first_cyc_r___ex_ctl">ex_ctl:ex_ctl:first_cyc_r</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cyc_r___iu">iu:ex:first_cyc_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_r___ex_ctl"></a><a  href="ex_ctl.v.html#228">first_cyc_r : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:first_cyc_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cyc_r___ex">ex:ex_ctl:first_cyc_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_r___hold_logic"></a><a  href="hold_logic.v.html#130">first_cyc_r : hold_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:first_cyc_e_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cyc_r___iu">iu:hold_logic:first_cyc_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_r___iu"></a><a  href="iu.v.html#341">first_cyc_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#first_cyc_r___ex">ex:ex:first_cyc_r</a>&nbsp;, <a href="#first_cycle___rcu">rcu:rcu:first_cycle</a>&nbsp;, <a href="#first_cyc_r___pipe">pipe:pipe:first_cyc_r</a>&nbsp;, <a href="#first_cyc_r___hold_logic">hold_logic:hold_logic:first_cyc_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_r___pipe"></a><a  href="pipe.v.html#154">first_cyc_r : pipe</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#first_cyc_r___pipe_cntl">pipe_cntl:pipe_cntl:first_cyc_r</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cyc_r___iu">iu:pipe:first_cyc_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_cyc_r___pipe_cntl"></a><a  href="pipe_cntl.v.html#138">first_cyc_r : pipe_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_cyc_r___pipe">pipe:pipe_cntl:first_cyc_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_eq___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1006">first_eq : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:first_eq_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_fill_cyc___dcctl"></a><a  href="dcctl.v.html#196">first_fill_cyc : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#first_fill_cyc___dc_dec">dc_dec:dc_dec:first_fill_cyc</a>&nbsp;, <a href="#first_fill_cyc___dcudp_cntl">dcudp_cntl:dcudp_cntl:first_fill_cyc</a>&nbsp;, <a href="#first_fill_cyc___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:first_fill_cyc</a>&nbsp;, <a href="#first_fill_cyc___miss_cntl">miss_cntl:miss_cntl:first_fill_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_fill_cyc___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#155">first_fill_cyc : dcudp_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_fill_cyc___dcctl">dcctl:dcudp_cntl:first_fill_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_fill_cyc___dc_dec"></a><a  href="dc_dec.v.html#183">first_fill_cyc : dc_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:fill_cyc_d1reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_fill_cyc___dcctl">dcctl:dc_dec:first_fill_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_fill_cyc___miss_cntl"></a><a  href="miss_cntl.v.html#57">first_fill_cyc : miss_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_fill_cyc___dcctl">dcctl:miss_cntl:first_fill_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_fill_cyc___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#75">first_fill_cyc : wrbuf_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_fill_cyc___dcctl">dcctl:wrbuf_cntl:first_fill_cyc</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_fill_cyc_d1___dc_dec"></a><a  href="dc_dec.v.html#300">first_fill_cyc_d1 : dc_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr">ff_sr:fill_cyc_d1reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_gt___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1005">first_gt : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:first_gt_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_lt___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1007">first_lt : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:first_lt_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_vld_c___hold_logic"></a><a  href="hold_logic.v.html#131">first_vld_c : hold_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_vld_c___iu">iu:hold_logic:first_vld_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_vld_c___iu"></a><a  href="iu.v.html#350">first_vld_c : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#first_vld_c___rcu">rcu:rcu:first_vld_c</a>&nbsp;, <a href="#first_vld_c___hold_logic">hold_logic:hold_logic:first_vld_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_vld_c___rcu"></a><a  href="rcu.v.html#188">first_vld_c : rcu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#first_vld_c___rcu_ctl">rcu_ctl:rcu_ctl:first_vld_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_vld_c___iu">iu:rcu:first_vld_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="first_vld_c___rcu_ctl"></a><a  href="rcu_ctl.v.html#238">first_vld_c : rcu_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#first_vld_c___rcu">rcu:rcu_ctl:first_vld_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fle___fold_monitor"></a><a  href="fold_mon.v.html#113">fle : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="fload___ex_ctl"></a><a  href="ex_ctl.v.html#579">fload : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fload___rs1_dec"></a><a  href="rs1_dec.v.html#104">fload : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fload___rs2_dec"></a><a  href="rs2_dec.v.html#48">fload : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fload_0___ex_ctl"></a><a  href="ex_ctl.v.html#590">fload_0 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fload_0___rs1_dec"></a><a  href="rs1_dec.v.html#93">fload_0 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fload_0___rs2_dec"></a><a  href="rs2_dec.v.html#44">fload_0 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fload_1___ex_ctl"></a><a  href="ex_ctl.v.html#591">fload_1 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fload_1___rs1_dec"></a><a  href="rs1_dec.v.html#94">fload_1 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fload_1___rs2_dec"></a><a  href="rs2_dec.v.html#46">fload_1 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fload_2___ex_ctl"></a><a  href="ex_ctl.v.html#592">fload_2 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fload_2___rs1_dec"></a><a  href="rs1_dec.v.html#95">fload_2 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fload_2___rs2_dec"></a><a  href="rs2_dec.v.html#46">fload_2 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fload_3___ex_ctl"></a><a  href="ex_ctl.v.html#593">fload_3 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fload_3___rs1_dec"></a><a  href="rs1_dec.v.html#96">fload_3 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fload_3___rs2_dec"></a><a  href="rs2_dec.v.html#46">fload_3 : rs2_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="flush_index_set___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#194">flush_index_set : dcudp_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___mux5">mux5:dcu_set_sel_mux:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_inst_c___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#181">flush_inst_c : dcudp_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_2">ff_sr_2:flush_inst_c2_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_inst_c1___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#181">flush_inst_c1 : dcudp_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr_2">ff_sr_2:flush_inst_c2_reg:out</a>&nbsp;, <a href="#din___ff_sr_2">ff_sr_2:flush_inst_c2_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_inst_c2___dcctl"></a><a  href="dcctl.v.html#197">flush_inst_c2 : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#flush_inst_c2___dcudp_cntl">dcudp_cntl:dcudp_cntl:flush_inst_c2</a>&nbsp;, <a href="#flush_inst_c2___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:flush_inst_c2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_inst_c2___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#107">flush_inst_c2 : dcudp_cntl</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr_2">ff_sr_2:flush_inst_c2_reg:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#flush_inst_c2___dcctl">dcctl:dcudp_cntl:flush_inst_c2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_inst_c2___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#67">flush_inst_c2 : wrbuf_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#flush_inst_c2___dcctl">dcctl:wrbuf_cntl:flush_inst_c2</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_inst_c_or_c1___dcctl"></a><a  href="dcctl.v.html#198">flush_inst_c_or_c1 : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#flush_inst_c_or_c1___dcudp_cntl">dcudp_cntl:dcudp_cntl:flush_inst_c_or_c1</a>&nbsp;, <a href="#flush_inst_c_or_c1___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:flush_inst_c_or_c1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_inst_c_or_c1___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#108">flush_inst_c_or_c1 : dcudp_cntl</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#flush_inst_c_or_c1___dcctl">dcctl:dcudp_cntl:flush_inst_c_or_c1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_inst_c_or_c1___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#68">flush_inst_c_or_c1 : wrbuf_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#flush_inst_c_or_c1___dcctl">dcctl:wrbuf_cntl:flush_inst_c_or_c1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_pipe___smu_ctl"></a><a  href="smu_ctl.v.html#164">flush_pipe : smu_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:spill_flop:din</a>&nbsp;, <a href="#din___ff_sr">ff_sr:fill_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_set___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#192">flush_set : dcudp_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:flush_set_sel_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_set_sel___dcctl"></a><a  href="dcctl.v.html#199">flush_set_sel : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#flush_set_sel___dcudp_cntl">dcudp_cntl:dcudp_cntl:flush_set_sel</a>&nbsp;, <a href="#flush_set_sel___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:flush_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_set_sel___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#109">flush_set_sel : dcudp_cntl</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___mux4">mux4:dcu_bank_sel_mux:in1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#flush_set_sel___dcctl">dcctl:dcudp_cntl:flush_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_set_sel___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#69">flush_set_sel : wrbuf_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#flush_set_sel___dcctl">dcctl:wrbuf_cntl:flush_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="flush_set_sel_d1___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#191">flush_set_sel_d1 : dcudp_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr">ff_sr:flush_set_sel_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fmul___ex_ctl"></a><a  href="ex_ctl.v.html#663">fmul : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fmulovf___branch_dec"></a><a  href="code_seq_cntl.v.html#583">fmulovf : branch_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fmulovf___branch_decode1">branch_decode1:b1:fmulovf</a>&nbsp;, <a href="#fmulovf___branch_decode2">branch_decode2:b2:fmulovf</a>&nbsp;, <a href="#fmulovf___branch_decode3">branch_decode3:b3:fmulovf</a>&nbsp;, <a href="#fmulovf___branch_decode4">branch_decode4:b4:fmulovf</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fmulovf___code_seq_cntl">code_seq_cntl:branchd:fmulovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fmulovf___branch_decode1"></a><a  href="code_seq_cntl.v.html#748">fmulovf : branch_decode1</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fmulovf___branch_dec">branch_dec:b1:fmulovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fmulovf___branch_decode2"></a><a  href="code_seq_cntl.v.html#796">fmulovf : branch_decode2</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fmulovf___branch_dec">branch_dec:b2:fmulovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fmulovf___branch_decode3"></a><a  href="code_seq_cntl.v.html#844">fmulovf : branch_decode3</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fmulovf___branch_dec">branch_dec:b3:fmulovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fmulovf___branch_decode4"></a><a  href="code_seq_cntl.v.html#891">fmulovf : branch_decode4</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fmulovf___branch_dec">branch_dec:b4:fmulovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fmulovf___code_seq"></a><a  href="code_seq.v.html#83">fmulovf : code_seq</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fmulovf___code_seq_cntl">code_seq_cntl:p_code_seq_cntl:fmulovf</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fmulovf___fpu">fpu:cs:fmulovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fmulovf___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#90">fmulovf : code_seq_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fmulovf___branch_dec">branch_dec:branchd:fmulovf</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fmulovf___code_seq">code_seq:p_code_seq_cntl:fmulovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fmulovf___exponent"></a><a  href="exponent.v.html#57">fmulovf : exponent</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fmulovf___exponent_cntl">exponent_cntl:p_exponent_cntl:fmulovf</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fmulovf___fpu">fpu:exp:fmulovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fmulovf___exponent_cntl"></a><a  href="exponent_cntl.v.html#46">fmulovf : exponent_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fmulovf___exponent">exponent:p_exponent_cntl:fmulovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fmulovf___fpu"></a><a  href="f_fpu.v.html#71">fmulovf : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fmulovf___exponent">exponent:exp:fmulovf</a>&nbsp;, <a href="#fmulovf___code_seq">code_seq:cs:fmulovf</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fneg___ex_ctl"></a><a  href="ex_ctl.v.html#675">fneg : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="FOE___fold_logic"></a><a  href="fold_logic.v.html#57">FOE : fold_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_enable___ifu">ifu:fold_logic:fold_enable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="FOE___fold_monitor"></a><a  href="fold_mon.v.html#105">FOE : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="fold___ifu"></a><a  href="ifu.v.html#244">fold : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:flop_fold:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold1___fold_logic"></a><a  href="fold_logic.v.html#59">fold1 : fold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_1_inst___ifu">ifu:fold_logic:fold_1_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold1___fold_monitor"></a><a  href="fold_mon.v.html#108">fold1 : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="fold2___fold_logic"></a><a  href="fold_logic.v.html#60">fold2 : fold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_2_inst___ifu">ifu:fold_logic:fold_2_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold2___fold_monitor"></a><a  href="fold_mon.v.html#109">fold2 : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="fold3___fold_logic"></a><a  href="fold_logic.v.html#61">fold3 : fold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_3_inst___ifu">ifu:fold_logic:fold_3_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold3___fold_monitor"></a><a  href="fold_mon.v.html#110">fold3 : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="fold4___fold_logic"></a><a  href="fold_logic.v.html#62">fold4 : fold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_4_inst___ifu">ifu:fold_logic:fold_4_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold4___fold_monitor"></a><a  href="fold_mon.v.html#111">fold4 : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="fold_1_inst___ifu"></a><a  href="ifu.v.html#268">fold_1_inst : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_1_inst___length_dec">length_dec:length_dec:fold_1_inst</a>&nbsp;, <a href="#fold1___fold_logic">fold_logic:fold_logic:fold1</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_no_fold:din</a>&nbsp;, <a href="#sel___mux5_3">mux5_3:mux_inst_fold:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_1_inst___length_dec"></a><a  href="length_dec.v.html#58">fold_1_inst : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___sp_mux4_8">sp_mux4_8:mux_shift_d:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_1_inst___ifu">ifu:length_dec:fold_1_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_2_inst___ifu"></a><a  href="ifu.v.html#269">fold_2_inst : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_2_inst___length_dec">length_dec:length_dec:fold_2_inst</a>&nbsp;, <a href="#fold2___fold_logic">fold_logic:fold_logic:fold2</a>&nbsp;, <a href="#sel___mux5_3">mux5_3:mux_inst_fold:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_2_inst___length_dec"></a><a  href="length_dec.v.html#57">fold_2_inst : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___sp_mux4_8">sp_mux4_8:mux_shift_d:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_2_inst___ifu">ifu:length_dec:fold_2_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_3_inst___ifu"></a><a  href="ifu.v.html#270">fold_3_inst : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_3_inst___length_dec">length_dec:length_dec:fold_3_inst</a>&nbsp;, <a href="#fold3___fold_logic">fold_logic:fold_logic:fold3</a>&nbsp;, <a href="#sel___mux5_3">mux5_3:mux_inst_fold:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_3_inst___length_dec"></a><a  href="length_dec.v.html#56">fold_3_inst : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___sp_mux4_8">sp_mux4_8:mux_shift_d:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_3_inst___ifu">ifu:length_dec:fold_3_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_4_inst___ifu"></a><a  href="ifu.v.html#271">fold_4_inst : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_4_inst___length_dec">length_dec:length_dec:fold_4_inst</a>&nbsp;, <a href="#fold4___fold_logic">fold_logic:fold_logic:fold4</a>&nbsp;, <a href="#sel___mux5_3">mux5_3:mux_inst_fold:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_4_inst___length_dec"></a><a  href="length_dec.v.html#55">fold_4_inst : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___sp_mux4_8">sp_mux4_8:mux_shift_d:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_4_inst___ifu">ifu:length_dec:fold_4_inst</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_c___ex"></a><a  href="ex.v.html#191">fold_c : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_c___ex_regs">ex_regs:ex_regs:fold_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_c___iu">iu:ex:fold_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_c___ex_regs"></a><a  href="ex_regs.v.html#118">fold_c : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_c___ex">ex:ex_regs:fold_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_c___iu"></a><a  href="iu.v.html#367">fold_c : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_c___ex">ex:ex:fold_c</a>&nbsp;, <a href="#fold_c___pipe">pipe:pipe:fold_c</a>&nbsp;, <a href="#fold_c___trap">trap:trap:fold_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_c___pipe"></a><a  href="pipe.v.html#124">fold_c : pipe</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_c___pipe_cntl">pipe_cntl:pipe_cntl:fold_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_c___iu">iu:pipe:fold_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_c___pipe_cntl"></a><a  href="pipe_cntl.v.html#118">fold_c : pipe_cntl</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_c___pipe">pipe:pipe_cntl:fold_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_c___trap"></a><a  href="trap.v.html#148">fold_c : trap</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:iu_trap_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_c___iu">iu:trap:fold_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_c_out___pipe_cntl"></a><a  href="pipe_cntl.v.html#171">fold_c_out : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:fold_c_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_c_trapped___pipe_cntl"></a><a  href="pipe_cntl.v.html#165">fold_c_trapped : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:fold_trapped_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_e___pipe_cntl"></a><a  href="pipe_cntl.v.html#165">fold_e : pipe_cntl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fold_enable___fold_monitor"></a><a  href="fold_mon.v.html#57">fold_enable : fold_monitor</a></b> : integer</b>
<dt>&nbsp;<b><a name="fold_enable___ifu"></a><a  href="ifu.v.html#267">fold_enable : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#FOE___fold_logic">fold_logic:fold_logic:FOE</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_e_raw___pipe_cntl"></a><a  href="pipe_cntl.v.html#165">fold_e_raw : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:fold_e_reg:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:fold_c_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_num___fold_monitor"></a><a  href="fold_mon.v.html#57">fold_num : fold_monitor</a></b> : integer</b>
<dt>&nbsp;<b><a name="fold_r___ifu"></a><a  href="ifu.v.html#157">fold_r : ifu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:flop_fold:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_r___iu">iu:ifu:fold_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_r___iu"></a><a  href="iu.v.html#337">fold_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_r___ifu">ifu:ifu:fold_r</a>&nbsp;, <a href="#fold_r___pipe">pipe:pipe:fold_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_r___pipe"></a><a  href="pipe.v.html#165">fold_r : pipe</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_r___pipe_cntl">pipe_cntl:pipe_cntl:fold_r</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_r___iu">iu:pipe:fold_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_r___pipe_cntl"></a><a  href="pipe_cntl.v.html#135">fold_r : pipe_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_r___pipe">pipe:pipe_cntl:fold_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_r_out___pipe_cntl"></a><a  href="pipe_cntl.v.html#165">fold_r_out : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:fold_e_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_sc_miss_c___pipe_cntl"></a><a  href="pipe_cntl.v.html#166">fold_sc_miss_c : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:vld_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:vld_e_v1_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:vld_c_reg:enable</a>&nbsp;, <a href="#out___ff_sre">ff_sre:fold_sc_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_sc_miss_e___iu"></a><a  href="iu.v.html#377">fold_sc_miss_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_sc_miss_e___pipe">pipe:pipe:fold_sc_miss_e</a>&nbsp;, <a href="#fold_sc_miss_e___trap">trap:trap:fold_sc_miss_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_sc_miss_e___pipe"></a><a  href="pipe.v.html#125">fold_sc_miss_e : pipe</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fold_sc_miss_e___pipe_cntl">pipe_cntl:pipe_cntl:fold_sc_miss_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_sc_miss_e___iu">iu:pipe:fold_sc_miss_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_sc_miss_e___pipe_cntl"></a><a  href="pipe_cntl.v.html#117">fold_sc_miss_e : pipe_cntl</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:fold_sc_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_sc_miss_e___pipe">pipe:pipe_cntl:fold_sc_miss_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_sc_miss_e___trap"></a><a  href="trap.v.html#149">fold_sc_miss_e : trap</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fold_sc_miss_e___iu">iu:trap:fold_sc_miss_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_state___pipe_cntl"></a><a  href="pipe_cntl.v.html#164">fold_state : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr_4">ff_sr_4:fold_state_reg:out</a>&nbsp;, <a href="#out___ff_s">ff_s:fold_state_reg_0:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fold_str___fold_monitor"></a><a  href="fold_mon.v.html#72">fold_str : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="fold_trapped___pipe_cntl"></a><a  href="pipe_cntl.v.html#174">fold_trapped : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr">ff_sr:fold_trapped_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fopcode___fpu_mon"></a><a  href="fpu_mon.v.html#51">fopcode : fpu_mon</a></b> : reg</b>
<dt>&nbsp;<b><a name="forward_c_sel_din___ex"></a><a  href="ex.v.html#211">forward_c_sel_din : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#forward_c_sel_din___ex_dpath">ex_dpath:ex_dpath:forward_c_sel_din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#forward_c_sel_din___iu">iu:ex:forward_c_sel_din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_c_sel_din___ex_dpath"></a><a  href="ex_dpath.v.html#205">forward_c_sel_din : ex_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr">ff_sr:for_c_flop:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#forward_c_sel_din___ex">ex:ex_dpath:forward_c_sel_din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_c_sel_din___iu"></a><a  href="iu.v.html#379">forward_c_sel_din : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#forward_c_sel_din___ex">ex:ex:forward_c_sel_din</a>&nbsp;, <a href="#forward_c_sel_din___pipe">pipe:pipe:forward_c_sel_din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_c_sel_din___pipe"></a><a  href="pipe.v.html#133">forward_c_sel_din : pipe</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#forward_c_sel_din___pipe_cntl">pipe_cntl:pipe_cntl:forward_c_sel_din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#forward_c_sel_din___iu">iu:pipe:forward_c_sel_din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_c_sel_din___pipe_cntl"></a><a  href="pipe_cntl.v.html#123">forward_c_sel_din : pipe_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#forward_c_sel_din___pipe">pipe:pipe_cntl:forward_c_sel_din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_data_c___ex_dpath"></a><a  href="ex_dpath.v.html#361">forward_data_c : ex_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in3___mux5_32">mux5_32:rs1_bypass_mux:in3</a>&nbsp;, <a href="#in3___mux5">mux5:rs1_0_bypass_mux:in3</a>&nbsp;, <a href="#in3___mux5_32">mux5_32:rs2_bypass_mux:in3</a>&nbsp;, <a href="#in3___mux5">mux5:rs2_0_bypass_mux:in3</a>&nbsp;, <a href="#out___mux2_32">mux2_32:forward_data_c_mux:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_data_c_mux_sel___ex_dpath"></a><a  href="ex_dpath.v.html#395">forward_data_c_mux_sel : ex_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2_32">mux2_32:forward_data_c_mux:sel</a>&nbsp;, <a href="#out___ff_sr">ff_sr:for_c_flop:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_data_w___ex_dpath"></a><a  href="ex_dpath.v.html#364">forward_data_w : ex_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in2___mux5_32">mux5_32:rs1_bypass_mux:in2</a>&nbsp;, <a href="#in2___mux5">mux5:rs1_0_bypass_mux:in2</a>&nbsp;, <a href="#in2___mux5_32">mux5_32:rs2_bypass_mux:in2</a>&nbsp;, <a href="#in2___mux5">mux5:rs2_0_bypass_mux:in2</a>&nbsp;, <a href="#out___mux2_32">mux2_32:forward_data_w_mux:out</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:forward_data_w_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_data_w1___ex_dpath"></a><a  href="ex_dpath.v.html#367">forward_data_w1 : ex_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___mux5_32">mux5_32:rs1_bypass_mux:in1</a>&nbsp;, <a href="#in1___mux5">mux5:rs1_0_bypass_mux:in1</a>&nbsp;, <a href="#in1___mux5_32">mux5_32:rs2_bypass_mux:in1</a>&nbsp;, <a href="#in1___mux5">mux5:rs2_0_bypass_mux:in1</a>&nbsp;, <a href="#out___ff_s_32">ff_s_32:forward_data_w_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_data_w_mux_sel___ex_dpath"></a><a  href="ex_dpath.v.html#396">forward_data_w_mux_sel : ex_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_se_2">ff_se_2:for_w_flop:out</a>&nbsp;, <a href="#sel___mux2_32">mux2_32:forward_data_w_mux:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_data_w_mux_sel_c___ex_ctl"></a><a  href="ex_ctl.v.html#945">forward_data_w_mux_sel_c : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="forward_w_sel_din___ex"></a><a  href="ex.v.html#504">forward_w_sel_din : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#forward_w_sel_din___ex_ctl">ex_ctl:ex_ctl:forward_w_sel_din</a>&nbsp;, <a href="#forward_w_sel_din___ex_dpath">ex_dpath:ex_dpath:forward_w_sel_din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_w_sel_din___ex_ctl"></a><a  href="ex_ctl.v.html#476">forward_w_sel_din : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#forward_w_sel_din___ex">ex:ex_ctl:forward_w_sel_din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="forward_w_sel_din___ex_dpath"></a><a  href="ex_dpath.v.html#303">forward_w_sel_din : ex_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_se_2">ff_se_2:for_w_flop:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#forward_w_sel_din___ex">ex:ex_dpath:forward_w_sel_din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fourth_fill_cyc___ic_cntl"></a><a  href="ic_cntl.v.html#121">fourth_fill_cyc : ic_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in___mj_s_ff_snr_d">mj_s_ff_snr_d:fourth_fill_cyc_flop:in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fourth_fill_cyc_d1___ic_cntl"></a><a  href="ic_cntl.v.html#139">fourth_fill_cyc_d1 : ic_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snr_d">mj_s_ff_snr_d:fourth_fill_cyc_flop:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpain___fpu"></a><a  href="f_fpu.v.html#51">fpain : fpu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#aexpin___exponent">exponent:exp:aexpin</a>&nbsp;, <a href="#asignin___nxsign">nxsign:nxs:asignin</a>&nbsp;, <a href="#fpain___mantissa">mantissa:man:fpain</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpain___fpu_dummy"></a><a  href="f_fpu_dummy.v.html#51">fpain : fpu_dummy</a></b> : input</b>
<dt>&nbsp;<b><a name="fpain___fpu_mon"></a><a  href="fpu_mon.v.html#38">fpain : fpu_mon</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpain___monitor">monitor:fpu_mon:fpain</a>&nbsp;, <a href="#fpu___monitor">monitor:fpu_mon:fpu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpain___mantissa"></a><a  href="mantissa.v.html#32">fpain : mantissa</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpain___mantissa_dp">mantissa_dp:i_mantissa_dp:fpain</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpain___fpu">fpu:man:fpain</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpain___mantissa_dp"></a><a  href="mantissa_dp.v.html#32">fpain : mantissa_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in2___mj_s_mux4_d_32">mj_s_mux4_d_32:a1pr_cyc0:in2</a>&nbsp;, <a href="#in4___mj_s_mux6_d_32">mj_s_mux6_d_32:a0pre_mux:in4</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpain___mantissa">mantissa:i_mantissa_dp:fpain</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpain___monitor"></a><a  href="monitor.v.html#167">fpain : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpain___fpu_mon">fpu_mon:fpu_mon:fpain</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpbin___fpu"></a><a  href="f_fpu.v.html#51">fpbin : fpu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#bexpin___exponent">exponent:exp:bexpin</a>&nbsp;, <a href="#top_fpbin___code_seq">code_seq:cs:top_fpbin</a>&nbsp;, <a href="#fpbin___mantissa">mantissa:man:fpbin</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpbin___fpu_dummy"></a><a  href="f_fpu_dummy.v.html#51">fpbin : fpu_dummy</a></b> : input</b>
<dt>&nbsp;<b><a name="fpbin___fpu_mon"></a><a  href="fpu_mon.v.html#38">fpbin : fpu_mon</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpbin___monitor">monitor:fpu_mon:fpbin</a>&nbsp;, <a href="#fpu___monitor">monitor:fpu_mon:fpu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpbin___mantissa"></a><a  href="mantissa.v.html#32">fpbin : mantissa</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpbin___mantissa_dp">mantissa_dp:i_mantissa_dp:fpbin</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpbin___fpu">fpu:man:fpbin</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpbin___mantissa_dp"></a><a  href="mantissa_dp.v.html#32">fpbin : mantissa_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in2___mj_s_mux4_d_32">mj_s_mux4_d_32:nb0_b:in2</a>&nbsp;, <a href="#in2___mj_s_mux4_d_32">mj_s_mux4_d_32:nb0_a:in2</a>&nbsp;, <a href="#in1___mj_s_mux3_d_32">mj_s_mux3_d_32:cyc0_mux:in1</a>&nbsp;, <a href="#in2___mj_s_mux3_d_32">mj_s_mux3_d_32:cyc0_mux:in2</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpbin___mantissa">mantissa:i_mantissa_dp:fpbin</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpbin___monitor"></a><a  href="monitor.v.html#168">fpbin : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpbin___fpu_mon">fpu_mon:fpu_mon:fpbin</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpbusyn___code_seq"></a><a  href="code_seq.v.html#94">fpbusyn : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpbusyn___code_seq_cntl">code_seq_cntl:p_code_seq_cntl:fpbusyn</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpbusyn___fpu">fpu:cs:fpbusyn</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpbusyn___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#103">fpbusyn : code_seq_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpbusyn___fpu_dec">fpu_dec:fpud:fpbusyn</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpbusyn___code_seq">code_seq:p_code_seq_cntl:fpbusyn</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpbusyn___fpu"></a><a  href="f_fpu.v.html#57">fpbusyn : fpu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpbusyn___code_seq">code_seq:cs:fpbusyn</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpbusyn___fpu_dec"></a><a  href="code_seq_cntl.v.html#427">fpbusyn : fpu_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpbusyn___code_seq_cntl">code_seq_cntl:fpud:fpbusyn</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpbusyn___fpu_dummy"></a><a  href="f_fpu_dummy.v.html#57">fpbusyn : fpu_dummy</a></b> : output</b>
<dt>&nbsp;<b><a name="fpbusyn___fpu_mon"></a><a  href="fpu_mon.v.html#44">fpbusyn : fpu_mon</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fp_rdy_e___monitor">monitor:fpu_mon:fp_rdy_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fphold___fpu"></a><a  href="f_fpu.v.html#53">fphold : fpu</a></b> : input</b>
<dt>&nbsp;<b><a name="fphold___fpu_dummy"></a><a  href="f_fpu_dummy.v.html#53">fphold : fpu_dummy</a></b> : input</b>
<dt>&nbsp;<b><a name="fphold___fpu_mon"></a><a  href="fpu_mon.v.html#40">fphold : fpu_mon</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fphold___monitor">monitor:fpu_mon:fphold</a>&nbsp;, <a href="#fpu___monitor">monitor:fpu_mon:fpu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fphold___monitor"></a><a  href="monitor.v.html#173">fphold : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fphold___fpu_mon">fpu_mon:fpu_mon:fphold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpkill___acode_dec"></a><a  href="code_seq_dp.v.html#345">fpkill : acode_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpkill___code_seq_dp">code_seq_dp:acode:fpkill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpkill___branch_dec"></a><a  href="code_seq_cntl.v.html#584">fpkill : branch_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpkill___code_seq_cntl">code_seq_cntl:branchd:fpkill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpkill___code_seq"></a><a  href="code_seq.v.html#85">fpkill : code_seq</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpkill___code_seq_cntl">code_seq_cntl:p_code_seq_cntl:fpkill</a>&nbsp;, <a href="#fpkill___code_seq_dp">code_seq_dp:p_code_seq_dp:fpkill</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpkill___fpu">fpu:cs:fpkill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpkill___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#76">fpkill : code_seq_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpkill___fpu_dec">fpu_dec:fpud:fpkill</a>&nbsp;, <a href="#fpkill___branch_dec">branch_dec:branchd:fpkill</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpkill___code_seq">code_seq:p_code_seq_cntl:fpkill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpkill___code_seq_dp"></a><a  href="code_seq_dp.v.html#65">fpkill : code_seq_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpkill___acode_dec">acode_dec:acode:fpkill</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpkill___code_seq">code_seq:p_code_seq_dp:fpkill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpkill___fpu"></a><a  href="f_fpu.v.html#53">fpkill : fpu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpkill___code_seq">code_seq:cs:fpkill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpkill___fpu_dec"></a><a  href="code_seq_cntl.v.html#422">fpkill : fpu_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mj_s_mux2_d_8">mj_s_mux2_d_8:fpumux:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpkill___code_seq_cntl">code_seq_cntl:fpud:fpkill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpkill___fpu_dummy"></a><a  href="f_fpu_dummy.v.html#53">fpkill : fpu_dummy</a></b> : input</b>
<dt>&nbsp;<b><a name="fpkill___fpu_mon"></a><a  href="fpu_mon.v.html#40">fpkill : fpu_mon</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpkill___monitor">monitor:fpu_mon:fpkill</a>&nbsp;, <a href="#fpu___monitor">monitor:fpu_mon:fpu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpkill___monitor"></a><a  href="monitor.v.html#171">fpkill : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpkill___fpu_mon">fpu_mon:fpu_mon:fpkill</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpop___cpu"></a><a  href="cpu.v.html#160">fpop : cpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#opcode_1_op_r___iu">iu:iu:opcode_1_op_r</a>&nbsp;, FPU_MODULE:fpu:fpop&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpop___fpu"></a><a  href="f_fpu.v.html#52">fpop : fpu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_opcode___code_seq">code_seq:cs:nx_opcode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpop___fpu_dummy"></a><a  href="f_fpu_dummy.v.html#52">fpop : fpu_dummy</a></b> : input</b>
<dt>&nbsp;<b><a name="fpop___fpu_mon"></a><a  href="fpu_mon.v.html#39">fpop : fpu_mon</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu___monitor">monitor:fpu_mon:fpu</a>&nbsp;, <a href="#fpop___monitor">monitor:fpu_mon:fpop</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpop___monitor"></a><a  href="monitor.v.html#169">fpop : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpop___fpu_mon">fpu_mon:fpu_mon:fpop</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpop_valid___code_seq_dp"></a><a  href="code_seq_dp.v.html#86">fpop_valid : code_seq_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snre_d">mj_s_ff_snre_d:ff_opvalid:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpop_valid___cpu"></a><a  href="cpu.v.html#161">fpop_valid : cpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#valid_op_r___iu">iu:iu:valid_op_r</a>&nbsp;, FPU_MODULE:fpu:fpop_valid&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpop_valid___fpu"></a><a  href="f_fpu.v.html#54">fpop_valid : fpu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#nx_fpop_valid___code_seq">code_seq:cs:nx_fpop_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpop_valid___fpu_dummy"></a><a  href="f_fpu_dummy.v.html#54">fpop_valid : fpu_dummy</a></b> : input</b>
<dt>&nbsp;<b><a name="fpop_valid___fpu_mon"></a><a  href="fpu_mon.v.html#41">fpop_valid : fpu_mon</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu___monitor">monitor:fpu_mon:fpu</a>&nbsp;, <a href="#fpop_valid___monitor">monitor:fpu_mon:fpop_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpop_valid___monitor"></a><a  href="monitor.v.html#174">fpop_valid : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpop_valid___fpu_mon">fpu_mon:fpu_mon:fpop_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpout___fpu"></a><a  href="f_fpu.v.html#56">fpout : fpu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpout___mantissa">mantissa:man:fpout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpout___fpu_dummy"></a><a  href="f_fpu_dummy.v.html#56">fpout : fpu_dummy</a></b> : output</b>
<dt>&nbsp;<b><a name="fpout___fpu_mon"></a><a  href="fpu_mon.v.html#43">fpout : fpu_mon</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_data_e___monitor">monitor:fpu_mon:fpu_data_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpout___mantissa"></a><a  href="mantissa.v.html#44">fpout : mantissa</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpout___mantissa_dp">mantissa_dp:i_mantissa_dp:fpout</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpout___fpu">fpu:man:fpout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpout___mantissa_dp"></a><a  href="mantissa_dp.v.html#49">fpout : mantissa_dp</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux6_d_32">mj_s_mux6_d_32:fpo:mx_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpout___mantissa">mantissa:i_mantissa_dp:fpout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu___monitor"></a><a  href="monitor.v.html#166">fpu : monitor</a></b> : wire (used in @posedge) (used in @negedge)</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#pj_clk___fpu_mon">fpu_mon:fpu_mon:pj_clk</a>&nbsp;, <a href="#fpain___fpu_mon">fpu_mon:fpu_mon:fpain</a>&nbsp;, <a href="#fpbin___fpu_mon">fpu_mon:fpu_mon:fpbin</a>&nbsp;, <a href="#fpop___fpu_mon">fpu_mon:fpu_mon:fpop</a>&nbsp;, <a href="#fpkill___fpu_mon">fpu_mon:fpu_mon:fpkill</a>&nbsp;, <a href="#fphold___fpu_mon">fpu_mon:fpu_mon:fphold</a>&nbsp;, <a href="#fpop_valid___fpu_mon">fpu_mon:fpu_mon:fpop_valid</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___code_seq"></a><a  href="code_seq.v.html#85">fpuhold : code_seq</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold___code_seq_cntl">code_seq_cntl:p_code_seq_cntl:fpuhold</a>&nbsp;, <a href="#fpuhold___code_seq_dp">code_seq_dp:p_code_seq_dp:fpuhold</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___fpu">fpu:cs:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#75">fpuhold : code_seq_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold___fpu_dec">fpu_dec:fpud:fpuhold</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:conreg:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___code_seq">code_seq:p_code_seq_cntl:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___code_seq_dp"></a><a  href="code_seq_dp.v.html#65">fpuhold : code_seq_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___code_seq">code_seq:p_code_seq_dp:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___exponent"></a><a  href="exponent.v.html#49">fpuhold : exponent</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold___exponent_cntl">exponent_cntl:p_exponent_cntl:fpuhold</a>&nbsp;, <a href="#fpuhold___exponent_dp">exponent_dp:p_exponent_dp:fpuhold</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___fpu">fpu:exp:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___exponent_cntl"></a><a  href="exponent_cntl.v.html#40">fpuhold : exponent_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___exponent">exponent:p_exponent_cntl:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___exponent_dp"></a><a  href="exponent_dp.v.html#50">fpuhold : exponent_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___exponent">exponent:p_exponent_dp:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___fpu"></a><a  href="f_fpu.v.html#78">fpuhold : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold___exponent">exponent:exp:fpuhold</a>&nbsp;, <a href="#fpuhold___incmod">incmod:inc:fpuhold</a>&nbsp;, <a href="#fpuhold___rsadd">rsadd:rsa:fpuhold</a>&nbsp;, <a href="#fpuhold___prils">prils:prif:fpuhold</a>&nbsp;, <a href="#fpuhold___code_seq">code_seq:cs:fpuhold</a>&nbsp;, <a href="#fpuhold___nxsign">nxsign:nxs:fpuhold</a>&nbsp;, <a href="#fpuhold___mantissa">mantissa:man:fpuhold</a>&nbsp;, <a href="#fpuhold___multmod">multmod:mult1:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___fpu_dec"></a><a  href="code_seq_cntl.v.html#422">fpuhold : fpu_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:ff_fpstate:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___code_seq_cntl">code_seq_cntl:fpud:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___incmod"></a><a  href="incmod.v.html#56">fpuhold : incmod</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___fpu">fpu:inc:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___mantissa"></a><a  href="mantissa.v.html#39">fpuhold : mantissa</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold___mantissa_cntl">mantissa_cntl:i_mantissa_cntl:fpuhold</a>&nbsp;, <a href="#fpuhold___mantissa_dp">mantissa_dp:i_mantissa_dp:fpuhold</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___fpu">fpu:man:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___mantissa_cntl"></a><a  href="mantissa_cntl.v.html#40">fpuhold : mantissa_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___mantissa">mantissa:i_mantissa_cntl:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___mantissa_dp"></a><a  href="mantissa_dp.v.html#35">fpuhold : mantissa_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___mantissa">mantissa:i_mantissa_dp:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___multmod"></a><a  href="multmod.v.html#37">fpuhold : multmod</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold___multmod_dp">multmod_dp:p_multmod_dp:fpuhold</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___fpu">fpu:mult1:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___multmod_dp"></a><a  href="multmod_dp.v.html#34">fpuhold : multmod_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___multmod">multmod:p_multmod_dp:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___nxsign"></a><a  href="nxsign.v.html#32">fpuhold : nxsign</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___fpu">fpu:nxs:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___prils"></a><a  href="prils.v.html#30">fpuhold : prils</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold___prils_cntl">prils_cntl:i_prils_cntl:fpuhold</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___fpu">fpu:prif:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___prils_cntl"></a><a  href="prils_cntl.v.html#33">fpuhold : prils_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold___pri_dec">pri_dec:prid:fpuhold</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___prils">prils:i_prils_cntl:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___pri_dec"></a><a  href="prils_cntl.v.html#64">fpuhold : pri_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___prils_cntl">prils_cntl:prid:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___rsadd"></a><a  href="rsadd.v.html#67">fpuhold : rsadd</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold___rsadd_cntl">rsadd_cntl:p_rsadd_cntl:fpuhold</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___fpu">fpu:rsa:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold___rsadd_cntl"></a><a  href="rsadd_cntl.v.html#59">fpuhold : rsadd_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold___rsadd">rsadd:p_rsadd_cntl:fpuhold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___code_seq_dp"></a><a  href="code_seq_dp.v.html#93">fpuhold_l : code_seq_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in___mj_s_ff_s_d">mj_s_ff_s_d:tff2:in</a>&nbsp;, <a href="#rom_en___fp_roms">fp_roms:fprom_mod:rom_en</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_64">mj_s_ff_snre_d_64:mw:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:ffopcode:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:ff_opvalid:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:ff_valid:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:ff_valid_a:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_4">mj_s_ff_snre_d_4:link_mod:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___exponent_cntl"></a><a  href="exponent_cntl.v.html#61">fpuhold_l : exponent_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___exptop_dec">exptop_dec:exptop:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___exponent_dp"></a><a  href="exponent_dp.v.html#76">fpuhold_l : exponent_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:ff_excon:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:aex:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:bex:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_16">mj_s_ff_snre_d_16:sax:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___exptop_dec"></a><a  href="exponent_cntl.v.html#208">fpuhold_l : exptop_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:mux1ad_ff:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___exponent_cntl">exponent_cntl:exptop:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___incmod"></a><a  href="incmod.v.html#78">fpuhold_l : incmod</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___inc_decode">inc_decode:incdec:fpuhold_l</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:q0reg:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:q1reg:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___inc_decode"></a><a  href="incmod.v.html#430">fpuhold_l : inc_decode</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:t1mda_ff:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:t0md_ff:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:l0md_ff:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:l1md_ff:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___incmod">incmod:incdec:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___mantissa_cntl"></a><a  href="mantissa_cntl.v.html#58">fpuhold_l : mantissa_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:a2reg:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___mantissa_dp"></a><a  href="mantissa_dp.v.html#59">fpuhold_l : mantissa_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:nta1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:nta0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:ntb1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:ntb0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:ff_r1out:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_32">mj_s_ff_snre_d_32:ff_r0out:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___multmod_dp"></a><a  href="multmod_dp.v.html#67">fpuhold_l : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:multdecout_moutselcntl:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:ffsinlo:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:ffcinlo:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:ffsinhi:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:ffcinhi:lenable</a>&nbsp;, <a href="#fpuhold_l___mult_array">mult_array:marray:fpuhold_l</a>&nbsp;, <a href="#fpuhold_l___mult_add">mult_add:madd:fpuhold_l</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:mult_state:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___mult_add"></a><a  href="multmod_dp.v.html#273">fpuhold_l : mult_add</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d_28">mj_s_ff_snre_d_28:ffincsin:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_6">mj_s_ff_snre_d_6:muhold:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___multmod_dp">multmod_dp:madd:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___mult_array"></a><a  href="mult_array.v.html#33">fpuhold_l : mult_array</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d_7">mj_s_ff_snre_d_7:ffsavec0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_7">mj_s_ff_snre_d_7:ffsaves0:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_7">mj_s_ff_snre_d_7:ffsaves1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:ffextra6c:lenable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpuhold_l___multmod_dp">multmod_dp:marray:fpuhold_l</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___nxsign"></a><a  href="nxsign.v.html#44">fpuhold_l : nxsign</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:abs:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:abs1:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:ead:lenable</a>&nbsp;, <a href="#lenable___mj_s_ff_snre_d">mj_s_ff_snre_d:absig:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___pri_dec"></a><a  href="prils_cntl.v.html#75">fpuhold_l : pri_dec</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d_2">mj_s_ff_snre_d_2:m1_ff:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpuhold_l___rsadd_cntl"></a><a  href="rsadd_cntl.v.html#72">fpuhold_l : rsadd_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#lenable___mj_s_ff_snre_d_3">mj_s_ff_snre_d_3:ff:lenable</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_data_e___cpu"></a><a  href="cpu.v.html#277">fpu_data_e : cpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_data_e___iu">iu:iu:fpu_data_e</a>&nbsp;, FPU_MODULE:fpu:fpout&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_data_e___ex"></a><a  href="ex.v.html#299">fpu_data_e : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_data_e___ex_dpath">ex_dpath:ex_dpath:fpu_data_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_data_e___iu">iu:ex:fpu_data_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_data_e___ex_dpath"></a><a  href="ex_dpath.v.html#151">fpu_data_e : ex_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___mux2_32">mux2_32:fpu_data_mux:in1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_data_e___ex">ex:ex_dpath:fpu_data_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_data_e___iu"></a><a  href="iu.v.html#128">fpu_data_e : iu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_data_e___ex">ex:ex:fpu_data_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_data_e___cpu">cpu:iu:fpu_data_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_data_e___monitor"></a><a  href="monitor.v.html#172">fpu_data_e : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpout___fpu_mon">fpu_mon:fpu_mon:fpout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_hold___ex"></a><a  href="ex.v.html#300">fpu_hold : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_hold___ex_dpath">ex_dpath:ex_dpath:fpu_hold</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_fpu___iu">iu:ex:hold_ex_fpu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_hold___ex_dpath"></a><a  href="ex_dpath.v.html#152">fpu_hold : ex_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_32">ff_se_32:alu_out_c_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_hold___ex">ex:ex_dpath:fpu_hold</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_inst_r___iu"></a><a  href="iu.v.html#273">fpu_inst_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_op_r___ex">ex:ex:fpu_op_r</a>&nbsp;, <a href="#fpu_inst_r___trap">trap:trap:fpu_inst_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_inst_r___trap"></a><a  href="trap.v.html#129">fpu_inst_r : trap</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_inst_r___iu">iu:trap:fpu_inst_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_mux_sel___ex"></a><a  href="ex.v.html#503">fpu_mux_sel : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_mux_sel___ex_ctl">ex_ctl:ex_ctl:fpu_mux_sel</a>&nbsp;, <a href="#fpu_mux_sel___ex_dpath">ex_dpath:ex_dpath:fpu_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_mux_sel___ex_ctl"></a><a  href="ex_ctl.v.html#473">fpu_mux_sel : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_mux_sel___ex">ex:ex_ctl:fpu_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_mux_sel___ex_dpath"></a><a  href="ex_dpath.v.html#300">fpu_mux_sel : ex_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2_32">mux2_32:fpu_data_mux:sel</a>&nbsp;, <a href="#enable___ff_se_32">ff_se_32:alu_out_c_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_mux_sel___ex">ex:ex_dpath:fpu_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_op_e___ex_ctl"></a><a  href="ex_ctl.v.p2.html#1122">fpu_op_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:fpop_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_op_r___ex"></a><a  href="ex.v.html#220">fpu_op_r : ex</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_op_r___ex_ctl">ex_ctl:ex_ctl:fpu_op_r</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_inst_r___iu">iu:ex:fpu_inst_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_op_r___ex_ctl"></a><a  href="ex_ctl.v.html#337">fpu_op_r : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:fpop_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_op_r___ex">ex:ex_ctl:fpu_op_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_state___code_seq"></a><a  href="code_seq.v.html#93">fpu_state : code_seq</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_state___code_seq_cntl">code_seq_cntl:p_code_seq_cntl:fpu_state</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_state___fpu">fpu:cs:fpu_state</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_state___code_seq_cntl"></a><a  href="code_seq_cntl.v.html#101">fpu_state : code_seq_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_state___fpu_dec">fpu_dec:fpud:fpu_state</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_state___code_seq">code_seq:p_code_seq_cntl:fpu_state</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_state___fpu"></a><a  href="f_fpu.v.html#68">fpu_state : fpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_state___code_seq">code_seq:cs:fpu_state</a>&nbsp;, <a href="#fpu_state___mantissa">mantissa:man:fpu_state</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_state___fpu_dec"></a><a  href="code_seq_cntl.v.html#426">fpu_state : fpu_dec</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snre_d_8">mj_s_ff_snre_d_8:ff_fpstate:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_state___code_seq_cntl">code_seq_cntl:fpud:fpu_state</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_state___mantissa"></a><a  href="mantissa.v.html#35">fpu_state : mantissa</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_state___mantissa_cntl">mantissa_cntl:i_mantissa_cntl:fpu_state</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_state___fpu">fpu:man:fpu_state</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_state___mantissa_cntl"></a><a  href="mantissa_cntl.v.html#35">fpu_state : mantissa_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_state___mantissa_dec">mantissa_dec:mandec:fpu_state</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_state___mantissa">mantissa:i_mantissa_cntl:fpu_state</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_state___mantissa_dec"></a><a  href="mantissa_cntl_sub.v.html#33">fpu_state : mantissa_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fpu_state___mantissa_cntl">mantissa_cntl:mandec:fpu_state</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_unimp_c___trap"></a><a  href="trap.v.html#172">fpu_unimp_c : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:fpu_c_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_unimp_e___trap"></a><a  href="trap.v.html#172">fpu_unimp_e : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:fpu_e_reg:out</a>&nbsp;, <a href="#din___ff_sre">ff_sre:fpu_c_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fpu_unimp_r___trap"></a><a  href="trap.v.html#172">fpu_unimp_r : trap</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:fpu_e_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fp_hold___hold_logic"></a><a  href="hold_logic.v.html#140">fp_hold : hold_logic</a></b> : wire</b>
<dt>&nbsp;<b><a name="fp_hold_d1___hold_logic"></a><a  href="hold_logic.v.html#140">fp_hold_d1 : hold_logic</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:fphold_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fp_out_sel___mantissa"></a><a  href="mantissa.v.html#49">fp_out_sel : mantissa</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fp_out_sel___mantissa_cntl">mantissa_cntl:i_mantissa_cntl:fp_out_sel</a>&nbsp;, <a href="#fp_out_sel___mantissa_dp">mantissa_dp:i_mantissa_dp:fp_out_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fp_out_sel___mantissa_cntl"></a><a  href="mantissa_cntl.v.html#48">fp_out_sel : mantissa_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fp_out_sel___mantissa_dec">mantissa_dec:mandec:fp_out_sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fp_out_sel___mantissa">mantissa:i_mantissa_cntl:fp_out_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fp_out_sel___mantissa_dec"></a><a  href="mantissa_cntl_sub.v.html#40">fp_out_sel : mantissa_dec</a></b> : output reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fp_out_sel___mantissa_cntl">mantissa_cntl:mandec:fp_out_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fp_out_sel___mantissa_dp"></a><a  href="mantissa_dp.v.html#37">fp_out_sel : mantissa_dp</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mj_s_mux6_d_32">mj_s_mux6_d_32:fpo:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fp_out_sel___mantissa">mantissa:i_mantissa_dp:fp_out_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fp_rdy_e___cpu"></a><a  href="cpu.v.html#278">fp_rdy_e : cpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fp_rdy_e___iu">iu:iu:fp_rdy_e</a>&nbsp;, FPU_MODULE:fpu:fpbusyn&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fp_rdy_e___hold_logic"></a><a  href="hold_logic.v.html#124">fp_rdy_e : hold_logic</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:fphold_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fp_rdy_e___iu">iu:hold_logic:fp_rdy_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fp_rdy_e___iu"></a><a  href="iu.v.html#218">fp_rdy_e : iu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fp_rdy_e___hold_logic">hold_logic:hold_logic:fp_rdy_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#fp_rdy_e___cpu">cpu:iu:fp_rdy_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fp_rdy_e___monitor"></a><a  href="monitor.v.html#170">fp_rdy_e : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpbusyn___fpu_mon">fpu_mon:fpu_mon:fpbusyn</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="frame___display_picoJavaII"></a><a  href="display_pico.v.html#30">frame : display_picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="frame___ucode_monitor"></a><a  href="ucode_monitor.v.html#142">frame : ucode_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#ex_regs___monitor">monitor:ucode_monitor:ex_regs</a>&nbsp;, <a href="#frame_w___monitor">monitor:ucode_monitor:frame_w</a>&nbsp;, <a href="#ex___monitor">monitor:ucode_monitor:ex</a>&nbsp;, <a href="#iu___monitor">monitor:ucode_monitor:iu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="frame_out___ex_regs"></a><a  href="ex_regs.v.html#290">frame_out : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_se_30">ff_se_30:frame_reg:out</a>&nbsp;, <a href="#in2___mux21_32">mux21_32:reg_rd_mux:in2</a>&nbsp;, <a href="#in2___mux7_32">mux7_32:ucode_reg_data_mux:in2</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:frame_w_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="frame_w___ex_regs"></a><a  href="ex_regs.v.html#308">frame_w : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_s_32">ff_s_32:frame_w_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="frame_w___monitor"></a><a  href="monitor.v.html#259">frame_w : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#frame___ucode_monitor">ucode_monitor:ucode_monitor:frame</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="frem___ex_ctl"></a><a  href="ex_ctl.v.html#671">frem : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="freturn___ex_ctl"></a><a  href="ex_ctl.v.html#731">freturn : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fstore___ex_ctl"></a><a  href="ex_ctl.v.html#612">fstore : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fstore___rs1_dec"></a><a  href="rs1_dec.v.html#107">fstore : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fstore___rsd_dec"></a><a  href="rsd_dec.v.html#45">fstore : rsd_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fstore_0___ex_ctl"></a><a  href="ex_ctl.v.html#623">fstore_0 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fstore_0___rs1_dec"></a><a  href="rs1_dec.v.html#113">fstore_0 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fstore_1___ex_ctl"></a><a  href="ex_ctl.v.html#624">fstore_1 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fstore_1___rs1_dec"></a><a  href="rs1_dec.v.html#114">fstore_1 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fstore_1___rsd_dec"></a><a  href="rsd_dec.v.html#41">fstore_1 : rsd_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fstore_2___ex_ctl"></a><a  href="ex_ctl.v.html#625">fstore_2 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fstore_2___rs1_dec"></a><a  href="rs1_dec.v.html#115">fstore_2 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fstore_2___rsd_dec"></a><a  href="rsd_dec.v.html#41">fstore_2 : rsd_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fstore_3___ex_ctl"></a><a  href="ex_ctl.v.html#626">fstore_3 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="fstore_3___rs1_dec"></a><a  href="rs1_dec.v.html#116">fstore_3 : rs1_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="fstore_3___rsd_dec"></a><a  href="rsd_dec.v.html#41">fstore_3 : rsd_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="fsub___ex_ctl"></a><a  href="ex_ctl.v.html#659">fsub : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="func_do___dcache_ram0_LocalBist"></a><a  href="dcram_top.v.html#122">func_do : dcache_ram0_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#int_do0___dcram_top">dcram_top:dcache_ram0_Bist_Ins:int_do0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="func_do___dcache_ram1_LocalBist"></a><a  href="dcram_top.v.html#136">func_do : dcache_ram1_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#int_do1___dcram_top">dcram_top:dcache_ram1_Bist_Ins:int_do1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="func_do___rrdtag_0_LocalBist"></a><a  href="dtag_top.v.html#153">func_do : rrdtag_0_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#int_do0___dtag_top">dtag_top:rrdtag_0_Bist_Ins:int_do0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="func_do___rrdtag_1_LocalBist"></a><a  href="dtag_top.v.html#169">func_do : rrdtag_1_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#int_do1___dtag_top">dtag_top:rrdtag_1_Bist_Ins:int_do1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="func_do___rricache_LocalBist"></a><a  href="icram_shell.v.html#293">func_do : rricache_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#int_do___icram_top">icram_top:rricache_Bist_Ins:int_do</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="func_do___rritag_LocalBist"></a><a  href="itag_shell.v.html#303">func_do : rritag_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#itag_dout___itag_top">itag_top:rritag_Bist_Ins:itag_dout</a>&nbsp;, <a href="#itag_vld___itag_top">itag_top:rritag_Bist_Ins:itag_vld</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="func_doa___rr512x5_LocalBist"></a><a  href="dtag_top.v.html#184">func_doa : rr512x5_LocalBist</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#stat_out___dtag_top">dtag_top:rr512x5_Bist_Ins:stat_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fxx___ucode_reg"></a><a  href="ucode_reg.v.html#125">fxx : ucode_reg</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in0___mux2_32">mux2_32:ie_stall_ucode_data0_mux:in0</a>&nbsp;, <a href="#in0___mux2_32">mux2_32:ie_stall_ucode_data1_mux:in0</a>&nbsp;, <a href="#in0___mux2_16">mux2_16:ie_stall_ucode_data2_mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="fxx_default___ucode_reg"></a><a  href="ucode_reg.v.html#124">fxx_default : ucode_reg</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in1___mux2_32">mux2_32:nxt_u_fxx0_mux:in1</a>&nbsp;, <a href="#in1___mux2_32">mux2_32:nxt_u_fxx1_mux:in1</a>&nbsp;, <a href="#in1___mux2_16">mux2_16:nxt_u_fxx2_mux:in1</a>&nbsp;</td></tr>
</table></div>
</dl>
<center><table class=NB cols=26 nosave><tr><td align="center"><a  href="hierarchy-s.html#index--A">A</a></td><td align="center"><a  href="hierarchy-s.p2.html#index--B">B</a></td><td align="center"><a  href="hierarchy-s.p3.html#index--C">C</a></td><td align="center"><a  href="hierarchy-s.p4.html#index--D">D</a></td><td align="center"><a  href="hierarchy-s.p5.html#index--E">E</a></td><td align="center"><a  href="hierarchy-s.p6.html#index--F">F</a></td><td align="center"><a  href="hierarchy-s.p7.html#index--G">G</a></td><td align="center"><a  href="hierarchy-s.p8.html#index--H">H</a></td><td align="center"><a  href="hierarchy-s.p9.html#index--I">I</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--J">J</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--K">K</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--L">L</a></td><td align="center"><a  href="hierarchy-s.p11.html#index--M">M</a></td><td align="center"><a  href="hierarchy-s.p12.html#index--N">N</a></td><td align="center"><a  href="hierarchy-s.p13.html#index--O">O</a></td><td align="center"><a  href="hierarchy-s.p14.html#index--P">P</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--Q">Q</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--R">R</a></td><td align="center"><a  href="hierarchy-s.p16.html#index--S">S</a></td><td align="center"><a  href="hierarchy-s.p17.html#index--T">T</a></td><td align="center"><a  href="hierarchy-s.p18.html#index--U">U</a></td><td align="center"><a  href="hierarchy-s.p19.html#index--V">V</a></td><td align="center"><a  href="hierarchy-s.p20.html#index--W">W</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--X">X</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Y">Y</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Z">Z</a></td></tr></table></center>
<center><table class=NB cols=8 nosave><tr><td align="center"><a  href="hierarchy-s.p7.html">Next Page</a></td><td align="center"><a  href="hierarchy.html">Hierarchy</a></td><td align="center"><a  href="hierarchy-f.html">Files</a></td><td align="center"><a  href="hierarchy-m.html">Modules</a></td><td align="center"><font color="#808080">Signals</font></td><td align="center"><a  href="hierarchy-t.html">Tasks</a></td><td align="center"><a  href="hierarchy-fn.html">Functions</a></td><td align="center"><a  href="http://www.abrizio.com/v2html/help_5_0.html?">Help</a></td></tr></table></center>
<hr>
<table>
 <tr><td><i>This page:</td>
  <td><i>Created:</td><td><i>Wed Mar 24 09:42:43 1999</td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <A target="_top" href="http://www.abrizio.com/v2html/v2html.html">  v2html 5.0</A> 
 (written by <A href="mailto:v2html@iname.com">Costas Calamvokis</A>).</i></td><td align="right"><B><A href="http://www.abrizio.com/v2html/help_5_0.html?">Help</A></B></td></tr></table></body>
</html>
