Analysis & Synthesis report for cpu0
Mon Jun 06 15:47:35 2011
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |cpu0|timer:inst6|state
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Analysis & Synthesis Equations
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 06 15:47:35 2011    ;
; Quartus II Version                 ; 5.1 Build 176 10/26/2005 SJ Full Version ;
; Revision Name                      ; cpu0                                     ;
; Top-level Entity Name              ; cpu0                                     ;
; Family                             ; Cyclone II                               ;
; Total combinational functions      ; 1005                                     ;
; Total registers                    ; 328                                      ;
; Total pins                         ; 77                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP2C20Q240C8       ;                    ;
; Top-level entity name                                              ; cpu0               ; cpu0               ;
; Family name                                                        ; Cyclone II         ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                            ; -1                 ; -1                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Cyclone II                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M4K Memory Blocks                                ; -1                 ; -1                 ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                  ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------+
; cpu0.bdf                         ; yes             ; User Block Diagram/Schematic File  ; D:/cpu_zhao/设计与实践/cpu程序/cpu0.bdf       ;
; alu.vhd                          ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/alu.vhd        ;
; ar.vhd                           ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/ar.vhd         ;
; bus_mux.vhd                      ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/bus_mux.vhd    ;
; controller.vhd                   ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/controller.vhd ;
; flag_reg.vhd                     ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/flag_reg.vhd   ;
; ir.vhd                           ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/ir.vhd         ;
; pc.vhd                           ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/pc.vhd         ;
; reg.vhd                          ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/reg.vhd        ;
; reg_mux.vhd                      ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/reg_mux.vhd    ;
; reg_out.vhd                      ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/reg_out.vhd    ;
; reg_testa.vhd                    ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/reg_testa.vhd  ;
; t1.vhd                           ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/t1.vhd         ;
; t2.vhd                           ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/t2.vhd         ;
; t3.vhd                           ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/t3.vhd         ;
; timer.vhd                        ; yes             ; User VHDL File                     ; D:/cpu_zhao/设计与实践/cpu程序/timer.vhd      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total combinational functions               ; 1005  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 766   ;
;     -- 3 input functions                    ; 148   ;
;     -- <=2 input functions                  ; 91    ;
;         -- Combinational cells for routing  ; 0     ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 944   ;
;     -- arithmetic mode                      ; 61    ;
; Total registers                             ; 328   ;
; I/O pins                                    ; 77    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 328   ;
; Total fan-out                               ; 5091  ;
; Average fan-out                             ; 3.61  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                             ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name    ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+
; |cpu0                      ; 1005 (5)          ; 328 (0)      ; 0           ; 0            ; 0       ; 0         ; 77   ; 0            ; |cpu0                  ;
;    |alu:inst|              ; 171 (171)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|alu:inst         ;
;    |ar:inst9|              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|ar:inst9         ;
;    |bus_mux:inst28|        ; 340 (340)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|bus_mux:inst28   ;
;    |controller:inst8|      ; 142 (142)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|controller:inst8 ;
;    |flag_reg:inst2|        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|flag_reg:inst2   ;
;    |ir:inst7|              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|ir:inst7         ;
;    |pc:inst10|             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|pc:inst10        ;
;    |reg:inst12|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst12       ;
;    |reg:inst13|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst13       ;
;    |reg:inst14|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst14       ;
;    |reg:inst15|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst15       ;
;    |reg:inst16|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst16       ;
;    |reg:inst17|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst17       ;
;    |reg:inst18|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst18       ;
;    |reg:inst19|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst19       ;
;    |reg:inst20|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst20       ;
;    |reg:inst21|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst21       ;
;    |reg:inst22|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst22       ;
;    |reg:inst23|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst23       ;
;    |reg:inst24|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst24       ;
;    |reg:inst25|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst25       ;
;    |reg:inst26|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst26       ;
;    |reg:inst30|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:inst30       ;
;    |reg_mux:inst27|        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg_mux:inst27   ;
;    |reg_out:inst33|        ; 285 (285)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg_out:inst33   ;
;    |reg_testa:inst1|       ; 1 (1)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg_testa:inst1  ;
;    |t1:inst31|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|t1:inst31        ;
;    |timer:inst6|           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|timer:inst6      ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------+
; State Machine - |cpu0|timer:inst6|state                                    ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


+----------------------------------------------------+
; User-Specified and Inferred Latches                ;
+-----------------------------------------------+----+
; Latch Name                                    ;    ;
+-----------------------------------------------+----+
; controller:inst8|wr                           ;    ;
; controller:inst8|alu_in_sel[2]                ;    ;
; controller:inst8|sour_reg[2]                  ;    ;
; controller:inst8|sour_reg[3]                  ;    ;
; controller:inst8|sour_reg[0]                  ;    ;
; controller:inst8|sour_reg[1]                  ;    ;
; controller:inst8|offset[7]                    ;    ;
; controller:inst8|alu_in_sel[0]                ;    ;
; controller:inst8|alu_in_sel[1]                ;    ;
; controller:inst8|dest_reg[2]                  ;    ;
; controller:inst8|dest_reg[3]                  ;    ;
; controller:inst8|dest_reg[0]                  ;    ;
; controller:inst8|dest_reg[1]                  ;    ;
; controller:inst8|alu_func[1]                  ;    ;
; controller:inst8|alu_func[2]                  ;    ;
; controller:inst8|alu_func[0]                  ;    ;
; controller:inst8|offset[6]                    ;    ;
; controller:inst8|offset[5]                    ;    ;
; controller:inst8|offset[4]                    ;    ;
; controller:inst8|offset[3]                    ;    ;
; controller:inst8|offset[2]                    ;    ;
; controller:inst8|offset[1]                    ;    ;
; controller:inst8|offset[0]                    ;    ;
; controller:inst8|sci[1]                       ;    ;
; controller:inst8|sci[0]                       ;    ;
; controller:inst8|sst[1]                       ;    ;
; controller:inst8|sst[0]                       ;    ;
; controller:inst8|rec[1]                       ;    ;
; controller:inst8|rec[0]                       ;    ;
; controller:inst8|alu_out_sel[0]               ;    ;
; controller:inst8|alu_out_sel[1]               ;    ;
; Number of user-specified and inferred latches ; 31 ;
+-----------------------------------------------+----+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 328   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 328   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 307   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu0|ar:inst9|q[15]              ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |cpu0|alu:inst|add~0              ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |cpu0|alu:inst|alu_out[3]         ;
; 18:1               ; 9 bits    ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |cpu0|bus_mux:inst28|alu_sr[15]   ;
; 22:1               ; 7 bits    ; 98 LEs        ; 84 LEs               ; 14 LEs                 ; No         ; |cpu0|bus_mux:inst28|alu_sr[6]    ;
; 22:1               ; 16 bits   ; 224 LEs       ; 208 LEs              ; 16 LEs                 ; No         ; |cpu0|bus_mux:inst28|alu_dr[9]    ;
; 25:1               ; 2 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |cpu0|controller:inst8|Mux~47     ;
; 49:1               ; 7 bits    ; 224 LEs       ; 126 LEs              ; 98 LEs                 ; No         ; |cpu0|reg_out:inst33|reg_data[0]  ;
; 43:1               ; 2 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |cpu0|reg_out:inst33|reg_data[15] ;
; 44:1               ; 7 bits    ; 203 LEs       ; 126 LEs              ; 77 LEs                 ; No         ; |cpu0|reg_out:inst33|reg_data[7]  ;
; 14:1               ; 8 bits    ; 72 LEs        ; 8 LEs                ; 64 LEs                 ; No         ; |cpu0|controller:inst8|Mux~26     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 8 LEs                ; 64 LEs                 ; No         ; |cpu0|controller:inst8|Mux~18     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in D:/cpu_zhao/设计与实践/cpu程序/cpu0.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Mon Jun 06 15:47:05 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0
Info: Found 1 design units, including 1 entities, in source file cpu0.bdf
    Info: Found entity 1: cpu0
Info: Found 2 design units, including 1 entities, in source file alu.vhd
    Info: Found design unit 1: alu-behave
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file ar.vhd
    Info: Found design unit 1: ar-behave
    Info: Found entity 1: ar
Info: Found 2 design units, including 1 entities, in source file bus_dir.vhd
    Info: Found design unit 1: bus_dir-behave
    Info: Found entity 1: bus_dir
Info: Found 2 design units, including 1 entities, in source file bus_mux.vhd
    Info: Found design unit 1: bus_mux-behave
    Info: Found entity 1: bus_mux
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: controller-behave
    Info: Found entity 1: controller
Info: Found 2 design units, including 1 entities, in source file flag_reg.vhd
    Info: Found design unit 1: flag_reg-behave
    Info: Found entity 1: flag_reg
Info: Found 2 design units, including 1 entities, in source file ir.vhd
    Info: Found design unit 1: ir-behave
    Info: Found entity 1: ir
Info: Found 2 design units, including 1 entities, in source file pc.vhd
    Info: Found design unit 1: pc-behave
    Info: Found entity 1: pc
Info: Found 2 design units, including 1 entities, in source file reg.vhd
    Info: Found design unit 1: reg-behave
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file reg_mux.vhd
    Info: Found design unit 1: reg_mux-behave
    Info: Found entity 1: reg_mux
Info: Found 2 design units, including 1 entities, in source file reg_out.vhd
    Info: Found design unit 1: reg_out-behave
    Info: Found entity 1: reg_out
Info: Found 2 design units, including 1 entities, in source file reg_test.vhd
    Info: Found design unit 1: reg_test-behave
    Info: Found entity 1: reg_test
Info: Found 2 design units, including 1 entities, in source file reg_testa.vhd
    Info: Found design unit 1: reg_testa-behave
    Info: Found entity 1: reg_testa
Info: Found 2 design units, including 1 entities, in source file t1.vhd
    Info: Found design unit 1: t1-behave
    Info: Found entity 1: t1
Info: Found 2 design units, including 1 entities, in source file t2.vhd
    Info: Found design unit 1: t2-behave
    Info: Found entity 1: t2
Info: Found 2 design units, including 1 entities, in source file t3.vhd
    Info: Found design unit 1: t3-behave
    Info: Found entity 1: t3
Info: Found 2 design units, including 1 entities, in source file timer.vhd
    Info: Found design unit 1: timer-behave
    Info: Found entity 1: timer
Info: Elaborating entity "cpu0" for the top level hierarchy
Info: Elaborating entity "controller" for hierarchy "controller:inst8"
Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable "dest_reg" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "dest_reg" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable "sour_reg" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "sour_reg" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable "offset" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "offset" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable "sci" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "sci" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable "sst" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "sst" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable "alu_out_sel" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "alu_out_sel" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable "alu_in_sel" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "alu_in_sel" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable "alu_func" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "alu_func" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable "wr" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "wr" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10631): VHDL Process Statement warning at controller.vhd(17): signal or variable "rec" may not be assigned a new value in every possible path through the Process Statement. Signal or variable "rec" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Info: Elaborating entity "flag_reg" for hierarchy "flag_reg:inst2"
Info: Elaborating entity "alu" for hierarchy "alu:inst"
Info: Elaborating entity "t1" for hierarchy "t1:inst31"
Info: Elaborating entity "bus_mux" for hierarchy "bus_mux:inst28"
Info: Elaborating entity "reg_mux" for hierarchy "reg_mux:inst27"
Info: Elaborating entity "reg" for hierarchy "reg:inst30"
Info: Elaborating entity "t2" for hierarchy "t2:inst32"
Info: Elaborating entity "pc" for hierarchy "pc:inst10"
Info: Elaborating entity "ir" for hierarchy "ir:inst7"
Info: Elaborating entity "timer" for hierarchy "timer:inst6"
Info: Elaborating entity "ar" for hierarchy "ar:inst9"
Info: Elaborating entity "t3" for hierarchy "t3:inst4"
Info: Elaborating entity "reg_out" for hierarchy "reg_out:inst33"
Warning (10036): Verilog HDL or VHDL warning at reg_out.vhd(16): object "temp" assigned a value but never read
Info: Elaborating entity "reg_testa" for hierarchy "reg_testa:inst1"
Warning: Reduced register "reg_testa:inst1|q[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "reg_testa:inst1|q[15]" with stuck data_in port to stuck value GND
Info: State machine "|cpu0|timer:inst6|state" contains 6 states
Info: Selected Auto state machine encoding method for state machine "|cpu0|timer:inst6|state"
Info: Encoding result for state machine "|cpu0|timer:inst6|state"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "timer:inst6|state.s5"
        Info: Encoded state bit "timer:inst6|state.s4"
        Info: Encoded state bit "timer:inst6|state.s3"
        Info: Encoded state bit "timer:inst6|state.s2"
        Info: Encoded state bit "timer:inst6|state.s1"
        Info: Encoded state bit "timer:inst6|state.s0"
    Info: State "|cpu0|timer:inst6|state.s0" uses code string "000000"
    Info: State "|cpu0|timer:inst6|state.s1" uses code string "000011"
    Info: State "|cpu0|timer:inst6|state.s2" uses code string "000101"
    Info: State "|cpu0|timer:inst6|state.s3" uses code string "001001"
    Info: State "|cpu0|timer:inst6|state.s4" uses code string "010001"
    Info: State "|cpu0|timer:inst6|state.s5" uses code string "100001"
Warning: Latch controller:inst8|wr has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|alu_in_sel[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|sour_reg[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output~1
Warning: Latch controller:inst8|sour_reg[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output~1
Warning: Latch controller:inst8|sour_reg[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output~1
Warning: Latch controller:inst8|sour_reg[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output~1
Warning: Latch controller:inst8|offset[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|alu_in_sel[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output~1
Warning: Latch controller:inst8|alu_in_sel[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|dest_reg[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output~1
Warning: Latch controller:inst8|dest_reg[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output~1
Warning: Latch controller:inst8|dest_reg[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output~1
Warning: Latch controller:inst8|dest_reg[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output~1
Warning: Latch controller:inst8|alu_func[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ir:inst7|q[14]
Warning: Latch controller:inst8|alu_func[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ir:inst7|q[14]
Warning: Latch controller:inst8|alu_func[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ir:inst7|q[14]
Warning: Latch controller:inst8|offset[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|offset[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|offset[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|offset[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|offset[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|offset[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|offset[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|sci[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ir:inst7|q[10]
Warning: Latch controller:inst8|sci[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|sst[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|sst[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|rec[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output~1
Warning: Latch controller:inst8|rec[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|alu_out_sel[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Warning: Latch controller:inst8|alu_out_sel[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal timer:inst6|output[1]
Info: Implemented 1401 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 53 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 1324 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Processing ended: Mon Jun 06 15:47:35 2011
    Info: Elapsed time: 00:00:31


