# 4-bit-SISO-Shift-Register
Verilog code for the 4â€“bit  (SISO) Shift Register using any modelling style, run the code and verify simulation results
