A. Akerib and R. Adar. 1995. Associative approach to real time color, motion and stereo vision. In Proceedings of the 1995 International Conference on Acoustics, Speech, and Signal Processing (ICASSP’95). Vol. 5. IEEE.
A. J. Akerib and S. Ruhman. 1991. Associative array and tree algorithms in stereo vision. In Proceedings of the 8th Israel Conference on Artificial Intelligence, Vision & Pattern Recognition. Elsevier.
George Almási , Cǎlin Caşcaval , José G. Castaños , Monty Denneau , Derek Lieber , José E. Moreira , Henry S. Warren, Jr., Dissecting Cyclops: a detailed analysis of a multithreaded architecture, ACM SIGARCH Computer Architecture News, v.31 n.1, March 2003[doi>10.1145/773365.773369]
AltiVec Engine. 2014. Homepage. Retrieved from http://www.freescale.com/webapp/sps/site/overview.jsp&quest;code&equals;DRPPCALTVC.
ARM. 2014. NEON™ General-Purpose SIMD Engine. Retrieved from http://www.arm.com/products/processors/technologies/neon.php.
C. Auth et al. 2012. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In Proceedings of the 2012 Symposium on VLSI Technology (VLSIT’12). IEEE.
K. Banerjee et al. 2003. A self-consistent junction temperature estimation methodology for nanometer scale ICs with implications for performance and thermal management. Electron Devices Meeting, 2003. IEDM'03 Technical Digest. IEEE International. IEEE.
Kenneth E. Batcher, STARAN parallel processor system hardware, Proceedings of the May 6-10, 1974, national computer conference and exposition, May 06-10, 1974, Chicago, Illinois[doi>10.1145/1500175.1500260]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
F. Black and M. Scholes. 1973. The pricing of options and corporate liabilities. Journal of Political Economy 81, 637--654.
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
Jay B. Brockman , Shyamkumar Thoziyoor , Shannon K. Kuntz , Peter M. Kogge, A low cost, multithreaded processing-in-memory system, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.16-22, June 20-20, 2004, Munich, Germany[doi>10.1145/1054943.1054946]
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Andrew S. Cassidy , Andreas G. Andreou, Beyond Amdahl's Law: An Objective Function That Links Multiprocessor Performance Gains to Delay and Energy, IEEE Transactions on Computers, v.61 n.8, p.1110-1126, August 2012[doi>10.1109/TC.2011.169]
E. L. Cloud. 1988. The geometric arithmetic parallel processor. In Proceedings of the 2nd Symposium on the Frontiers of Massively Parallel Computation. IEEE.
P. Dlugosch, D. Brown, P. Glendenning, M. Leventhal, and H. Noyes. 2014. An efficient and scalable semiconductor architecture for parallel automata processing. In IEEE Transactions on Parallel and Distributed Systems. 1--1.
Jeff Draper , Jacqueline Chame , Mary Hall , Craig Steele , Tim Barrett , Jeff LaCoss , John Granacki , Jaewook Shin , Chun Chen , Chang Woo Kang , Ihn Kim , Gokhan Daglikoca, The architecture of the DIVA processing-in-memory chip, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA[doi>10.1145/514191.514197]
Hadi Esmaeilzadeh , Emily Blem , Renée St. Amant , Karthikeyan Sankaralingam , Doug Burger, Power challenges may end the multicore era, Communications of the ACM, v.56 n.2, February 2013[doi>10.1145/2408776.2408797]
H. Flatt et al. 1989. Performance of parallel processors. Parallel Computing 12, 1, 1--20.
Caxton C. Foster, Content Addressable Parallel Processors, John Wiley & Sons, Inc., New York, NY, 1976
Maya Gokhale , Bill Holmes , Ken Iobst, Processing in Memory: The Terasys Massively Parallel PIM Array, Computer, v.28 n.4, p.23-31, April 1995[doi>10.1109/2.375174]
Michael Gschwind , H. Peter Hofstee , Brian Flachs , Martin Hopkins , Yukio Watanabe , Takeshi Yamazaki, Synergistic Processing in Cell's Multicore Architecture, IEEE Micro, v.26 n.2, p.10-24, March 2006[doi>10.1109/MM.2006.41]
N. Gunther, S. Subramanyam, and S. Parvu. 2011. A methodology for optimizing multithreaded system scalability on multi--cores. Retrieved from http://arxiv.org/abs/1105.4301.
Mary Hall , Peter Kogge , Jeff Koller , Pedro Diniz , Jacqueline Chame , Jeff Draper , Jeff LaCoss , John Granacki , Jay Brockman , Apoorv Srivastava , William Athas , Vincent Freeh , Jaewook Shin , Joonseok Park, Mapping irregular applications to DIVA, a PIM-based data-intensive architecture, Proceedings of the 1999 ACM/IEEE conference on Supercomputing, p.57-es, November 14-19, 1999, Portland, Oregon, USA[doi>10.1145/331532.331589]
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Toward Dark Silicon in Servers, IEEE Micro, v.31 n.4, p.6-15, July 2011[doi>10.1109/MM.2011.77]
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
D. Hentrich et al. 2009. Performance evaluation of SRAM cells in 22nm predictive CMOS technology. In Proceedings of the IEEE International Conference on Electro/Information Technology.
Mark D. Hill , Michael R. Marty, Amdahl's Law in the Multicore Era, Computer, v.41 n.7, p.33-38, July 2008[doi>10.1109/MC.2008.209]
Sunpyo Hong , Hyesoon Kim, An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555775]
IBM. 2005. PowerPC Vector/SIMD Multimedia Extension. Retrieved from http://math-at-las.sourceforge.net/devel/assembly/vector_simd_pem.ppc.2005AUG23.pdf.
Intel. 2013. The Intel® Xeon Phi™ Coprocessor. Retrieved from http://www.intel.com/content/www/us/en/high-performance-computing/high-performance-xeon-phi-coprocessor-brief.html.
Stephen W. Keckler , William J. Dally , Brucek Khailany , Michael Garland , David Glasco, GPUs and the Future of Parallel Computing, IEEE Micro, v.31 n.5, p.7-17, September 2011[doi>10.1109/MM.2011.89]
Peter M. Kogge , Jay B. Brockman , Vincent W. Freeh, PIM Architectures to Support Petaflops Level Computation in the HTMT Machine, Proceedings of the 1999 International Workshop on Innovative Architecture, p.35, November 01-01, 1999
Christoforos E. Kozyrakis , Stylianos Perissakis , David Patterson , Thomas Anderson , Krste Asanovic , Neal Cardwell , Richard Fromm , Jason Golbus , Benjamin Gribstad , Kimberly Keeton , Randi Thomas , Noah Treuhaft , Katherine Yelick, Scalable Processors in the Billion-Transistor Era: IRAM, Computer, v.30 n.9, p.75-78, September 1997[doi>10.1109/2.612252]
S. Kumar. 2012. Smart Memory. Retrieved from http://www.hotchips.org/wp-content/uploads/hc_archives/hc22/HC22.23.325-1-Kumar-Smart-Memory.pdf.
G. Lipovski , C. Yu, The Dynamic Associative Access Memory Chip and Its Application to SIMD Processing and Full-Text Database Retrieval, Proceedings of the 1999 IEEE International Workshop on Memory Technology, Design, and Testing, p.24, August 09-10, 1999
G. Loh. 2008. The cost of uncore in throughput-oriented many-core processors. In Proceedings of the Workshop on Architectures and Languages for Throughput Applications (ALTA).
David Luebke , Mark Harris , Jens Krüger , Tim Purcell , Naga Govindaraju , Ian Buck , Cliff Woolley , Aaron Lefohn, GPGPU: general purpose computation on graphics hardware, ACM SIGGRAPH 2004 Course Notes, p.33-es, August 08-12, 2004, Los Angeles, CA[doi>10.1145/1103900.1103933]
T. Midwinter, M. Huch, P. A. Ivey, and G. Saucier. 1988. Architectural considerations of a wafer scale processor. IEE Colloquium on VLSI for Parallel Processing 4/1, 4/4, 17.
A. Morad et al. 2013. Generalized multiAmdahl: Optimization of heterogeneous multi-accelerator SoC. Computer Architecture Letters 13, 1, 37--40.
A. Morad et al. 2014. Convex optimization of resource allocation in asymmetric and heterogeneous SoC. Power and Timing Modeling, Optimization and Simulation (PATMOS).
A. Morad et al. 2014. Efficient dense and sparse matrix multiplication on GP-SIMD. Power and Timing Modeling, Optimization and Simulation (PATMOS).
A. Morad et al. 2014. Optimization of asymmetric and heterogeneous SoC. Under review.
Tomer Y. Morad , Uri C. Weiser , Avinoam Kolodny , Mateo Valero , Eduard Ayguade, Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors, IEEE Computer Architecture Letters, v.5 n.1, p.4-17, January 2006[doi>10.1109/L-CA.2006.6]
J. Owens et al. 2008. GPU computing. Proceedings of the IEEE 96, 5, 879--899.
A. Pedram. 2013. Algorithm/Architecture Codesign of Low Power and High Performance Linear Algebra Compute Fabrics. PhD dissertation, University of Texas. Retrieved from http://repositories.lib.utexas.edu/bitstream/handle/2152/21364/PEDRAM-DISSERTATION-2013.pdf&quest;sequence=1.
Fred J. Pollack, New microarchitecture challenges in the coming generations of CMOS process technologies (keynote address)(abstract only), Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.2, November 16-18, 1999, Haifa, Israel
Jerry Potter , Johnnie Baker , Stephen Scott , Arvomd Bansal , Chokchai Leangsuksun , Chandra Asthagiri, ASC: An Associative-Computing Paradigm, Computer, v.27 n.11, p.19-25, November 1994[doi>10.1109/2.330039]
S. Pugsley et al. 2014. Comparing implementations of near-data computing with in-memory MapReduce workloads. IEEE Micro 34, 4, 44--52.
Qing Guo , Xiaochen Guo , Ravi Patel , Engin Ipek , Eby G. Friedman, AC-DIMM: associative computing with STT-MRAM, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485939]
Michael J. Quinn, Designing efficient algorithms for parallel computers, McGraw-Hill, Inc., New York, NY, 1987
S. F. Reddaway, DAP—a distributed array processor, ACM SIGARCH Computer Architecture News, v.2 n.4, p.61-65, december 1973[doi>10.1145/633642.803971]
Brian M. Rogers , Anil Krishna , Gordon B. Bell , Ken Vu , Xiaowei Jiang , Yan Solihin, Scaling the bandwidth wall: challenges in and avenues for CMP scaling, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555801]
Richard M. Russell, The CRAY-1 computer system, Communications of the ACM, v.21 n.1, p.63-72, Jan. 1978[doi>10.1145/359327.359336]
G. E. Sayre. 1976. STARAN: An associative approach to multiprocessor architecture. Computer Architecture. Springer, Berlin.
Isaac D. Scherson , David A. Kramer , Brian D. Alleyne, Bit-Parallel Arithmetic in a Massively-Parallel Associative Processor, IEEE Transactions on Computers, v.41 n.10, p.1201-1210, October 1992[doi>10.1109/12.166599]
J. W. Sheaffer , K. Skadron , D. P. Luebke, Studying Thermal Management for Graphics-Processor Architectures, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.54-65, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430559]
Dave Steinkrau , Patrice Y. Simard , Ian Buck, Using GPUs for Machine Learning Algorithms, Proceedings of the Eighth International Conference on Document Analysis and Recognition, p.1115-1119, August 31-September 01, 2005[doi>10.1109/ICDAR.2005.251]
Thomas L. Sterling , Hans P. Zima, Gilgamesh: a multithreaded processor-in-memory architecture for petaflops computing, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-23, November 16, 2002, Baltimore, Maryland
Jinwoo Suh , Stephen Crago , Changping Li , Robert Parker, A PIM-based Multiprocessor System, Proceedings of the 15th International Parallel & Distributed Processing Symposium, p.4, April 23-27, 2001
Lewis W. Tucker , George G. Robertson, Architecture and Applications of the Connection Machine, Computer, v.21 n.8, p.26-38, August 1988[doi>10.1109/2.74]
Vasily Volkov , James W. Demmel, Benchmarking GPUs to tune dense linear algebra, Proceedings of the 2008 ACM/IEEE conference on Supercomputing, November 15-21, 2008, Austin, Texas
D. Wentzlaff et al. 2010. Core Count vs. Cache Size for Manycore Architectures in the Cloud. Technical Report. MIT-CSAIL-TR-2010-008, MIT.
L. Yavits. 1994. Architecture and Design of Associative Processor for Image Processing and Computer Vision. MSc Thesis, Technion -- Israel Institute of Technology. Retrieved from http://webee.technion.ac.il/∼ran/papers/LeonidYavitsMasterThesis1994.pdf.
L. Yavits et al. 2014a. Computer architecture with associative processor replacing last level cache and SIMD accelerator. IEEE Transactions on Computers.
L. Yavits , A. Morad , R. Ginosar, The effect of communication and synchronization on Amdahl's law in multicore systems, Parallel Computing, v.40 n.1, p.1-16, January, 2014[doi>10.1016/j.parco.2013.11.001]
L. Yavits et al. 2014c. Thermal analysis of 3D associative processor. http://arxiv.org/abs/1307.3853v1
Dongping Zhang , Nuwan Jayasena , Alexander Lyashevsky , Joseph L. Greathouse , Lifan Xu , Michael Ignatowski, TOP-PIM: throughput-oriented programmable processing in memory, Proceedings of the 23rd international symposium on High-performance parallel and distributed computing, June 23-27, 2014, Vancouver, BC, Canada[doi>10.1145/2600212.2600213]
Yao Zhang , John D. Owens, A quantitative performance analysis model for GPU architectures, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.382-393, February 12-16, 2011
