Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 19 09:53:58 2025
| Host         : 612-39 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              66 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             106 |           39 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_uart_recv/data_reg[0]_i_1_n_0      | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_recv/data_reg[1]_i_1_n_0      | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_recv/data_reg[2]_i_1_n_0      | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_recv/data_reg[4]_i_1_n_0      | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_recv/data_reg[3]_i_1_n_0      | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_recv/data_reg[6]_i_1_n_0      | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_recv/data_reg[5]_i_1_n_0      | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_recv/data_reg[7]_i_1_n_0      | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_recv/data_index               | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | u_uart_send/tx_data0                 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_uart_send/data_index[3]_i_1__0_n_0 | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | u_id_sender/valid_i_1__0_n_0         | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_uart_recv/data0                    | rst_IBUF         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | u_uart_send/bit_cnt[0]_i_1__0_n_0    | rst_IBUF         |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | u_uart_recv/E[0]                     | rst_IBUF         |               18 |             56 |         3.11 |
|  clk_IBUF_BUFG |                                      | rst_IBUF         |               22 |             66 |         3.00 |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+


