C,W,T,Registers,L1(Dcache),L2,Mapping,ALUs,occupancy_width,occupancy_depth,total_occupancy,greedy_thruput_desired_depth
8,8,8,128,32,2,TM,256,1.0,1.0,1.0,79.587
16,2,8,64,64,2,TM,256,1.0,1.0,1.0,39.7935
8,2,16,64,32,2,CM,256,1.0,1.0,1.0,39.7935
8,4,8,64,32,2,CM,256,1.0,1.0,1.0,79.587
8,8,4,64,32,2,CM,128,1.0,1.0,1.0,79.587
8,8,8,128,32,2,CM,256,1.0,1.0,1.0,79.587
8,16,2,64,32,2,CM,64,1.0,1.0,1.0,79.587
8,16,4,128,32,2,CM,128,1.0,1.0,1.0,79.587
16,2,8,64,64,2,CM,256,1.0,1.0,1.0,39.7935
16,4,4,64,64,2,CM,256,1.0,1.0,1.0,79.587
16,8,2,64,64,2,CM,128,1.0,1.0,1.0,79.587
16,8,4,128,64,2,CM,256,1.0,1.0,1.0,79.587
16,16,2,128,64,2,CM,128,1.0,1.0,1.0,79.587
16,16,4,256,64,2,CM,256,1.0,1.0,1.0,79.587
8,32,2,128,32,2,CM,64,1.0,1.0,1.0,79.587
16,16,2,128,64,2,TM,128,1.0,1.0,1.0,79.587
16,16,4,256,64,2,TM,256,1.0,1.0,1.0,79.587
16,32,2,256,64,2,TM,128,1.0,1.0,1.0,79.587
16,32,4,512,64,2,TM,256,1.0,1.0,1.0,79.587
16,8,4,128,64,2,TM,256,1.0,1.0,1.0,79.587
16,8,2,64,64,2,TM,128,1.0,1.0,1.0,79.587
16,4,4,64,64,2,TM,256,1.0,1.0,1.0,79.587
8,2,16,64,32,2,TM,256,1.0,1.0,1.0,39.7935
8,4,8,64,32,2,TM,256,1.0,1.0,1.0,79.587
8,8,4,64,32,2,TM,128,1.0,1.0,1.0,79.587
8,16,2,64,32,2,TM,64,1.0,1.0,1.0,79.587
8,16,4,128,32,2,TM,128,1.0,1.0,1.0,79.587
8,16,8,256,32,2,TM,256,1.0,1.0,1.0,79.587
8,32,2,128,32,2,TM,64,1.0,1.0,1.0,79.587
8,32,4,256,32,2,TM,128,1.0,1.0,1.0,79.587
8,32,8,512,32,2,TM,256,1.0,1.0,1.0,79.587
16,32,2,256,64,2,CM,128,1.0,1.0,1.0,79.587
