# Automatically generated by nMigen d5ba26b. Do not edit.
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.cpu.core.formal"
module \formal
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:150"
  wire width 1 input 0 \memory_w_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:146"
  wire width 8 input 1 \memory_w_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:148"
  wire width 16 input 2 \memory_w_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:31"
  wire width 16 input 3 \ext_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:32"
  wire width 1 input 4 \ext_r_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:33"
  wire width 16 input 5 \ext_r_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:35"
  wire width 16 input 6 \ext_w_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:34"
  wire width 1 input 7 \ext_w_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:20"
  wire width 16 \fi_mem_w_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:20"
  wire width 16 $next\fi_mem_w_addr
  wire width 16 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:146"
  cell $pos $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 16
    connect \A \memory_w_addr
    connect \Y $1
  end
  process $group_0
    assign $next\fi_mem_w_addr 16'0000000000000000
    assign $next\fi_mem_w_addr $1
    sync init
    sync always
      update \fi_mem_w_addr $next\fi_mem_w_addr
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:21"
  wire width 16 \fi_mem_w_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:21"
  wire width 16 $next\fi_mem_w_data
  process $group_1
    assign $next\fi_mem_w_data 16'0000000000000000
    assign $next\fi_mem_w_data \memory_w_data
    sync init
    sync always
      update \fi_mem_w_data $next\fi_mem_w_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:22"
  wire width 1 \fi_mem_w_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:22"
  wire width 1 $next\fi_mem_w_en
  process $group_2
    assign $next\fi_mem_w_en 1'0
    assign $next\fi_mem_w_en \memory_w_en
    sync init
    sync always
      update \fi_mem_w_en $next\fi_mem_w_en
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:25"
  wire width 16 \fi_ext_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:25"
  wire width 16 $next\fi_ext_addr
  process $group_3
    assign $next\fi_ext_addr 16'0000000000000000
    assign $next\fi_ext_addr \ext_addr
    sync init
    sync always
      update \fi_ext_addr $next\fi_ext_addr
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:26"
  wire width 16 \fi_ext_r_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:26"
  wire width 16 $next\fi_ext_r_data
  process $group_4
    assign $next\fi_ext_r_data 16'0000000000000000
    assign $next\fi_ext_r_data \ext_r_data
    sync init
    sync always
      update \fi_ext_r_data $next\fi_ext_r_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:27"
  wire width 1 \fi_ext_r_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:27"
  wire width 1 $next\fi_ext_r_en
  process $group_5
    assign $next\fi_ext_r_en 1'0
    assign $next\fi_ext_r_en \ext_r_en
    sync init
    sync always
      update \fi_ext_r_en $next\fi_ext_r_en
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:28"
  wire width 16 \fi_ext_w_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:28"
  wire width 16 $next\fi_ext_w_data
  process $group_6
    assign $next\fi_ext_w_data 16'0000000000000000
    assign $next\fi_ext_w_data \ext_w_data
    sync init
    sync always
      update \fi_ext_w_data $next\fi_ext_w_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:29"
  wire width 1 \fi_ext_w_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:29"
  wire width 1 $next\fi_ext_w_en
  process $group_7
    assign $next\fi_ext_w_en 1'0
    assign $next\fi_ext_w_en \ext_w_en
    sync init
    sync always
      update \fi_ext_w_en $next\fi_ext_w_en
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.cpu.core.alu"
module \alu
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:51"
  wire width 16 input 0 \s_a
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:52"
  wire width 16 input 1 \s_b
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:55"
  wire width 4 input 2 \c_sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:53"
  wire width 17 output 3 \s_o
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:53"
  wire width 17 $next\s_o
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:64"
  wire width 16 \s_m3n0
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:64"
  wire width 16 $next\s_m3n0
  wire width 16 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:71"
  cell $or $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \s_a
    connect \B \s_b
    connect \Y $1
  end
  wire width 16 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:71"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \s_a
    connect \B \s_b
    connect \Y $3
  end
  wire width 16 $5
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $6
    parameter \WIDTH 16
    connect \A $3
    connect \B $1
    connect \S \c_sel [0]
    connect \Y $5
  end
  process $group_0
    assign $next\s_m3n0 16'0000000000000000
    assign $next\s_m3n0 $5
    sync init
    sync always
      update \s_m3n0 $next\s_m3n0
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:65"
  wire width 16 \s_m3n1
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:65"
  wire width 16 $next\s_m3n1
  wire width 16 $7
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:72"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \s_a
    connect \B \s_b
    connect \Y $7
  end
  wire width 16 $9
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $10
    parameter \WIDTH 16
    connect \A $7
    connect \B \s_a
    connect \S \c_sel [0]
    connect \Y $9
  end
  process $group_1
    assign $next\s_m3n1 16'0000000000000000
    assign $next\s_m3n1 $9
    sync init
    sync always
      update \s_m3n1 $next\s_m3n1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:66"
  wire width 16 \s_m2n0
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:66"
  wire width 16 $next\s_m2n0
  wire width 16 $11
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $12
    parameter \WIDTH 16
    connect \A \s_m3n0
    connect \B \s_m3n1
    connect \S \c_sel [1]
    connect \Y $11
  end
  process $group_2
    assign $next\s_m2n0 16'0000000000000000
    assign $next\s_m2n0 $11
    sync init
    sync always
      update \s_m2n0 $next\s_m2n0
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:67"
  wire width 16 \s_m2n1
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:67"
  wire width 16 $next\s_m2n1
  wire width 16 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:74"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \s_b
    connect \Y $13
  end
  wire width 16 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $16
    parameter \WIDTH 16
    connect \A \s_b
    connect \B $13
    connect \S \c_sel [2]
    connect \Y $15
  end
  process $group_3
    assign $next\s_m2n1 16'0000000000000000
    assign $next\s_m2n1 $15
    sync init
    sync always
      update \s_m2n1 $next\s_m2n1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:68"
  wire width 17 \s_m1n0
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:68"
  wire width 17 $next\s_m1n0
  wire width 18 $17
  wire width 18 $18
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:66"
  cell $pos $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 18
    connect \A \s_m2n0
    connect \Y $18
  end
  wire width 17 $20
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75"
  cell $add $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 17
    connect \A \s_m2n0
    connect \B \s_m2n1
    connect \Y $20
  end
  wire width 18 $22
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75"
  cell $add $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 17
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 18
    connect \A $20
    connect \B \c_sel [2]
    connect \Y $22
  end
  wire width 18 $24
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $25
    parameter \WIDTH 18
    connect \A $22
    connect \B $18
    connect \S \c_sel [3]
    connect \Y $24
  end
  connect $17 $24
  process $group_4
    assign $next\s_m1n0 17'00000000000000000
    assign $next\s_m1n0 $17 [16:0]
    sync init
    sync always
      update \s_m1n0 $next\s_m1n0
  end
  process $group_5
    assign $next\s_o 17'00000000000000000
    assign $next\s_o \s_m1n0
    sync init
    sync always
      update \s_o $next\s_o
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.cpu.core.sru"
module \sru
  attribute \src "bonel.py:15"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:88"
  wire width 16 input 1 \s_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:92"
  wire width 1 input 2 \c_ld
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:93"
  wire width 1 input 3 \c_dir
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:89"
  wire width 1 input 4 \s_c
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:90"
  wire width 16 output 5 \r_o
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:90"
  wire width 16 $next\r_o
  attribute \src "bonel.py:14"
  wire width 1 input 6 \rst
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:99"
  wire width 16 \s_l
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:99"
  wire width 16 $next\s_l
  process $group_0
    assign $next\s_l 16'0000000000000000
    assign $next\s_l { \r_o [14:0] \s_c }
    sync init
    sync always
      update \s_l $next\s_l
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:100"
  wire width 16 \s_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:100"
  wire width 16 $next\s_r
  process $group_1
    assign $next\s_r 16'0000000000000000
    assign $next\s_r { \s_c \r_o [15:1] }
    sync init
    sync always
      update \s_r $next\s_r
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:101"
  wire width 16 \s_m2n0
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:101"
  wire width 16 $next\s_m2n0
  wire width 16 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $2
    parameter \WIDTH 16
    connect \A \s_l
    connect \B \s_r
    connect \S \c_dir
    connect \Y $1
  end
  process $group_2
    assign $next\s_m2n0 16'0000000000000000
    assign $next\s_m2n0 $1
    sync init
    sync always
      update \s_m2n0 $next\s_m2n0
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:102"
  wire width 16 \s_m1n0
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:102"
  wire width 16 $next\s_m1n0
  wire width 16 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $4
    parameter \WIDTH 16
    connect \A \s_m2n0
    connect \B \s_i
    connect \S \c_ld
    connect \Y $3
  end
  process $group_3
    assign $next\s_m1n0 16'0000000000000000
    assign $next\s_m1n0 $3
    sync init
    sync always
      update \s_m1n0 $next\s_m1n0
  end
  process $group_4
    assign $next\r_o \r_o
    assign $next\r_o \s_m1n0
    switch \rst
      case 1'1
        assign $next\r_o 16'0000000000000000
    end
    sync init
      update \r_o 16'0000000000000000
    sync posedge \clk
      update \r_o $next\r_o
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.cpu.core"
module \core
  attribute \src "bonel.py:15"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:85"
  wire width 1 output 1 \memory_r_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:85"
  wire width 1 $next\memory_r_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:81"
  wire width 8 output 2 \memory_r_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:81"
  wire width 8 $next\memory_r_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:150"
  wire width 1 output 3 \memory_w_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:150"
  wire width 1 $next\memory_w_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:146"
  wire width 8 output 4 \memory_w_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:146"
  wire width 8 $next\memory_w_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:148"
  wire width 16 output 5 \memory_w_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:148"
  wire width 16 $next\memory_w_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:83"
  wire width 16 input 6 \memory_r_data
  attribute \src "bonel.py:14"
  wire width 1 \rst
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:31"
  wire width 16 \formal_ext_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:31"
  wire width 16 $next\formal_ext_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:32"
  wire width 1 \formal_ext_r_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:32"
  wire width 1 $next\formal_ext_r_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:33"
  wire width 16 \formal_ext_r_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:35"
  wire width 16 \formal_ext_w_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:35"
  wire width 16 $next\formal_ext_w_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:34"
  wire width 1 \formal_ext_w_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:34"
  wire width 1 $next\formal_ext_w_en
  cell \formal \formal
    connect \memory_w_en \memory_w_en
    connect \memory_w_addr \memory_w_addr
    connect \memory_w_data \memory_w_data
    connect \ext_addr \formal_ext_addr
    connect \ext_r_en \formal_ext_r_en
    connect \ext_r_data \formal_ext_r_data
    connect \ext_w_data \formal_ext_w_data
    connect \ext_w_en \formal_ext_w_en
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:51"
  wire width 16 \alu_s_a
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:51"
  wire width 16 $next\alu_s_a
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:52"
  wire width 16 \alu_s_b
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:52"
  wire width 16 $next\alu_s_b
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:55"
  wire width 4 \alu_c_sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:55"
  wire width 4 $next\alu_c_sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:53"
  wire width 17 \alu_s_o
  cell \alu \alu
    connect \s_a \alu_s_a
    connect \s_b \alu_s_b
    connect \c_sel \alu_c_sel
    connect \s_o \alu_s_o
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:88"
  wire width 16 \sru_s_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:88"
  wire width 16 $next\sru_s_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:92"
  wire width 1 \sru_c_ld
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:92"
  wire width 1 $next\sru_c_ld
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:93"
  wire width 1 \sru_c_dir
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:93"
  wire width 1 $next\sru_c_dir
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:89"
  wire width 1 \sru_s_c
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:89"
  wire width 1 $next\sru_s_c
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:90"
  wire width 16 \sru_r_o
  cell \sru \sru
    connect \clk \clk
    connect \s_i \sru_s_i
    connect \c_ld \sru_c_ld
    connect \c_dir \sru_c_dir
    connect \s_c \sru_s_c
    connect \r_o \sru_r_o
    connect \rst \rst
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:124"
  wire width 1 \halted
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:124"
  wire width 1 $next\halted
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:158"
  wire width 16 \s_insn
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:158"
  wire width 16 $next\s_insn
  wire width 1 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:160"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \s_insn
    connect \B 16'1000011111111111
    connect \Y $1
  end
  process $group_0
    assign $next\halted 1'0
    assign $next\halted $1
    sync init
    sync always
      update \halted $next\halted
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:16"
  wire width 16 \fi_insn
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:16"
  wire width 16 $next\fi_insn
  process $group_1
    assign $next\fi_insn 16'0000000000000000
    assign $next\fi_insn \s_insn
    sync init
    sync always
      update \fi_insn $next\fi_insn
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:164"
  wire width 1 \i_type1
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:164"
  wire width 1 $next\i_type1
  process $group_2
    assign $next\i_type1 1'0
    assign $next\i_type1 \s_insn [0]
    sync init
    sync always
      update \i_type1 $next\i_type1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:165"
  wire width 2 \i_type2
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:165"
  wire width 2 $next\i_type2
  process $group_3
    assign $next\i_type2 2'00
    assign $next\i_type2 \s_insn [1:0]
    sync init
    sync always
      update \i_type2 $next\i_type2
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:166"
  wire width 4 \i_shift
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:166"
  wire width 4 $next\i_shift
  process $group_4
    assign $next\i_shift 4'0000
    assign $next\i_shift \s_insn [4:1]
    sync init
    sync always
      update \i_shift $next\i_shift
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:167"
  wire width 5 \i_imm5
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:167"
  wire width 5 $next\i_imm5
  process $group_5
    assign $next\i_imm5 5'00000
    assign $next\i_imm5 \s_insn [4:0]
    sync init
    sync always
      update \i_imm5 $next\i_imm5
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:168"
  wire width 8 \i_imm8
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:168"
  wire width 8 $next\i_imm8
  process $group_6
    assign $next\i_imm8 8'00000000
    assign $next\i_imm8 \s_insn [7:0]
    sync init
    sync always
      update \i_imm8 $next\i_imm8
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:169"
  wire width 11 \i_imm11
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:169"
  wire width 11 $next\i_imm11
  process $group_7
    assign $next\i_imm11 11'00000000000
    assign $next\i_imm11 \s_insn [10:0]
    sync init
    sync always
      update \i_imm11 $next\i_imm11
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:170"
  wire width 3 \i_regX
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:170"
  wire width 3 $next\i_regX
  process $group_8
    assign $next\i_regX 3'000
    assign $next\i_regX \s_insn [4:2]
    sync init
    sync always
      update \i_regX $next\i_regX
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:171"
  wire width 3 \i_regY
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:171"
  wire width 3 $next\i_regY
  process $group_9
    assign $next\i_regY 3'000
    assign $next\i_regY \s_insn [7:5]
    sync init
    sync always
      update \i_regY $next\i_regY
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:172"
  wire width 3 \i_regZ
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:172"
  wire width 3 $next\i_regZ
  process $group_10
    assign $next\i_regZ 3'000
    assign $next\i_regZ \s_insn [10:8]
    sync init
    sync always
      update \i_regZ $next\i_regZ
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:173"
  wire width 1 \i_code1
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:173"
  wire width 1 $next\i_code1
  process $group_11
    assign $next\i_code1 1'0
    assign $next\i_code1 \s_insn [11]
    sync init
    sync always
      update \i_code1 $next\i_code1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:174"
  wire width 2 \i_code2
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:174"
  wire width 2 $next\i_code2
  process $group_12
    assign $next\i_code2 2'00
    assign $next\i_code2 \s_insn [12:11]
    sync init
    sync always
      update \i_code2 $next\i_code2
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:175"
  wire width 3 \i_code3
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:175"
  wire width 3 $next\i_code3
  process $group_13
    assign $next\i_code3 3'000
    assign $next\i_code3 \s_insn [13:11]
    sync init
    sync always
      update \i_code3 $next\i_code3
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:176"
  wire width 5 \i_code5
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:176"
  wire width 5 $next\i_code5
  process $group_14
    assign $next\i_code5 5'00000
    assign $next\i_code5 \s_insn [15:11]
    sync init
    sync always
      update \i_code5 $next\i_code5
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:177"
  wire width 1 \i_store
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:177"
  wire width 1 $next\i_store
  process $group_15
    assign $next\i_store 1'0
    assign $next\i_store \s_insn [11]
    sync init
    sync always
      update \i_store $next\i_store
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:178"
  wire width 1 \i_ext
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:178"
  wire width 1 $next\i_ext
  process $group_16
    assign $next\i_ext 1'0
    assign $next\i_ext \s_insn [12]
    sync init
    sync always
      update \i_ext $next\i_ext
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:179"
  wire width 1 \i_flag
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:179"
  wire width 1 $next\i_flag
  process $group_17
    assign $next\i_flag 1'0
    assign $next\i_flag \s_insn [11]
    sync init
    sync always
      update \i_flag $next\i_flag
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:180"
  wire width 3 \i_cond
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:180"
  wire width 3 $next\i_cond
  process $group_18
    assign $next\i_cond 3'000
    assign $next\i_cond \s_insn [14:12]
    sync init
    sync always
      update \i_cond $next\i_cond
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:182"
  wire width 1 \i_clsA
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:182"
  wire width 1 $next\i_clsA
  wire width 1 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:182"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_code5 [4:1]
    connect \B 1'0
    connect \Y $3
  end
  process $group_19
    assign $next\i_clsA 1'0
    assign $next\i_clsA $3
    sync init
    sync always
      update \i_clsA $next\i_clsA
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:183"
  wire width 1 \i_clsS
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:183"
  wire width 1 $next\i_clsS
  wire width 1 $5
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:183"
  cell $eq $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_code5 [4:1]
    connect \B 1'1
    connect \Y $5
  end
  process $group_20
    assign $next\i_clsS 1'0
    assign $next\i_clsS $5
    sync init
    sync always
      update \i_clsS $next\i_clsS
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:184"
  wire width 1 \i_clsM
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:184"
  wire width 1 $next\i_clsM
  wire width 1 $7
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:184"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_code5 [4:2]
    connect \B 1'1
    connect \Y $7
  end
  process $group_21
    assign $next\i_clsM 1'0
    assign $next\i_clsM $7
    sync init
    sync always
      update \i_clsM $next\i_clsM
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:185"
  wire width 1 \i_clsI
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:185"
  wire width 1 $next\i_clsI
  wire width 1 $9
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:185"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_code5 [4:3]
    connect \B 1'1
    connect \Y $9
  end
  process $group_22
    assign $next\i_clsI 1'0
    assign $next\i_clsI $9
    sync init
    sync always
      update \i_clsI $next\i_clsI
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:186"
  wire width 1 \i_clsC
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:186"
  wire width 1 $next\i_clsC
  wire width 1 $11
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:186"
  cell $eq $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_code5 [4]
    connect \B 1'1
    connect \Y $11
  end
  process $group_23
    assign $next\i_clsC 1'0
    assign $next\i_clsC $11
    sync init
    sync always
      update \i_clsC $next\i_clsC
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:188"
  wire width 1 \s_cond
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:188"
  wire width 1 $next\s_cond
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:145"
  wire width 1 \r_z
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:145"
  wire width 1 $next\r_z
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:146"
  wire width 1 \r_s
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:146"
  wire width 1 $next\r_s
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:148"
  wire width 1 \r_v
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:148"
  wire width 1 $next\r_v
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:147"
  wire width 1 \r_c
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:147"
  wire width 1 $next\r_c
  wire width 1 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:195"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_c
    connect \Y $13
  end
  wire width 1 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:195"
  cell $or $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B \r_z
    connect \Y $15
  end
  wire width 1 $17
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:196"
  cell $xor $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_s
    connect \B \r_v
    connect \Y $17
  end
  wire width 1 $19
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:197"
  cell $xor $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_s
    connect \B \r_v
    connect \Y $19
  end
  wire width 1 $21
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:197"
  cell $or $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $19
    connect \B \r_z
    connect \Y $21
  end
  process $group_24
    assign $next\s_cond 1'0
    switch { 1'1 \i_cond }
      case 4'1000
        assign $next\s_cond 1'0
      case 4'1001
        assign $next\s_cond \r_z
      case 4'1010
        assign $next\s_cond \r_s
      case 4'1100
        assign $next\s_cond \r_v
      case 4'1011
        assign $next\s_cond \r_c
      case 4'1101
        assign $next\s_cond $15
      case 4'1110
        assign $next\s_cond $17
      case 4'1111
        assign $next\s_cond $21
    end
    sync init
    sync always
      update \s_cond $next\s_cond
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:199"
  wire width 1 \s_z
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:199"
  wire width 1 $next\s_z
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:153"
  wire width 17 \s_res
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:153"
  wire width 17 $next\s_res
  wire width 1 $23
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:207"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s_res [15:0]
    connect \B 1'0
    connect \Y $23
  end
  process $group_25
    assign $next\s_z 1'0
    assign $next\s_z $23
    sync init
    sync always
      update \s_z $next\s_z
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:200"
  wire width 1 \s_s
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:200"
  wire width 1 $next\s_s
  process $group_26
    assign $next\s_s 1'0
    assign $next\s_s \s_res [15]
    sync init
    sync always
      update \s_s $next\s_s
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:201"
  wire width 1 \s_c
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:201"
  wire width 1 $next\s_c
  process $group_27
    assign $next\s_c 1'0
    assign $next\s_c \s_res [16]
    sync init
    sync always
      update \s_c $next\s_c
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:202"
  wire width 1 \s_v
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:202"
  wire width 1 $next\s_v
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:203"
  wire width 1 \s_sub
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:203"
  wire width 1 $next\s_sub
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:204"
  wire width 1 \s_cmp
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:204"
  wire width 1 $next\s_cmp
  wire width 1 $25
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:212"
  cell $or $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s_sub
    connect \B \s_cmp
    connect \Y $25
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:150"
  wire width 16 \r_opA
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:150"
  wire width 16 $next\r_opA
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:151"
  wire width 16 \s_opB
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:151"
  wire width 16 $next\s_opB
  process $group_28
    assign $next\s_v 1'0
    switch { \s_res [15] \s_opB [15] \r_opA [15] $25 }
      case 4'1000
        assign $next\s_v 1'1
      case 4'0110
        assign $next\s_v 1'1
      case 4'1101
        assign $next\s_v 1'1
      case 4'0011
        assign $next\s_v 1'1
    end
    sync init
    sync always
      update \s_v $next\s_v
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:18"
  wire width 4 \fi_flags
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:18"
  wire width 4 $next\fi_flags
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:205"
  wire width 1 \c_flags
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:205"
  wire width 1 $next\c_flags
  process $group_29
    assign $next\fi_flags 4'0000
    assign $next\fi_flags { \r_v \r_c \r_s \r_z }
    switch { \c_flags }
      case 1'1
        assign $next\fi_flags { \s_v \s_c \s_s \s_z }
    end
    sync init
    sync always
      update \fi_flags $next\fi_flags
  end
  process $group_30
    assign $next\r_z \r_z
    assign $next\r_s \r_s
    assign $next\r_c \r_c
    assign $next\r_v \r_v
    switch { \c_flags }
      case 1'1
        assign { $next\r_v $next\r_c $next\r_s $next\r_z } { \s_v \s_c \s_s \s_z }
    end
    switch \rst
      case 1'1
        assign $next\r_z 1'0
        assign $next\r_s 1'0
        assign $next\r_c 1'0
        assign $next\r_v 1'0
    end
    sync init
      update \r_z 1'0
      update \r_s 1'0
      update \r_c 1'0
      update \r_v 1'0
    sync posedge \clk
      update \r_z $next\r_z
      update \r_s $next\r_s
      update \r_c $next\r_c
      update \r_v $next\r_v
  end
  process $group_34
    assign $next\alu_s_a 16'0000000000000000
    assign $next\alu_s_a \r_opA
    sync init
    sync always
      update \alu_s_a $next\alu_s_a
  end
  process $group_35
    assign $next\alu_s_b 16'0000000000000000
    assign $next\alu_s_b \s_opB
    sync init
    sync always
      update \alu_s_b $next\alu_s_b
  end
  process $group_36
    assign $next\alu_c_sel 4'0000
    switch \i_code5
      case 5'00000
        switch \i_type2
          case 2'00
            assign $next\alu_c_sel 4'1000
          case 2'01
            assign $next\alu_c_sel 4'1001
          case 2'10
            assign $next\alu_c_sel 4'1010
        end
      case 5'00001
        switch \i_type2
          case 2'00
            assign $next\alu_c_sel 4'0011
          case 2'01
            assign $next\alu_c_sel 4'0111
          case 2'10
            assign $next\alu_c_sel 4'0111
        end
      case 5'01011
        assign $next\alu_c_sel 4'0011
    end
    sync init
    sync always
      update \alu_c_sel $next\alu_c_sel
  end
  process $group_37
    assign $next\s_sub 1'0
    switch \i_code5
      case 5'00000
      case 5'00001
        switch \i_type2
          case 2'00
          case 2'01
            assign $next\s_sub 1'1
          case 2'10
        end
      case 5'01011
    end
    sync init
    sync always
      update \s_sub $next\s_sub
  end
  process $group_38
    assign $next\s_cmp 1'0
    switch \i_code5
      case 5'00000
      case 5'00001
        switch \i_type2
          case 2'00
          case 2'01
          case 2'10
            assign $next\s_cmp 1'1
        end
      case 5'01011
    end
    sync init
    sync always
      update \s_cmp $next\s_cmp
  end
  process $group_39
    assign $next\sru_s_i 16'0000000000000000
    assign $next\sru_s_i \memory_r_data
    sync init
    sync always
      update \sru_s_i $next\sru_s_i
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:142"
  wire width 16 \r_insn
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:142"
  wire width 16 $next\r_insn
  wire width 16 $27
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/dsl.py:247"
  wire width 4 \fsm_state
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/dsl.py:247"
  wire width 4 $next\fsm_state
  wire width 1 $28
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/dsl.py:112"
  cell $eq $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'1
    connect \Y $28
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $30
    parameter \WIDTH 16
    connect \A \r_insn
    connect \B \memory_r_data
    connect \S $28
    connect \Y $27
  end
  process $group_40
    assign $next\s_insn 16'0000000000000000
    assign $next\s_insn $27
    sync init
    sync always
      update \s_insn $next\s_insn
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:143"
  wire width 8 \r_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:143"
  wire width 8 $next\r_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:144"
  wire width 5 \r_win
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:155"
  wire width 16 \s_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:155"
  wire width 16 $next\s_addr
  process $group_41
    assign $next\memory_r_addr 8'00000000
    switch \fsm_state
      case 4'0000
        assign $next\memory_r_addr \r_pc
      case 4'0001
        switch { \i_clsC \i_clsI \i_clsM \i_clsS \i_clsA }
          case 5'----1
            assign $next\memory_r_addr { \r_win \i_regY }
          case 5'---1-
            assign $next\memory_r_addr { \r_win \i_regY }
          case 5'--1--
            assign $next\memory_r_addr { \r_win \i_regY }
          case 5'-1---
            assign $next\memory_r_addr { \r_win \i_regZ }
          case 5'1----
        end
      case 4'0010
        assign $next\memory_r_addr { \r_win \i_regX }
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
        assign $next\memory_r_addr \s_addr [7:0]
      case 4'1100
      case 4'0100
        assign $next\memory_r_addr { \r_win \i_regZ }
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \memory_r_addr $next\memory_r_addr
  end
  wire width 1 $31
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:367"
  cell $not $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_ext
    connect \Y $31
  end
  process $group_42
    assign $next\memory_r_en 1'0
    switch \fsm_state
      case 4'0000
        assign $next\memory_r_en 1'1
      case 4'0001
        switch { \i_clsC \i_clsI \i_clsM \i_clsS \i_clsA }
          case 5'----1
            assign $next\memory_r_en 1'1
          case 5'---1-
            assign $next\memory_r_en 1'1
          case 5'--1--
            assign $next\memory_r_en 1'1
          case 5'-1---
            assign $next\memory_r_en 1'1
          case 5'1----
        end
      case 4'0010
        assign $next\memory_r_en 1'1
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
        assign $next\memory_r_en $31
      case 4'1100
      case 4'0100
        assign $next\memory_r_en 1'1
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \memory_r_en $next\memory_r_en
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:15"
  wire width 16 \fi_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:15"
  wire width 16 $next\fi_pc
  wire width 16 $33
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:143"
  cell $pos $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 16
    connect \A \r_pc
    connect \Y $33
  end
  process $group_43
    assign $next\fi_pc \fi_pc
    switch \fsm_state
      case 4'0000
        assign $next\fi_pc $33
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    switch \rst
      case 1'1
        assign $next\fi_pc 16'0000000000000000
    end
    sync init
      update \fi_pc 16'0000000000000000
    sync posedge \clk
      update \fi_pc $next\fi_pc
  end
  wire width 9 $35
  wire width 9 $36
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:255"
  cell $add $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \r_pc
    connect \B 1'1
    connect \Y $36
  end
  connect $35 $36
  wire width 1 $38
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:302"
  cell $eq $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s_cond
    connect \B \i_flag
    connect \Y $38
  end
  wire width 12 $40
  wire width 12 $41
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14"
  cell $add $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 12
    connect \A \r_pc
    connect \B \i_imm11
    connect \Y $41
  end
  connect $40 $41
  wire width 9 $43
  wire width 9 $44
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16"
  cell $add $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A \r_pc
    connect \B { {  } \i_imm8 }
    connect \Y $44
  end
  connect $43 $44
  wire width 17 $46
  wire width 17 $47
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16"
  cell $add $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 17
    connect \A \memory_r_data
    connect \B { { \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] } \i_imm8 }
    connect \Y $47
  end
  connect $46 $47
  process $group_44
    assign $next\r_pc \r_pc
    switch \fsm_state
      case 4'0000
        assign $next\r_pc $35 [7:0]
      case 4'0001
        switch { \i_clsC \i_clsI \i_clsM \i_clsS \i_clsA }
          case 5'----1
          case 5'---1-
          case 5'--1--
          case 5'-1---
          case 5'1----
            switch { $38 }
              case 1'1
                assign $next\r_pc $40 [7:0]
            end
        end
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
        assign $next\r_pc $43 [7:0]
      case 4'1001
        assign $next\r_pc $46 [7:0]
    end
    switch \rst
      case 1'1
        assign $next\r_pc 8'00001000
    end
    sync init
      update \r_pc 8'00001000
    sync posedge \clk
      update \r_pc $next\r_pc
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:152"
  wire width 5 \r_shift
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:152"
  wire width 5 $next\r_shift
  wire width 1 $49
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:353"
  cell $eq $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_shift
    connect \B 1'0
    connect \Y $49
  end
  process $group_45
    assign $next\fsm_state \fsm_state
    switch \fsm_state
      case 4'0000
        assign $next\fsm_state 4'0001
      case 4'0001
        switch { \i_clsC \i_clsI \i_clsM \i_clsS \i_clsA }
          case 5'----1
            assign $next\fsm_state 4'0010
          case 5'---1-
            assign $next\fsm_state 4'0011
          case 5'--1--
            switch { \i_store }
              case 1'1
                assign $next\fsm_state 4'0100
              case 1'-
                assign $next\fsm_state 4'0101
            end
          case 5'-1---
            switch { 2'01 \i_code3 }
              case 5'01000
                assign $next\fsm_state 4'0110
              case 5'01001
                assign $next\fsm_state 4'0110
              case 5'01010
                assign $next\fsm_state 4'0110
              case 5'01011
                assign $next\fsm_state 4'0111
              case 5'01100
                assign $next\fsm_state 4'0101
              case 5'01101
                assign $next\fsm_state 4'0100
              case 5'01110
                assign $next\fsm_state 4'1000
              case 5'01111
                assign $next\fsm_state 4'1001
            end
          case 5'1----
            assign $next\fsm_state 4'0000
        end
      case 4'0010
        assign $next\fsm_state 4'1010
      case 4'1010
        assign $next\fsm_state 4'0000
      case 4'0011
        assign $next\fsm_state 4'1011
      case 4'1011
        switch { $49 }
          case 1'1
            assign $next\fsm_state 4'0000
        end
      case 4'0101
        assign $next\fsm_state 4'1100
      case 4'1100
        assign $next\fsm_state 4'0000
      case 4'0100
        assign $next\fsm_state 4'1101
      case 4'1101
        assign $next\fsm_state 4'0000
      case 4'0110
        assign $next\fsm_state 4'0000
      case 4'0111
        assign $next\fsm_state 4'1110
      case 4'1110
        assign $next\fsm_state 4'0000
      case 4'1000
        assign $next\fsm_state 4'0000
      case 4'1001
        assign $next\fsm_state 4'0000
    end
    switch \rst
      case 1'1
        assign $next\fsm_state 4'0000
    end
    sync init
      update \fsm_state 4'0000
    sync posedge \clk
      update \fsm_state $next\fsm_state
  end
  process $group_46
    assign $next\r_insn \r_insn
    switch \fsm_state
      case 4'0000
      case 4'0001
        assign $next\r_insn \memory_r_data
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    switch \rst
      case 1'1
        assign $next\r_insn 16'0000000000000000
    end
    sync init
      update \r_insn 16'0000000000000000
    sync posedge \clk
      update \r_insn $next\r_insn
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:13"
  wire width 1 \fi_stb
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/formal.py:13"
  wire width 1 $next\fi_stb
  wire width 1 $51
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:353"
  cell $eq $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_shift
    connect \B 1'0
    connect \Y $51
  end
  process $group_47
    assign $next\fi_stb 1'0
    switch \fsm_state
      case 4'0000
      case 4'0001
        switch { \i_clsC \i_clsI \i_clsM \i_clsS \i_clsA }
          case 5'----1
          case 5'---1-
          case 5'--1--
          case 5'-1---
          case 5'1----
            assign $next\fi_stb 1'1
        end
      case 4'0010
      case 4'1010
        assign $next\fi_stb 1'1
      case 4'0011
      case 4'1011
        switch { $51 }
          case 1'1
            assign $next\fi_stb 1'1
        end
      case 4'0101
      case 4'1100
        assign $next\fi_stb 1'1
      case 4'0100
      case 4'1101
        assign $next\fi_stb 1'1
      case 4'0110
        assign $next\fi_stb 1'1
      case 4'0111
      case 4'1110
        assign $next\fi_stb 1'1
      case 4'1000
        assign $next\fi_stb 1'1
      case 4'1001
        assign $next\fi_stb 1'1
    end
    sync init
    sync always
      update \fi_stb $next\fi_stb
  end
  process $group_48
    assign $next\r_opA \r_opA
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
        assign $next\r_opA \memory_r_data
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
        assign $next\r_opA \memory_r_data
      case 4'1110
      case 4'1000
      case 4'1001
    end
    switch \rst
      case 1'1
        assign $next\r_opA 16'0000000000000000
    end
    sync init
      update \r_opA 16'0000000000000000
    sync posedge \clk
      update \r_opA $next\r_opA
  end
  process $group_49
    assign $next\s_opB 16'0000000000000000
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
        assign $next\s_opB \memory_r_data
      case 4'0011
      case 4'1011
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
        assign $next\s_opB { { \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] \i_imm8 [7] } \i_imm8 }
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \s_opB $next\s_opB
  end
  wire width 17 $53
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:90"
  cell $pos $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 17
    connect \A \sru_r_o
    connect \Y $53
  end
  process $group_50
    assign $next\s_res 17'00000000000000000
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
        assign $next\s_res \alu_s_o
      case 4'0011
      case 4'1011
        assign $next\s_res $53
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
        assign $next\s_res \alu_s_o
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \s_res $next\s_res
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:156"
  wire width 16 \r_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:156"
  wire width 16 $next\r_addr
  process $group_51
    assign $next\memory_w_addr 8'00000000
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
        assign $next\memory_w_addr { \r_win \i_regZ }
      case 4'0011
      case 4'1011
        assign $next\memory_w_addr { \r_win \i_regZ }
      case 4'0101
      case 4'1100
        assign $next\memory_w_addr { \r_win \i_regZ }
      case 4'0100
      case 4'1101
        assign $next\memory_w_addr \r_addr [7:0]
      case 4'0110
        assign $next\memory_w_addr { \r_win \i_regZ }
      case 4'0111
      case 4'1110
        assign $next\memory_w_addr { \r_win \i_regZ }
      case 4'1000
        assign $next\memory_w_addr { \r_win \i_regZ }
      case 4'1001
    end
    sync init
    sync always
      update \memory_w_addr $next\memory_w_addr
  end
  wire width 16 $55
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $56
    parameter \WIDTH 16
    connect \A \memory_r_data
    connect \B \formal_ext_r_data
    connect \S \i_ext
    connect \Y $55
  end
  wire width 16 $57
  wire width 9 $58
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16"
  cell $add $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A \r_pc
    connect \B { {  } \i_imm8 }
    connect \Y $58
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16"
  cell $pos $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 16
    connect \A $58
    connect \Y $57
  end
  wire width 16 $61
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:143"
  cell $pos $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 16
    connect \A \r_pc
    connect \Y $61
  end
  process $group_52
    assign $next\memory_w_data 16'0000000000000000
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
        assign $next\memory_w_data \s_res [15:0]
      case 4'0011
      case 4'1011
        assign $next\memory_w_data \s_res [15:0]
      case 4'0101
      case 4'1100
        assign $next\memory_w_data $55
      case 4'0100
      case 4'1101
        assign $next\memory_w_data \memory_r_data
      case 4'0110
        switch { 2'01 1'0 \i_code2 }
          case 5'01000
            assign $next\memory_w_data { 8'00000000 \i_imm8 }
          case 5'01001
            assign $next\memory_w_data { \i_imm8 8'00000000 }
          case 5'01010
            assign $next\memory_w_data $57
        end
      case 4'0111
      case 4'1110
        assign $next\memory_w_data \s_res [15:0]
      case 4'1000
        assign $next\memory_w_data $61
      case 4'1001
    end
    sync init
    sync always
      update \memory_w_data $next\memory_w_data
  end
  wire width 1 $63
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:322"
  cell $not $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s_cmp
    connect \Y $63
  end
  wire width 1 $65
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:353"
  cell $eq $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_shift
    connect \B 1'0
    connect \Y $65
  end
  wire width 1 $67
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:395"
  cell $not $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_ext
    connect \Y $67
  end
  process $group_53
    assign $next\memory_w_en 1'0
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
        assign $next\memory_w_en $63
      case 4'0011
      case 4'1011
        switch { $65 }
          case 1'1
            assign $next\memory_w_en 1'1
        end
      case 4'0101
      case 4'1100
        assign $next\memory_w_en 1'1
      case 4'0100
      case 4'1101
        assign $next\memory_w_en $67
      case 4'0110
        assign $next\memory_w_en 1'1
      case 4'0111
      case 4'1110
        assign $next\memory_w_en 1'1
      case 4'1000
        assign $next\memory_w_en 1'1
      case 4'1001
    end
    sync init
    sync always
      update \memory_w_en $next\memory_w_en
  end
  process $group_54
    assign $next\c_flags 1'0
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
        assign $next\c_flags 1'1
      case 4'0011
      case 4'1011
        assign $next\c_flags 1'1
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
        assign $next\c_flags 1'1
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \c_flags $next\c_flags
  end
  process $group_55
    assign $next\sru_c_ld 1'0
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
        assign $next\sru_c_ld 1'1
      case 4'1011
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \sru_c_ld $next\sru_c_ld
  end
  wire width 5 $69
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:166"
  cell $pos $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 5
    connect \A \i_shift
    connect \Y $69
  end
  wire width 6 $71
  wire width 6 $72
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:352"
  cell $sub $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \r_shift
    connect \B 1'1
    connect \Y $72
  end
  connect $71 $72
  process $group_56
    assign $next\r_shift \r_shift
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
        assign $next\r_shift $69
      case 4'1011
        assign $next\r_shift $71 [4:0]
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    switch \rst
      case 1'1
        assign $next\r_shift 5'00000
    end
    sync init
      update \r_shift 5'00000
    sync posedge \clk
      update \r_shift $next\r_shift
  end
  process $group_57
    assign $next\sru_c_dir 1'0
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
        switch { 4'0001 \i_code1 }
          case 5'00010
            switch \i_type1
              case 1'0
                assign $next\sru_c_dir 1'0
              case 1'1
                assign $next\sru_c_dir 1'0
            end
          case 5'00011
            switch \i_type1
              case 1'0
                assign $next\sru_c_dir 1'1
              case 1'1
                assign $next\sru_c_dir 1'1
            end
        end
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \sru_c_dir $next\sru_c_dir
  end
  process $group_58
    assign $next\sru_s_c 1'0
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
        switch { 4'0001 \i_code1 }
          case 5'00010
            switch \i_type1
              case 1'0
                assign $next\sru_s_c 1'0
              case 1'1
                assign $next\sru_s_c \sru_r_o [15]
            end
          case 5'00011
            switch \i_type1
              case 1'0
                assign $next\sru_s_c 1'0
              case 1'1
                assign $next\sru_s_c \sru_r_o [15]
            end
        end
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \sru_s_c $next\sru_s_c
  end
  wire width 16 $74
  wire width 9 $75
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16"
  cell $add $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A \r_pc
    connect \B { {  } \i_imm8 }
    connect \Y $75
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16"
  cell $pos $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 16
    connect \A $75
    connect \Y $74
  end
  wire width 17 $78
  wire width 17 $79
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16"
  cell $add $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 17
    connect \A \memory_r_data
    connect \B { { \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] } \i_imm5 }
    connect \Y $79
  end
  connect $78 $79
  process $group_59
    assign $next\s_addr 16'0000000000000000
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
        switch { \i_clsI }
          case 1'1
            assign $next\s_addr $74
          case 1'-
            assign $next\s_addr $78 [15:0]
        end
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \s_addr $next\s_addr
  end
  process $group_60
    assign $next\formal_ext_addr 16'0000000000000000
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
        assign $next\formal_ext_addr \s_addr
      case 4'1100
      case 4'0100
      case 4'1101
        assign $next\formal_ext_addr \r_addr
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \formal_ext_addr $next\formal_ext_addr
  end
  process $group_61
    assign $next\formal_ext_r_en 1'0
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
        assign $next\formal_ext_r_en \i_ext
      case 4'1100
      case 4'0100
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \formal_ext_r_en $next\formal_ext_r_en
  end
  wire width 16 $81
  wire width 9 $82
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16"
  cell $add $83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A \r_pc
    connect \B { {  } \i_imm8 }
    connect \Y $82
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16"
  cell $pos $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 16
    connect \A $82
    connect \Y $81
  end
  wire width 17 $85
  wire width 17 $86
  attribute \src "/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16"
  cell $add $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 17
    connect \A \memory_r_data
    connect \B { { \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] \i_imm5 [4] } \i_imm5 }
    connect \Y $86
  end
  connect $85 $86
  process $group_62
    assign $next\r_addr \r_addr
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
      case 4'1100
      case 4'0100
        switch { \i_clsI }
          case 1'1
            assign $next\r_addr $81
          case 1'-
            assign $next\r_addr $85 [15:0]
        end
      case 4'1101
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    switch \rst
      case 1'1
        assign $next\r_addr 16'0000000000000000
    end
    sync init
      update \r_addr 16'0000000000000000
    sync posedge \clk
      update \r_addr $next\r_addr
  end
  process $group_63
    assign $next\formal_ext_w_data 16'0000000000000000
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
        assign $next\formal_ext_w_data \memory_r_data
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \formal_ext_w_data $next\formal_ext_w_data
  end
  process $group_64
    assign $next\formal_ext_w_en 1'0
    switch \fsm_state
      case 4'0000
      case 4'0001
      case 4'0010
      case 4'1010
      case 4'0011
      case 4'1011
      case 4'0101
      case 4'1100
      case 4'0100
      case 4'1101
        assign $next\formal_ext_w_en \i_ext
      case 4'0110
      case 4'0111
      case 4'1110
      case 4'1000
      case 4'1001
    end
    sync init
    sync always
      update \formal_ext_w_en $next\formal_ext_w_en
  end
  connect \rst 1'0
  connect \formal_ext_r_data 16'0000000000000000
  connect \r_win 5'00000
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.cpu"
module \cpu
  attribute \src "bonel.py:15"
  wire width 1 input 0 \clk
  memory width 16 size 256 \memory
  cell $meminit $1
    parameter \MEMID "\\memory"
    parameter \ABITS 9
    parameter \WIDTH 16
    parameter \WORDS 256
    parameter \PRIORITY 0
    connect \ADDR 9'000000000
    connect \DATA 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111110101010010111111100000101101011111111001110010000000010000000000000010011100000000000101100000000001000001000011100100000001101110010000001001000111000000011011100101001000000000011000001111110100001001111100000000000010001011100010001111111111100011011010100000100101011111111100111111111101100001000001111100100011100010000000100010010001101000001000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:85"
  wire width 1 \mem_rdport_memory_r_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:81"
  wire width 8 \mem_rdport_memory_r_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:83"
  wire width 16 \mem_rdport_memory_r_data
  cell $memrd \mem_rdport
    parameter \MEMID "\\memory"
    parameter \ABITS 8
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \clk
    connect \EN \mem_rdport_memory_r_en
    connect \ADDR \mem_rdport_memory_r_addr
    connect \DATA \mem_rdport_memory_r_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:150"
  wire width 1 \mem_rdport_memory_w_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:146"
  wire width 8 \mem_rdport_memory_w_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:148"
  wire width 16 \mem_rdport_memory_w_data
  cell $memwr \mem_rdport$2
    parameter \MEMID "\\memory"
    parameter \ABITS 8
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en \mem_rdport_memory_w_en } }
    connect \ADDR \mem_rdport_memory_w_addr
    connect \DATA \mem_rdport_memory_w_data
  end
  cell \core \core
    connect \clk \clk
    connect \memory_r_en \mem_rdport_memory_r_en
    connect \memory_r_addr \mem_rdport_memory_r_addr
    connect \memory_w_en \mem_rdport_memory_w_en
    connect \memory_w_addr \mem_rdport_memory_w_addr
    connect \memory_w_data \mem_rdport_memory_w_data
    connect \memory_r_data \mem_rdport_memory_r_data
  end
end
attribute \generator "nMigen"
attribute \top 1
attribute \nmigen.hierarchy "top"
module \top
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 inout 0 \clk16_0__io
  attribute \src "bonel.py:15"
  wire width 1 \cpu_clk
  attribute \src "bonel.py:15"
  wire width 1 $next\cpu_clk
  cell \cpu \cpu
    connect \clk \cpu_clk
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \clk16_0__i
  cell \SB_IO $1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 1
    connect \PACKAGE_PIN \clk16_0__io
    connect \D_IN_0 \clk16_0__i
  end
  process $group_0
    assign $next\cpu_clk 1'0
    assign $next\cpu_clk \clk16_0__i
    sync init
    sync always
      update \cpu_clk $next\cpu_clk
  end
end
