adc_frame_mem.v,verilog,xil_defaultlib,../../../../TopmetalSe_Sequencer.gen/sources_1/ip/adc_frame_mem/sim/adc_frame_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
