// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

 `timescale 1ns/1ps


`define AUTOTB_DUT      face_classifier_c
`define AUTOTB_DUT_INST AESL_inst_face_classifier_c
`define AUTOTB_TOP      apatb_face_classifier_c_top
`define AUTOTB_LAT_RESULT_FILE "face_classifier_c.result.lat.rb"
`define AUTOTB_PER_RESULT_TRANS_FILE "face_classifier_c.performance.result.transaction.xml"
`define AUTOTB_TOP_INST AESL_inst_apatb_face_classifier_c_top
`define AUTOTB_MAX_ALLOW_LATENCY  15000000
`define AUTOTB_CLOCK_PERIOD_DIV2 50.00

`define AESL_MEM_dense_input_input_array AESL_automem_dense_input_input_array
`define AESL_MEM_INST_dense_input_input_array mem_inst_dense_input_input_array
`define AESL_DEPTH_dense_input_input_ndim 1
`define AESL_DEPTH_dense_input_input_numel 1
`define AESL_MEM_dense_input_input_shape AESL_automem_dense_input_input_shape
`define AESL_MEM_INST_dense_input_input_shape mem_inst_dense_input_input_shape
`define AESL_MEM_activation_3_output_array AESL_automem_activation_3_output_array
`define AESL_MEM_INST_activation_3_output_array mem_inst_activation_3_output_array
`define AESL_DEPTH_activation_3_output_ndim 1
`define AESL_DEPTH_activation_3_output_numel 1
`define AESL_MEM_activation_3_output_shape AESL_automem_activation_3_output_shape
`define AESL_MEM_INST_activation_3_output_shape mem_inst_activation_3_output_shape
`define AUTOTB_TVIN_dense_input_input_array  "../tv/cdatafile/c.face_classifier_c.autotvin_dense_input_input_array.dat"
`define AUTOTB_TVIN_dense_input_input_ndim  "../tv/cdatafile/c.face_classifier_c.autotvin_dense_input_input_ndim.dat"
`define AUTOTB_TVIN_dense_input_input_numel  "../tv/cdatafile/c.face_classifier_c.autotvin_dense_input_input_numel.dat"
`define AUTOTB_TVIN_dense_input_input_shape  "../tv/cdatafile/c.face_classifier_c.autotvin_dense_input_input_shape.dat"
`define AUTOTB_TVIN_activation_3_output_array  "../tv/cdatafile/c.face_classifier_c.autotvin_activation_3_output_array.dat"
`define AUTOTB_TVIN_activation_3_output_shape  "../tv/cdatafile/c.face_classifier_c.autotvin_activation_3_output_shape.dat"
`define AUTOTB_TVIN_dense_input_input_array_out_wrapc  "../tv/rtldatafile/rtl.face_classifier_c.autotvin_dense_input_input_array.dat"
`define AUTOTB_TVIN_dense_input_input_ndim_out_wrapc  "../tv/rtldatafile/rtl.face_classifier_c.autotvin_dense_input_input_ndim.dat"
`define AUTOTB_TVIN_dense_input_input_numel_out_wrapc  "../tv/rtldatafile/rtl.face_classifier_c.autotvin_dense_input_input_numel.dat"
`define AUTOTB_TVIN_dense_input_input_shape_out_wrapc  "../tv/rtldatafile/rtl.face_classifier_c.autotvin_dense_input_input_shape.dat"
`define AUTOTB_TVIN_activation_3_output_array_out_wrapc  "../tv/rtldatafile/rtl.face_classifier_c.autotvin_activation_3_output_array.dat"
`define AUTOTB_TVIN_activation_3_output_shape_out_wrapc  "../tv/rtldatafile/rtl.face_classifier_c.autotvin_activation_3_output_shape.dat"
`define AUTOTB_TVOUT_activation_3_output_array  "../tv/cdatafile/c.face_classifier_c.autotvout_activation_3_output_array.dat"
`define AUTOTB_TVOUT_activation_3_output_ndim  "../tv/cdatafile/c.face_classifier_c.autotvout_activation_3_output_ndim.dat"
`define AUTOTB_TVOUT_activation_3_output_numel  "../tv/cdatafile/c.face_classifier_c.autotvout_activation_3_output_numel.dat"
`define AUTOTB_TVOUT_activation_3_output_shape  "../tv/cdatafile/c.face_classifier_c.autotvout_activation_3_output_shape.dat"
`define AUTOTB_TVOUT_activation_3_output_array_out_wrapc  "../tv/rtldatafile/rtl.face_classifier_c.autotvout_activation_3_output_array.dat"
`define AUTOTB_TVOUT_activation_3_output_ndim_out_wrapc  "../tv/rtldatafile/rtl.face_classifier_c.autotvout_activation_3_output_ndim.dat"
`define AUTOTB_TVOUT_activation_3_output_numel_out_wrapc  "../tv/rtldatafile/rtl.face_classifier_c.autotvout_activation_3_output_numel.dat"
`define AUTOTB_TVOUT_activation_3_output_shape_out_wrapc  "../tv/rtldatafile/rtl.face_classifier_c.autotvout_activation_3_output_shape.dat"
module `AUTOTB_TOP;

parameter AUTOTB_TRANSACTION_NUM = 1;
parameter PROGRESS_TIMEOUT = 10000000;
parameter LATENCY_ESTIMATION = -1;
parameter LENGTH_dense_input_input_array = 2622;
parameter LENGTH_dense_input_input_ndim = 1;
parameter LENGTH_dense_input_input_numel = 1;
parameter LENGTH_dense_input_input_shape = 5;
parameter LENGTH_activation_3_output_array = 2622;
parameter LENGTH_activation_3_output_ndim = 1;
parameter LENGTH_activation_3_output_numel = 1;
parameter LENGTH_activation_3_output_shape = 5;

task read_token;
    input integer fp;
    output reg [295 : 0] token;
    integer ret;
    begin
        token = "";
        ret = 0;
        ret = $fscanf(fp,"%s",token);
    end
endtask

reg AESL_clock;
reg rst;
reg start;
reg ce;
reg tb_continue;
wire AESL_start;
wire AESL_reset;
wire AESL_ce;
wire AESL_ready;
wire AESL_idle;
wire AESL_continue;
wire AESL_done;
reg AESL_done_delay = 0;
reg AESL_done_delay2 = 0;
reg AESL_ready_delay = 0;
wire ready;
wire ready_wire;
wire ap_start;
wire ap_done;
wire ap_idle;
wire ap_ready;
wire [11 : 0] dense_input_input_array_address0;
wire  dense_input_input_array_ce0;
wire [31 : 0] dense_input_input_array_q0;
wire [63 : 0] dense_input_input_ndim;
wire [63 : 0] dense_input_input_numel;
wire [2 : 0] dense_input_input_shape_address0;
wire  dense_input_input_shape_ce0;
wire [63 : 0] dense_input_input_shape_q0;
wire [11 : 0] activation_3_output_array_address0;
wire  activation_3_output_array_ce0;
wire  activation_3_output_array_we0;
wire [31 : 0] activation_3_output_array_d0;
wire [63 : 0] activation_3_output_ndim;
wire  activation_3_output_ndim_ap_vld;
wire [63 : 0] activation_3_output_numel;
wire  activation_3_output_numel_ap_vld;
wire [2 : 0] activation_3_output_shape_address0;
wire  activation_3_output_shape_ce0;
wire  activation_3_output_shape_we0;
wire [63 : 0] activation_3_output_shape_d0;
integer done_cnt = 0;
integer AESL_ready_cnt = 0;
integer ready_cnt = 0;
reg ready_initial;
reg ready_initial_n;
reg ready_last_n;
reg ready_delay_last_n;
reg done_delay_last_n;
reg interface_done = 0;

wire ap_clk;
wire ap_rst;
wire ap_rst_n;

`AUTOTB_DUT `AUTOTB_DUT_INST(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_ready(ap_ready),
    .dense_input_input_array_address0(dense_input_input_array_address0),
    .dense_input_input_array_ce0(dense_input_input_array_ce0),
    .dense_input_input_array_q0(dense_input_input_array_q0),
    .dense_input_input_ndim(dense_input_input_ndim),
    .dense_input_input_numel(dense_input_input_numel),
    .dense_input_input_shape_address0(dense_input_input_shape_address0),
    .dense_input_input_shape_ce0(dense_input_input_shape_ce0),
    .dense_input_input_shape_q0(dense_input_input_shape_q0),
    .activation_3_output_array_address0(activation_3_output_array_address0),
    .activation_3_output_array_ce0(activation_3_output_array_ce0),
    .activation_3_output_array_we0(activation_3_output_array_we0),
    .activation_3_output_array_d0(activation_3_output_array_d0),
    .activation_3_output_ndim(activation_3_output_ndim),
    .activation_3_output_ndim_ap_vld(activation_3_output_ndim_ap_vld),
    .activation_3_output_numel(activation_3_output_numel),
    .activation_3_output_numel_ap_vld(activation_3_output_numel_ap_vld),
    .activation_3_output_shape_address0(activation_3_output_shape_address0),
    .activation_3_output_shape_ce0(activation_3_output_shape_ce0),
    .activation_3_output_shape_we0(activation_3_output_shape_we0),
    .activation_3_output_shape_d0(activation_3_output_shape_d0));

// Assignment for control signal
assign ap_clk = AESL_clock;
assign ap_rst = AESL_reset;
assign ap_rst_n = ~AESL_reset;
assign AESL_reset = rst;
assign ap_start = AESL_start;
assign AESL_start = start;
assign AESL_done = ap_done;
assign AESL_idle = ap_idle;
assign AESL_ready = ap_ready;
assign AESL_ce = ce;
assign AESL_continue = tb_continue;
    always @(posedge AESL_clock) begin
        if (AESL_reset) begin
        end else begin
            if (AESL_done !== 1 && AESL_done !== 0) begin
                $display("ERROR: Control signal AESL_done is invalid!");
                $finish;
            end
        end
    end
    always @(posedge AESL_clock) begin
        if (AESL_reset) begin
        end else begin
            if (AESL_ready !== 1 && AESL_ready !== 0) begin
                $display("ERROR: Control signal AESL_ready is invalid!");
                $finish;
            end
        end
    end
//------------------------arraydense_input_input_array Instantiation--------------

// The input and output of arraydense_input_input_array
wire    arraydense_input_input_array_ce0, arraydense_input_input_array_ce1;
wire    arraydense_input_input_array_we0, arraydense_input_input_array_we1;
wire    [11 : 0]    arraydense_input_input_array_address0, arraydense_input_input_array_address1;
wire    [31 : 0]    arraydense_input_input_array_din0, arraydense_input_input_array_din1;
wire    [31 : 0]    arraydense_input_input_array_dout0, arraydense_input_input_array_dout1;
wire    arraydense_input_input_array_ready;
wire    arraydense_input_input_array_done;

`AESL_MEM_dense_input_input_array `AESL_MEM_INST_dense_input_input_array(
    .clk        (AESL_clock),
    .rst        (AESL_reset),
    .ce0        (arraydense_input_input_array_ce0),
    .we0        (arraydense_input_input_array_we0),
    .address0   (arraydense_input_input_array_address0),
    .din0       (arraydense_input_input_array_din0),
    .dout0      (arraydense_input_input_array_dout0),
    .ce1        (arraydense_input_input_array_ce1),
    .we1        (arraydense_input_input_array_we1),
    .address1   (arraydense_input_input_array_address1),
    .din1       (arraydense_input_input_array_din1),
    .dout1      (arraydense_input_input_array_dout1),
    .ready      (arraydense_input_input_array_ready),
    .done    (arraydense_input_input_array_done)
);

// Assignment between dut and arraydense_input_input_array
assign arraydense_input_input_array_address0 = dense_input_input_array_address0;
assign arraydense_input_input_array_ce0 = dense_input_input_array_ce0;
assign dense_input_input_array_q0 = arraydense_input_input_array_dout0;
assign arraydense_input_input_array_we0 = 0;
assign arraydense_input_input_array_din0 = 0;
assign arraydense_input_input_array_we1 = 0;
assign arraydense_input_input_array_din1 = 0;
assign arraydense_input_input_array_ready=    ready;
assign arraydense_input_input_array_done = 0;


// The signal of port dense_input_input_ndim
reg [63: 0] AESL_REG_dense_input_input_ndim = 0;
assign dense_input_input_ndim = AESL_REG_dense_input_input_ndim;
initial begin : read_file_process_dense_input_input_ndim
    integer fp;
    integer err;
    integer ret;
    integer proc_rand;
    reg [295  : 0] token;
    integer i;
    reg transaction_finish;
    integer transaction_idx;
    transaction_idx = 0;
    wait(AESL_reset === 0);
    fp = $fopen(`AUTOTB_TVIN_dense_input_input_ndim,"r");
    if(fp == 0) begin       // Failed to open file
        $display("Failed to open file \"%s\"!", `AUTOTB_TVIN_dense_input_input_ndim);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    read_token(fp, token);
    if (token != "[[[runtime]]]") begin
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    read_token(fp, token);
    while (token != "[[[/runtime]]]") begin
        if (token != "[[transaction]]") begin
            $display("ERROR: Simulation using HLS TB failed.");
              $finish;
        end
        read_token(fp, token);  // skip transaction number
          read_token(fp, token);
            # 0.2;
            while(ready_wire !== 1) begin
                @(posedge AESL_clock);
                # 0.2;
            end
        if(token != "[[/transaction]]") begin
            ret = $sscanf(token, "0x%x", AESL_REG_dense_input_input_ndim);
              if (ret != 1) begin
                  $display("Failed to parse token!");
                $display("ERROR: Simulation using HLS TB failed.");
                  $finish;
              end
            @(posedge AESL_clock);
              read_token(fp, token);
        end
          read_token(fp, token);
    end
    $fclose(fp);
end


// The signal of port dense_input_input_numel
reg [63: 0] AESL_REG_dense_input_input_numel = 0;
assign dense_input_input_numel = AESL_REG_dense_input_input_numel;
initial begin : read_file_process_dense_input_input_numel
    integer fp;
    integer err;
    integer ret;
    integer proc_rand;
    reg [295  : 0] token;
    integer i;
    reg transaction_finish;
    integer transaction_idx;
    transaction_idx = 0;
    wait(AESL_reset === 0);
    fp = $fopen(`AUTOTB_TVIN_dense_input_input_numel,"r");
    if(fp == 0) begin       // Failed to open file
        $display("Failed to open file \"%s\"!", `AUTOTB_TVIN_dense_input_input_numel);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    read_token(fp, token);
    if (token != "[[[runtime]]]") begin
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    read_token(fp, token);
    while (token != "[[[/runtime]]]") begin
        if (token != "[[transaction]]") begin
            $display("ERROR: Simulation using HLS TB failed.");
              $finish;
        end
        read_token(fp, token);  // skip transaction number
          read_token(fp, token);
            # 0.2;
            while(ready_wire !== 1) begin
                @(posedge AESL_clock);
                # 0.2;
            end
        if(token != "[[/transaction]]") begin
            ret = $sscanf(token, "0x%x", AESL_REG_dense_input_input_numel);
              if (ret != 1) begin
                  $display("Failed to parse token!");
                $display("ERROR: Simulation using HLS TB failed.");
                  $finish;
              end
            @(posedge AESL_clock);
              read_token(fp, token);
        end
          read_token(fp, token);
    end
    $fclose(fp);
end


//------------------------arraydense_input_input_shape Instantiation--------------

// The input and output of arraydense_input_input_shape
wire    arraydense_input_input_shape_ce0, arraydense_input_input_shape_ce1;
wire    arraydense_input_input_shape_we0, arraydense_input_input_shape_we1;
wire    [2 : 0]    arraydense_input_input_shape_address0, arraydense_input_input_shape_address1;
wire    [63 : 0]    arraydense_input_input_shape_din0, arraydense_input_input_shape_din1;
wire    [63 : 0]    arraydense_input_input_shape_dout0, arraydense_input_input_shape_dout1;
wire    arraydense_input_input_shape_ready;
wire    arraydense_input_input_shape_done;

`AESL_MEM_dense_input_input_shape `AESL_MEM_INST_dense_input_input_shape(
    .clk        (AESL_clock),
    .rst        (AESL_reset),
    .ce0        (arraydense_input_input_shape_ce0),
    .we0        (arraydense_input_input_shape_we0),
    .address0   (arraydense_input_input_shape_address0),
    .din0       (arraydense_input_input_shape_din0),
    .dout0      (arraydense_input_input_shape_dout0),
    .ce1        (arraydense_input_input_shape_ce1),
    .we1        (arraydense_input_input_shape_we1),
    .address1   (arraydense_input_input_shape_address1),
    .din1       (arraydense_input_input_shape_din1),
    .dout1      (arraydense_input_input_shape_dout1),
    .ready      (arraydense_input_input_shape_ready),
    .done    (arraydense_input_input_shape_done)
);

// Assignment between dut and arraydense_input_input_shape
assign arraydense_input_input_shape_address0 = dense_input_input_shape_address0;
assign arraydense_input_input_shape_ce0 = dense_input_input_shape_ce0;
assign dense_input_input_shape_q0 = arraydense_input_input_shape_dout0;
assign arraydense_input_input_shape_we0 = 0;
assign arraydense_input_input_shape_din0 = 0;
assign arraydense_input_input_shape_we1 = 0;
assign arraydense_input_input_shape_din1 = 0;
assign arraydense_input_input_shape_ready=    ready;
assign arraydense_input_input_shape_done = 0;


//------------------------arrayactivation_3_output_array Instantiation--------------

// The input and output of arrayactivation_3_output_array
wire    arrayactivation_3_output_array_ce0, arrayactivation_3_output_array_ce1;
wire    arrayactivation_3_output_array_we0, arrayactivation_3_output_array_we1;
wire    [11 : 0]    arrayactivation_3_output_array_address0, arrayactivation_3_output_array_address1;
wire    [31 : 0]    arrayactivation_3_output_array_din0, arrayactivation_3_output_array_din1;
wire    [31 : 0]    arrayactivation_3_output_array_dout0, arrayactivation_3_output_array_dout1;
wire    arrayactivation_3_output_array_ready;
wire    arrayactivation_3_output_array_done;

`AESL_MEM_activation_3_output_array `AESL_MEM_INST_activation_3_output_array(
    .clk        (AESL_clock),
    .rst        (AESL_reset),
    .ce0        (arrayactivation_3_output_array_ce0),
    .we0        (arrayactivation_3_output_array_we0),
    .address0   (arrayactivation_3_output_array_address0),
    .din0       (arrayactivation_3_output_array_din0),
    .dout0      (arrayactivation_3_output_array_dout0),
    .ce1        (arrayactivation_3_output_array_ce1),
    .we1        (arrayactivation_3_output_array_we1),
    .address1   (arrayactivation_3_output_array_address1),
    .din1       (arrayactivation_3_output_array_din1),
    .dout1      (arrayactivation_3_output_array_dout1),
    .ready      (arrayactivation_3_output_array_ready),
    .done    (arrayactivation_3_output_array_done)
);

// Assignment between dut and arrayactivation_3_output_array
assign arrayactivation_3_output_array_address0 = activation_3_output_array_address0;
assign arrayactivation_3_output_array_ce0 = activation_3_output_array_ce0;
assign arrayactivation_3_output_array_we0 = activation_3_output_array_we0;
assign arrayactivation_3_output_array_din0 = activation_3_output_array_d0;
assign arrayactivation_3_output_array_we1 = 0;
assign arrayactivation_3_output_array_din1 = 0;
assign arrayactivation_3_output_array_ready= ready_initial | arrayactivation_3_output_array_done;
assign arrayactivation_3_output_array_done =    AESL_done_delay;


reg AESL_REG_activation_3_output_ndim_ap_vld = 0;
// The signal of port activation_3_output_ndim
reg [63: 0] AESL_REG_activation_3_output_ndim = 0;
always @(posedge AESL_clock)
begin
    if(AESL_reset)
        AESL_REG_activation_3_output_ndim = 0; 
    else if(activation_3_output_ndim_ap_vld) begin
        AESL_REG_activation_3_output_ndim <= activation_3_output_ndim;
        AESL_REG_activation_3_output_ndim_ap_vld <= 1;
    end
end 

initial begin : write_file_process_activation_3_output_ndim
    integer fp;
    integer fp_size;
    integer err;
    integer ret;
    integer i;
    integer hls_stream_size;
    integer proc_rand;
    integer activation_3_output_ndim_count;
    reg [295:0] token;
    integer transaction_idx;
    reg [8 * 5:1] str;
    wait(AESL_reset === 0);
    fp = $fopen(`AUTOTB_TVOUT_activation_3_output_ndim_out_wrapc,"w");
    if(fp == 0) begin       // Failed to open file
        $display("Failed to open file \"%s\"!", `AUTOTB_TVOUT_activation_3_output_ndim_out_wrapc);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    $fdisplay(fp,"[[[runtime]]]");
    transaction_idx = 0;
    while (transaction_idx != AUTOTB_TRANSACTION_NUM) begin
        @(posedge AESL_clock);
          while(AESL_done !== 1) begin
              @(posedge AESL_clock);
          end
        # 0.4;
        $fdisplay(fp,"[[transaction]] %d", transaction_idx);
        if(AESL_REG_activation_3_output_ndim_ap_vld)  begin
          $fdisplay(fp,"0x%x", AESL_REG_activation_3_output_ndim);
        AESL_REG_activation_3_output_ndim_ap_vld = 0;
        end
    transaction_idx = transaction_idx + 1;
      $fdisplay(fp,"[[/transaction]]");
    end
    $fdisplay(fp,"[[[/runtime]]]");
    $fclose(fp);
end


reg AESL_REG_activation_3_output_numel_ap_vld = 0;
// The signal of port activation_3_output_numel
reg [63: 0] AESL_REG_activation_3_output_numel = 0;
always @(posedge AESL_clock)
begin
    if(AESL_reset)
        AESL_REG_activation_3_output_numel = 0; 
    else if(activation_3_output_numel_ap_vld) begin
        AESL_REG_activation_3_output_numel <= activation_3_output_numel;
        AESL_REG_activation_3_output_numel_ap_vld <= 1;
    end
end 

initial begin : write_file_process_activation_3_output_numel
    integer fp;
    integer fp_size;
    integer err;
    integer ret;
    integer i;
    integer hls_stream_size;
    integer proc_rand;
    integer activation_3_output_numel_count;
    reg [295:0] token;
    integer transaction_idx;
    reg [8 * 5:1] str;
    wait(AESL_reset === 0);
    fp = $fopen(`AUTOTB_TVOUT_activation_3_output_numel_out_wrapc,"w");
    if(fp == 0) begin       // Failed to open file
        $display("Failed to open file \"%s\"!", `AUTOTB_TVOUT_activation_3_output_numel_out_wrapc);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    $fdisplay(fp,"[[[runtime]]]");
    transaction_idx = 0;
    while (transaction_idx != AUTOTB_TRANSACTION_NUM) begin
        @(posedge AESL_clock);
          while(AESL_done !== 1) begin
              @(posedge AESL_clock);
          end
        # 0.4;
        $fdisplay(fp,"[[transaction]] %d", transaction_idx);
        if(AESL_REG_activation_3_output_numel_ap_vld)  begin
          $fdisplay(fp,"0x%x", AESL_REG_activation_3_output_numel);
        AESL_REG_activation_3_output_numel_ap_vld = 0;
        end
    transaction_idx = transaction_idx + 1;
      $fdisplay(fp,"[[/transaction]]");
    end
    $fdisplay(fp,"[[[/runtime]]]");
    $fclose(fp);
end


//------------------------arrayactivation_3_output_shape Instantiation--------------

// The input and output of arrayactivation_3_output_shape
wire    arrayactivation_3_output_shape_ce0, arrayactivation_3_output_shape_ce1;
wire    arrayactivation_3_output_shape_we0, arrayactivation_3_output_shape_we1;
wire    [2 : 0]    arrayactivation_3_output_shape_address0, arrayactivation_3_output_shape_address1;
wire    [63 : 0]    arrayactivation_3_output_shape_din0, arrayactivation_3_output_shape_din1;
wire    [63 : 0]    arrayactivation_3_output_shape_dout0, arrayactivation_3_output_shape_dout1;
wire    arrayactivation_3_output_shape_ready;
wire    arrayactivation_3_output_shape_done;

`AESL_MEM_activation_3_output_shape `AESL_MEM_INST_activation_3_output_shape(
    .clk        (AESL_clock),
    .rst        (AESL_reset),
    .ce0        (arrayactivation_3_output_shape_ce0),
    .we0        (arrayactivation_3_output_shape_we0),
    .address0   (arrayactivation_3_output_shape_address0),
    .din0       (arrayactivation_3_output_shape_din0),
    .dout0      (arrayactivation_3_output_shape_dout0),
    .ce1        (arrayactivation_3_output_shape_ce1),
    .we1        (arrayactivation_3_output_shape_we1),
    .address1   (arrayactivation_3_output_shape_address1),
    .din1       (arrayactivation_3_output_shape_din1),
    .dout1      (arrayactivation_3_output_shape_dout1),
    .ready      (arrayactivation_3_output_shape_ready),
    .done    (arrayactivation_3_output_shape_done)
);

// Assignment between dut and arrayactivation_3_output_shape
assign arrayactivation_3_output_shape_address0 = activation_3_output_shape_address0;
assign arrayactivation_3_output_shape_ce0 = activation_3_output_shape_ce0;
assign arrayactivation_3_output_shape_we0 = activation_3_output_shape_we0;
assign arrayactivation_3_output_shape_din0 = activation_3_output_shape_d0;
assign arrayactivation_3_output_shape_we1 = 0;
assign arrayactivation_3_output_shape_din1 = 0;
assign arrayactivation_3_output_shape_ready= ready_initial | arrayactivation_3_output_shape_done;
assign arrayactivation_3_output_shape_done =    AESL_done_delay;


initial begin : generate_AESL_ready_cnt_proc
    AESL_ready_cnt = 0;
    wait(AESL_reset === 0);
    while(AESL_ready_cnt != AUTOTB_TRANSACTION_NUM) begin
        while(AESL_ready !== 1) begin
            @(posedge AESL_clock);
            # 0.4;
        end
        @(negedge AESL_clock);
        AESL_ready_cnt = AESL_ready_cnt + 1;
        @(posedge AESL_clock);
        # 0.4;
    end
end

    event next_trigger_ready_cnt;
    
    initial begin : gen_ready_cnt
        ready_cnt = 0;
        wait (AESL_reset === 0);
        forever begin
            @ (posedge AESL_clock);
            if (ready == 1) begin
                if (ready_cnt < AUTOTB_TRANSACTION_NUM) begin
                    ready_cnt = ready_cnt + 1;
                end
            end
            -> next_trigger_ready_cnt;
        end
    end
    
    wire all_finish = (done_cnt == AUTOTB_TRANSACTION_NUM);
    
    // done_cnt
    always @ (posedge AESL_clock) begin
        if (AESL_reset) begin
            done_cnt <= 0;
        end else begin
            if (AESL_done == 1) begin
                if (done_cnt < AUTOTB_TRANSACTION_NUM) begin
                    done_cnt <= done_cnt + 1;
                end
            end
        end
    end
    
    initial begin : finish_simulation
        wait (all_finish == 1);
        // last transaction is saved at negedge right after last done
        @ (posedge AESL_clock);
        @ (posedge AESL_clock);
        @ (posedge AESL_clock);
        @ (posedge AESL_clock);
        $finish;
    end
    
initial begin
    AESL_clock = 0;
    forever #`AUTOTB_CLOCK_PERIOD_DIV2 AESL_clock = ~AESL_clock;
end


reg end_dense_input_input_array;
reg [31:0] size_dense_input_input_array;
reg [31:0] size_dense_input_input_array_backup;
reg end_dense_input_input_ndim;
reg [31:0] size_dense_input_input_ndim;
reg [31:0] size_dense_input_input_ndim_backup;
reg end_dense_input_input_numel;
reg [31:0] size_dense_input_input_numel;
reg [31:0] size_dense_input_input_numel_backup;
reg end_dense_input_input_shape;
reg [31:0] size_dense_input_input_shape;
reg [31:0] size_dense_input_input_shape_backup;
reg end_activation_3_output_array;
reg [31:0] size_activation_3_output_array;
reg [31:0] size_activation_3_output_array_backup;
reg end_activation_3_output_shape;
reg [31:0] size_activation_3_output_shape;
reg [31:0] size_activation_3_output_shape_backup;
reg end_activation_3_output_ndim;
reg [31:0] size_activation_3_output_ndim;
reg [31:0] size_activation_3_output_ndim_backup;
reg end_activation_3_output_numel;
reg [31:0] size_activation_3_output_numel;
reg [31:0] size_activation_3_output_numel_backup;

initial begin : initial_process
    integer proc_rand;
    rst = 1;
    # 100;
    repeat(3) @ (posedge AESL_clock);
    rst = 0;
end
initial begin : start_process
    integer proc_rand;
    reg [31:0] start_cnt;
    ce = 1;
    start = 0;
    start_cnt = 0;
    wait (AESL_reset === 0);
    @ (posedge AESL_clock);
    #0 start = 1;
    start_cnt = start_cnt + 1;
    forever begin
        @ (posedge AESL_clock);
        if (start_cnt >= AUTOTB_TRANSACTION_NUM) begin
            // keep pushing garbage in
            #0 start = 1;
        end
        if (AESL_ready) begin
            start_cnt = start_cnt + 1;
        end
    end
end

always @(AESL_done)
begin
    tb_continue = AESL_done;
end

initial begin : ready_initial_process
    ready_initial = 0;
    wait (AESL_start === 1);
    ready_initial = 1;
    @(posedge AESL_clock);
    ready_initial = 0;
end

always @(posedge AESL_clock)
begin
    if(AESL_reset)
      AESL_ready_delay = 0;
  else
      AESL_ready_delay = AESL_ready;
end
initial begin : ready_last_n_process
  ready_last_n = 1;
  wait(ready_cnt == AUTOTB_TRANSACTION_NUM)
  @(posedge AESL_clock);
  ready_last_n <= 0;
end

always @(posedge AESL_clock)
begin
    if(AESL_reset)
      ready_delay_last_n = 0;
  else
      ready_delay_last_n <= ready_last_n;
end
assign ready = (ready_initial | AESL_ready_delay);
assign ready_wire = ready_initial | AESL_ready_delay;
initial begin : done_delay_last_n_process
  done_delay_last_n = 1;
  while(done_cnt < AUTOTB_TRANSACTION_NUM)
      @(posedge AESL_clock);
  # 0.1;
  done_delay_last_n = 0;
end

always @(posedge AESL_clock)
begin
    if(AESL_reset)
  begin
      AESL_done_delay <= 0;
      AESL_done_delay2 <= 0;
  end
  else begin
      AESL_done_delay <= AESL_done & done_delay_last_n;
      AESL_done_delay2 <= AESL_done_delay;
  end
end
always @(posedge AESL_clock)
begin
    if(AESL_reset)
      interface_done = 0;
  else begin
      # 0.01;
      if(ready === 1 && ready_cnt > 0 && ready_cnt < AUTOTB_TRANSACTION_NUM)
          interface_done = 1;
      else if(AESL_done_delay === 1 && done_cnt == AUTOTB_TRANSACTION_NUM)
          interface_done = 1;
      else
          interface_done = 0;
  end
end

reg dump_tvout_finish_activation_3_output_array;

initial begin : dump_tvout_runtime_sign_activation_3_output_array
    integer fp;
    dump_tvout_finish_activation_3_output_array = 0;
    fp = $fopen(`AUTOTB_TVOUT_activation_3_output_array_out_wrapc, "w");
    if (fp == 0) begin
        $display("Failed to open file \"%s\"!", `AUTOTB_TVOUT_activation_3_output_array_out_wrapc);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    $fdisplay(fp,"[[[runtime]]]");
    $fclose(fp);
    wait (done_cnt == AUTOTB_TRANSACTION_NUM);
    // last transaction is saved at negedge right after last done
    @ (posedge AESL_clock);
    @ (posedge AESL_clock);
    @ (posedge AESL_clock);
    fp = $fopen(`AUTOTB_TVOUT_activation_3_output_array_out_wrapc, "a");
    if (fp == 0) begin
        $display("Failed to open file \"%s\"!", `AUTOTB_TVOUT_activation_3_output_array_out_wrapc);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    $fdisplay(fp,"[[[/runtime]]]");
    $fclose(fp);
    dump_tvout_finish_activation_3_output_array = 1;
end


reg dump_tvout_finish_activation_3_output_shape;

initial begin : dump_tvout_runtime_sign_activation_3_output_shape
    integer fp;
    dump_tvout_finish_activation_3_output_shape = 0;
    fp = $fopen(`AUTOTB_TVOUT_activation_3_output_shape_out_wrapc, "w");
    if (fp == 0) begin
        $display("Failed to open file \"%s\"!", `AUTOTB_TVOUT_activation_3_output_shape_out_wrapc);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    $fdisplay(fp,"[[[runtime]]]");
    $fclose(fp);
    wait (done_cnt == AUTOTB_TRANSACTION_NUM);
    // last transaction is saved at negedge right after last done
    @ (posedge AESL_clock);
    @ (posedge AESL_clock);
    @ (posedge AESL_clock);
    fp = $fopen(`AUTOTB_TVOUT_activation_3_output_shape_out_wrapc, "a");
    if (fp == 0) begin
        $display("Failed to open file \"%s\"!", `AUTOTB_TVOUT_activation_3_output_shape_out_wrapc);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    $fdisplay(fp,"[[[/runtime]]]");
    $fclose(fp);
    dump_tvout_finish_activation_3_output_shape = 1;
end


////////////////////////////////////////////
// progress and performance
////////////////////////////////////////////

task wait_start();
    while (~AESL_start) begin
        @ (posedge AESL_clock);
    end
endtask

reg [31:0] clk_cnt = 0;
reg AESL_ready_p1;
reg AESL_start_p1;

always @ (posedge AESL_clock) begin
    clk_cnt <= clk_cnt + 1;
    AESL_ready_p1 <= AESL_ready;
    AESL_start_p1 <= AESL_start;
end

reg [31:0] start_timestamp [0:AUTOTB_TRANSACTION_NUM - 1];
reg [31:0] start_cnt;
reg [31:0] ready_timestamp [0:AUTOTB_TRANSACTION_NUM - 1];
reg [31:0] ap_ready_cnt;
reg [31:0] finish_timestamp [0:AUTOTB_TRANSACTION_NUM - 1];
reg [31:0] finish_cnt;
event report_progress;

initial begin
    start_cnt = 0;
    finish_cnt = 0;
    ap_ready_cnt = 0;
    wait (AESL_reset == 0);
    wait_start();
    start_timestamp[start_cnt] = clk_cnt;
    start_cnt = start_cnt + 1;
    if (AESL_done) begin
        finish_timestamp[finish_cnt] = clk_cnt;
        finish_cnt = finish_cnt + 1;
    end
    -> report_progress;
    forever begin
        @ (posedge AESL_clock);
        if (start_cnt < AUTOTB_TRANSACTION_NUM) begin
            if ((AESL_start && AESL_ready_p1)||(AESL_start && ~AESL_start_p1)) begin
                start_timestamp[start_cnt] = clk_cnt;
                start_cnt = start_cnt + 1;
            end
        end
        if (ap_ready_cnt < AUTOTB_TRANSACTION_NUM) begin
            if (AESL_start_p1 && AESL_ready_p1) begin
                ready_timestamp[ap_ready_cnt] = clk_cnt;
                ap_ready_cnt = ap_ready_cnt + 1;
            end
        end
        if (finish_cnt < AUTOTB_TRANSACTION_NUM) begin
            if (AESL_done) begin
                finish_timestamp[finish_cnt] = clk_cnt;
                finish_cnt = finish_cnt + 1;
            end
        end
        -> report_progress;
    end
end

reg [31:0] progress_timeout;

initial begin : simulation_progress
    real intra_progress;
    wait (AESL_reset == 0);
    progress_timeout = PROGRESS_TIMEOUT;
    $display("////////////////////////////////////////////////////////////////////////////////////");
    $display("// Inter-Transaction Progress: Completed Transaction / Total Transaction");
    $display("// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%%");
    $display("//");
    $display("// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"");
    $display("////////////////////////////////////////////////////////////////////////////////////");
    print_progress();
    while (finish_cnt < AUTOTB_TRANSACTION_NUM) begin
        @ (report_progress);
        if (finish_cnt < AUTOTB_TRANSACTION_NUM) begin
            if (AESL_done) begin
                print_progress();
                progress_timeout = PROGRESS_TIMEOUT;
            end else begin
                if (progress_timeout == 0) begin
                    print_progress();
                    progress_timeout = PROGRESS_TIMEOUT;
                end else begin
                    progress_timeout = progress_timeout - 1;
                end
            end
        end
    end
    print_progress();
    $display("////////////////////////////////////////////////////////////////////////////////////");
    calculate_performance();
end

task get_intra_progress(output real intra_progress);
    begin
        if (start_cnt > finish_cnt) begin
            intra_progress = clk_cnt - start_timestamp[finish_cnt];
        end else if(finish_cnt > 0) begin
            intra_progress = LATENCY_ESTIMATION;
        end else begin
            intra_progress = 0;
        end
        intra_progress = intra_progress / LATENCY_ESTIMATION;
    end
endtask

task print_progress();
    real intra_progress;
    begin
        if (LATENCY_ESTIMATION > 0) begin
            get_intra_progress(intra_progress);
            $display("// RTL Simulation : %0d / %0d [%2.2f%%] @ \"%0t\"", finish_cnt, AUTOTB_TRANSACTION_NUM, intra_progress * 100, $time);
        end else begin
            $display("// RTL Simulation : %0d / %0d [n/a] @ \"%0t\"", finish_cnt, AUTOTB_TRANSACTION_NUM, $time);
        end
    end
endtask

task calculate_performance();
    integer i;
    integer fp;
    reg [31:0] latency [0:AUTOTB_TRANSACTION_NUM - 1];
    reg [31:0] latency_min;
    reg [31:0] latency_max;
    reg [31:0] latency_total;
    reg [31:0] latency_average;
    reg [31:0] interval [0:AUTOTB_TRANSACTION_NUM - 2];
    reg [31:0] interval_min;
    reg [31:0] interval_max;
    reg [31:0] interval_total;
    reg [31:0] interval_average;
    begin
        latency_min = -1;
        latency_max = 0;
        latency_total = 0;
        interval_min = -1;
        interval_max = 0;
        interval_total = 0;

        for (i = 0; i < AUTOTB_TRANSACTION_NUM; i = i + 1) begin
            // calculate latency
            latency[i] = finish_timestamp[i] - start_timestamp[i];
            if (latency[i] > latency_max) latency_max = latency[i];
            if (latency[i] < latency_min) latency_min = latency[i];
            latency_total = latency_total + latency[i];
            // calculate interval
            if (AUTOTB_TRANSACTION_NUM == 1) begin
                interval[i] = 0;
                interval_max = 0;
                interval_min = 0;
                interval_total = 0;
            end else if (i < AUTOTB_TRANSACTION_NUM - 1) begin
                interval[i] = finish_timestamp[i] - start_timestamp[i]+1;
                if (interval[i] > interval_max) interval_max = interval[i];
                if (interval[i] < interval_min) interval_min = interval[i];
                interval_total = interval_total + interval[i];
            end
        end

        latency_average = latency_total / AUTOTB_TRANSACTION_NUM;
        if (AUTOTB_TRANSACTION_NUM == 1) begin
            interval_average = 0;
        end else begin
            interval_average = interval_total / (AUTOTB_TRANSACTION_NUM - 1);
        end

        fp = $fopen(`AUTOTB_LAT_RESULT_FILE, "w");

        $fdisplay(fp, "$MAX_LATENCY = \"%0d\"", latency_max);
        $fdisplay(fp, "$MIN_LATENCY = \"%0d\"", latency_min);
        $fdisplay(fp, "$AVER_LATENCY = \"%0d\"", latency_average);
        $fdisplay(fp, "$MAX_THROUGHPUT = \"%0d\"", interval_max);
        $fdisplay(fp, "$MIN_THROUGHPUT = \"%0d\"", interval_min);
        $fdisplay(fp, "$AVER_THROUGHPUT = \"%0d\"", interval_average);

        $fclose(fp);

        fp = $fopen(`AUTOTB_PER_RESULT_TRANS_FILE, "w");

        $fdisplay(fp, "%20s%16s%16s", "", "latency", "interval");
        if (AUTOTB_TRANSACTION_NUM == 1) begin
            i = 0;
            $fdisplay(fp, "transaction%8d:%16d%16d", i, latency[i], interval[i]);
        end else begin
            for (i = 0; i < AUTOTB_TRANSACTION_NUM; i = i + 1) begin
                if (i < AUTOTB_TRANSACTION_NUM - 1) begin
                    $fdisplay(fp, "transaction%8d:%16d%16d", i, latency[i], interval[i]);
                end else begin
                    $fdisplay(fp, "transaction%8d:%16d               x", i, latency[i]);
                end
            end
        end

        $fclose(fp);
    end
endtask


////////////////////////////////////////////
// Dependence Check
////////////////////////////////////////////

`ifndef POST_SYN

`endif

endmodule
