vcs -sverilog +acc +vpi \
    -timescale=1ns/1ns \
    -f fifo_filelist.f

./simv
