// Generated by CIRCT unknown git version
module pa_iu_addr_gen(	// file.cleaned.mlir:2:3
  input  [31:0] idu_iu_ex1_ag_imm,	// file.cleaned.mlir:2:32
  input         idu_iu_ex1_bju_sel,	// file.cleaned.mlir:2:61
                idu_iu_ex1_bju_use_pc,	// file.cleaned.mlir:2:90
  input  [31:0] idu_iu_ex1_src0,	// file.cleaned.mlir:2:122
                iu_ex1_cur_pc,	// file.cleaned.mlir:2:149
  input         lsu_iu_ex1_base_wb,	// file.cleaned.mlir:2:174
                lsu_iu_ex1_src1_sel,	// file.cleaned.mlir:2:203
  output [31:0] ag_bju_pc,	// file.cleaned.mlir:2:234
  output [5:0]  ag_dp_ex1_dst_preg,	// file.cleaned.mlir:2:255
  output [31:0] ag_dp_ex1_fwd_data,	// file.cleaned.mlir:2:284
  output        ag_dp_ex1_fwd_vld,	// file.cleaned.mlir:2:314
  output [31:0] iu_idu_ex1_src1_update_value,	// file.cleaned.mlir:2:342
                iu_lsu_ex1_lsi_rst	// file.cleaned.mlir:2:382
);

  wire [31:0] _GEN = {32{idu_iu_ex1_bju_sel | lsu_iu_ex1_base_wb}};	// file.cleaned.mlir:6:10, :7:10
  wire [31:0] _GEN_0 =
    (idu_iu_ex1_bju_use_pc ? {iu_ex1_cur_pc[31:1], 1'h0} : _GEN & idu_iu_ex1_src0)
    + (_GEN & idu_iu_ex1_ag_imm);	// file.cleaned.mlir:5:14, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10
  assign ag_bju_pc = {_GEN_0[31:1], 1'h0};	// file.cleaned.mlir:5:14, :13:10, :14:10, :15:10, :16:5
  assign ag_dp_ex1_dst_preg = 6'h0;	// file.cleaned.mlir:4:14, :16:5
  assign ag_dp_ex1_fwd_data = 32'h0;	// file.cleaned.mlir:3:15, :16:5
  assign ag_dp_ex1_fwd_vld = 1'h0;	// file.cleaned.mlir:5:14, :16:5
  assign iu_idu_ex1_src1_update_value = _GEN_0;	// file.cleaned.mlir:13:10, :16:5
  assign iu_lsu_ex1_lsi_rst = 32'h0;	// file.cleaned.mlir:3:15, :16:5
endmodule

