[{"commit":{"message":"Remove unused macros"},"files":[],"sha":"8b9aa84c69326995dd8e63ea7f3c7ee61bc168b8"},{"commit":{"message":"spaces"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"8323870dc3c838d5ef5db34b789f6789473a4c1c"},{"commit":{"message":"fix nits"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"adbf3cbd83fcf45816cca74986906514dc6329e3"},{"commit":{"message":"clean up comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"}],"sha":"00cfe09a2f2f8ea96a98203d2b8b0a9ceecfef32"},{"commit":{"message":"refix branch in interp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"f2e0262cb6ba2ba17891176a4e12fa4b0e921e9c"},{"commit":{"message":"inline load_unsigned_short_at_bcp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"6ed7262361e8e09bff962d726671047fd8a1d14c"},{"commit":{"message":"Fix risc-v"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"}],"sha":"5ba0436d22eb83d087bfffd9a240846bf98bba03"},{"commit":{"message":"merge"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/relocInfo_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"9a4ca3ef00b3a1009b587d2cbb321cfca510fd31"},{"commit":{"message":"revert codebuffer change in favor of upstream changes"},"files":[],"sha":"c33740a86778a777978d4010704e0187aa6846b0"},{"commit":{"message":"Fix issue with index being t1 in get_cache_index_at_bcp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"7d6d2506780dc98ae1cf5533afffa79a481aee78"},{"commit":{"message":"Prevent misalligned memory access in code writer and Template Interp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetNMethod_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/relocInfo_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"18d7f399ce1bc213b2495411193938d914d3f616"}]