{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "design_src": "SBD",
      "device": "xcu50-fsvh2104-2-e",
      "name": "bd_b35e",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {},
    "interface_ports": {
      "S00_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S00_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        }
      },
      "S01_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S01_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        }
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S00_AXI:S01_AXI"
          }
        }
      },
      "aclk1": {
        "type": "clk",
        "direction": "I"
      },
      "aresetn": {
        "type": "rst",
        "direction": "I"
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI": {
            "range": "4G",
            "width": "32",
            "local_memory_map": {
              "name": "S00_AXI",
              "description": "Address Space Segments",
              "address_blocks": {
                ":S00_AXI:PLRAM_MEM00": {
                  "name": ":S00_AXI:PLRAM_MEM00",
                  "display_name": "PLRAM_MEM00",
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                ":S00_AXI:PLRAM_MEM01": {
                  "name": ":S00_AXI:PLRAM_MEM01",
                  "display_name": "PLRAM_MEM01",
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            }
          },
          "S01_AXI": {
            "range": "4G",
            "width": "32",
            "local_memory_map": {
              "name": "S01_AXI",
              "description": "Address Space Segments",
              "address_blocks": {
                ":S01_AXI:PLRAM_MEM02": {
                  "name": ":S01_AXI:PLRAM_MEM02",
                  "display_name": "PLRAM_MEM02",
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                ":S01_AXI:PLRAM_MEM03": {
                  "name": ":S01_AXI:PLRAM_MEM03",
                  "display_name": "PLRAM_MEM03",
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            }
          }
        }
      }
    }
  }
}