#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 19 13:17:37 2025
# Process ID: 8332
# Current directory: D:/fpga/bhp20251117/bhp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30164 D:\fpga\bhp20251117\bhp\bhp.xpr
# Log file: D:/fpga/bhp20251117/bhp/vivado.log
# Journal file: D:/fpga/bhp20251117/bhp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga/bhp20251117/bhp/bhp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ruanjian/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 914.395 ; gain = 261.176
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 14:38:53 2025...
nching behavioral simulation in 'D:/fpga/bhp20251117/bhp/bhp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bhp_with_lossy_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/fpga/bhp20251117/bhp/bhp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bhp_with_lossy_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/bhp_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bhp_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/bhp_256_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bhp_256_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/bhp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bhp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/bhp_field_add_sub_gfp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bhp_field_add_sub_gfp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/bhp_with_lossy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bhp_with_lossy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/cast_lossy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_lossy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/cast_lossy_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_lossy_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/coordinate_transformation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_transformation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/edwards_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edwards_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/edwards_add_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edwards_add_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/field_inv_gfp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module field_inv_gfp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/KOM_Bar_MM_fullpipe/fp_KOM_Bar_MM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_KOM_Bar_MM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/KOM_Bar_MM_fullpipe/fp_Shifer_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_Shifer_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/KOM_Bar_MM_fullpipe/fp_edward_NM_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_edward_NM_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/KOM_Bar_MM_fullpipe/fp_edward_NM_Mba.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_edward_NM_Mba
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/KOM_Bar_MM_fullpipe/fp_karasuba_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_karasuba_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/KOM_Bar_MM_fullpipe/fp_kom_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_kom_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/from32to256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module from32to256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/fromrxto256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fromrxto256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/montgomery_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/montgomery_add_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_add_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/montgomery_add_lookup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_add_lookup
INFO: [VRFC 10-2458] undeclared symbol pm_tready_o, assumed default net type wire [D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/montgomery_add_lookup.v:574]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sources_1/imports/sources_1/sync_fifo_ptr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo_ptr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bhp_with_lossy_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:180]
WARNING: [VRFC 10-3380] identifier 'frame_lvs_cnt' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:199]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:202]
WARNING: [VRFC 10-3380] identifier 'frame_lvs_cnt_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:203]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt___8_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:205]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt__16_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:206]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt__32_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:207]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt__64_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:208]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt_128_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:209]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt___8_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:465]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt__16_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:466]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt__32_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:467]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt__64_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:468]
WARNING: [VRFC 10-3380] identifier 'zzt_testcase_cnt_128_max' is used before its declaration [D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v:469]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/fpga/bhp20251117/bhp/bhp.sim/sim_1/behav/xsim'
"xelab -wto ced88f9bdb91472983caa644f883ca49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bhp_with_lossy_tb_behav xil_defaultlib.bhp_with_lossy_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ruanjian/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ced88f9bdb91472983caa644f883ca49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bhp_with_lossy_tb_behav xil_defaultlib.bhp_with_lossy_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bhp_field_add_sub_gfp(P_MOD=256'...
Compiling module xil_defaultlib.montgomery_add_core(P_MOD=256'b0...
Compiling module xil_defaultlib.montgomery_add(P_MOD=256'b010010...
Compiling module xil_defaultlib.montgomery_add_lookup(P_MOD=256'...
Compiling module xil_defaultlib.coordinate_transformation
Compiling module xil_defaultlib.edwards_add_core(P_MOD=256'b0100...
Compiling module xil_defaultlib.edwards_add(P_MOD=256'b010010101...
Compiling module xil_defaultlib.bhp_256
Compiling module xil_defaultlib.bhp_256_top
Compiling module xil_defaultlib.cast_lossy_core
Compiling module xil_defaultlib.cast_lossy
Compiling module xil_defaultlib.fp_edward_NM_Mba
Compiling module xil_defaultlib.fp_edward_NM_M
Compiling module xil_defaultlib.fp_Shifer_adder(WITDH_IN2=66,WIT...
Compiling module xil_defaultlib.fp_kom_pe(PE_WIDTH=64)
Compiling module xil_defaultlib.fp_Shifer_adder_default
Compiling module xil_defaultlib.fp_kom_pe(PE_WIDTH=65)
Compiling module xil_defaultlib.fp_Shifer_adder(WITDH_IN1=66)
Compiling module xil_defaultlib.fp_kom_pe(PE_WIDTH=66)
Compiling module xil_defaultlib.fp_Shifer_adder(WITDH_IN1=128,WI...
Compiling module xil_defaultlib.fp_Shifer_adder(WITDH_IN1=128,WI...
Compiling module xil_defaultlib.fp_Shifer_adder(WITDH_IN1=256,WI...
Compiling module xil_defaultlib.fp_karasuba_mul(MUL_WIDTH=256)
Compiling module xil_defaultlib.fp_KOM_Bar_MM
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.bhp_adder
Compiling module xil_defaultlib.field_inv_gfp(P_MOD=256'b0100101...
Compiling module xil_defaultlib.from32to256_default
Compiling module xil_defaultlib.fromrxto256
Compiling module xil_defaultlib.sync_fifo_ptr
Compiling module xil_defaultlib.bhp_with_lossy
Compiling module xil_defaultlib.bhp_with_lossy_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bhp_with_lossy_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 926.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/fpga/bhp20251117/bhp/bhp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bhp_with_lossy_tb_behav -key {Behavioral:sim_1:Functional:bhp_with_lossy_tb} -tclbatch {bhp_with_lossy_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bhp_with_lossy_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/bhp_with_lossy_tb/xmem" to the wave window because it has 175104 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/bhp_with_lossy_tb/ymem" to the wave window because it has 175104 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
--------------------------------------------------
xmem[0]   = 4405413365422220568237000915304400287543352561343753572223565637763382054477
xmem[1]   = 6841050157441205931338425772670186416893100371404196137869071597866951453931
xmem[682] = 2413490758094355562963477483797761988684020051603859628159714316734641851048
xmem[683] = 4137491393350453279930903109512915560743329119262204695701606587362079083236
--------------------------------------------------
ymem[0]   = 2204662042624091946242497476583881364078081899192253257555670568450074315326
ymem[1]   = 2488833392181327335603686618403172217940793313723281563986810694488817494221
ymem[682] = 881941891211874364329540434964732710127385696406863443970263072392812199239
ymem[683] = 6817241521354139194318936399891701764102461992575530180866140021632826787814
--------------------------------------------------
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 952.656 ; gain = 25.793
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bhp_with_lossy_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 952.656 ; gain = 25.793
run all
Starting bhp_with_lossy etc testbench...
PASS [Test 000]: QID Stable. (Ignored noise ff, kept 00)
Test case 000 :I8   : dui
Starting bhp_with_lossy all lvs testbench...
PASS [Test 001]: QID Stable. (Ignored noise fe, kept 01)
Test case 001 :I8   : dui
PASS [Test 002]: QID Stable. (Ignored noise fd, kept 02)
Test case 002 :I8   : dui
PASS [Test 003]: QID Stable. (Ignored noise fc, kept 03)
Test case 003 :I8   : dui
PASS [Test 004]: QID Stable. (Ignored noise fb, kept 04)
Test case 004 :I8   : dui
PASS [Test 005]: QID Stable. (Ignored noise fa, kept 05)
Test case 005 :I8   : dui
PASS: File A has two extra lines and all others match.
PASS [Test 006]: QID Stable. (Ignored noise f9, kept 06)
Test case 006 :U16  : dui
PASS: File A has two extra lines and all others match.
PASS [Test 007]: QID Stable. (Ignored noise f8, kept 07)
Test case 007 :U32  : dui
PASS: File A has two extra lines and all others match.
PASS [Test 008]: QID Stable. (Ignored noise f7, kept 08)
Test case 008 :I64  : dui
PASS: File A has two extra lines and all others match.
PASS [Test 009]: QID Stable. (Ignored noise f6, kept 09)
Test case 009 :U128 : dui
PASS: File A has two extra lines and all others match.
Starting bhp_with_lossy rust testbench...
PASS [Test 010]: QID Stable. (Ignored noise f5, kept 0a)
Test case 010 :I8   : dui
PASS [Test 011]: QID Stable. (Ignored noise f4, kept 0b)
Test case 011 :I8   : dui
PASS [Test 012]: QID Stable. (Ignored noise f3, kept 0c)
Test case 012 :I8   : dui
PASS [Test 013]: QID Stable. (Ignored noise f2, kept 0d)
Test case 013 :I8   : dui
PASS [Test 014]: QID Stable. (Ignored noise f1, kept 0e)
Test case 014 :I8   : dui
PASS [Test 015]: QID Stable. (Ignored noise f0, kept 0f)
Test case 015 :U16  : dui
PASS [Test 016]: QID Stable. (Ignored noise ef, kept 10)
Test case 016 :U32  : dui
PASS [Test 017]: QID Stable. (Ignored noise ee, kept 11)
Test case 017 :I64  : dui
PASS [Test 018]: QID Stable. (Ignored noise ed, kept 12)
Test case 018 :U128 : dui
Starting bhp_with_lossy res testbench...
PASS [Test 019]: QID Stable. (Ignored noise ec, kept 13)
Test case 019 :I8   : dui
PASS [Test 020]: QID Stable. (Ignored noise eb, kept 14)
Test case 020 :U8   : dui
PASS [Test 021]: QID Stable. (Ignored noise ea, kept 15)
Test case 021 :I16  : dui
PASS [Test 022]: QID Stable. (Ignored noise e9, kept 16)
Test case 022 :U16  : dui
PASS [Test 023]: QID Stable. (Ignored noise e8, kept 17)
Test case 023 :U32  : dui
PASS [Test 024]: QID Stable. (Ignored noise e7, kept 18)
Test case 024 :I32  : dui
PASS [Test 025]: QID Stable. (Ignored noise e6, kept 19)
Test case 025 :U32  : dui
PASS [Test 026]: QID Stable. (Ignored noise e5, kept 1a)
Test case 026 :I64  : dui
PASS [Test 027]: QID Stable. (Ignored noise e4, kept 1b)
Test case 027 :I128 : dui
PASS [Test 028]: QID Stable. (Ignored noise e3, kept 1c)
Test case 028 :U128 : dui
PASS [Test 029]: QID Stable. (Ignored noise e2, kept 1d)
Test case 029 :I128 : dui
PASS [Test 030]: QID Stable. (Ignored noise e1, kept 1e)
Test case 030 :I128 : dui
Starting bhp_with_lossy bhp res testbench...
PASS [Test 031]: QID Stable. (Ignored noise e0, kept 1f)
Test case 031 :U64  : dui
PASS [Test 032]: QID Stable. (Ignored noise df, kept 20)
Test case 032 :U64  : dui
PASS [Test 033]: QID Stable. (Ignored noise de, kept 21)
Test case 033 :U64  : dui
PASS [Test 034]: QID Stable. (Ignored noise dd, kept 22)
Test case 034 :U64  : dui
Starting bhp_with_lossy bhp lots res testbench...
PASS [Test 035]: QID Stable. (Ignored noise dc, kept 23)
Test case 035 :U64  : dui
Starting bhp_with_lossy bhp lots res testbench...
PASS [Test 036]: QID Stable. (Ignored noise db, kept 24)
Test case 036 :U8   : dui
Starting bhp_with_lossy bhp lots res testbench: index:0037,error:0000.
fifo: data_count_max:       4
IU8   :00029790
IU16  :00031246
IU32  :00035782
IU64  :00043166
IU128 :00060994
$finish called at time : 14336795 ns : File "D:/fpga/bhp20251117/bhp/bhp.srcs/sim_1/imports/sim_1/bhp_with_lossy_tb.v" Line 470
run: Time (s): cpu = 00:01:09 ; elapsed = 00:02:12 . Memory (MB): peak = 1174.102 ; gain = 217.020
