--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
audioOut<0> |         8.197(R)|      SLOW  |         3.672(R)|      FAST  |clk_32            |   0.000|
audioOut<1> |         7.538(R)|      SLOW  |         3.305(R)|      FAST  |clk_32            |   0.000|
audioOut<2> |         7.385(R)|      SLOW  |         3.167(R)|      FAST  |clk_32            |   0.000|
audioOut<3> |         6.829(R)|      SLOW  |         2.884(R)|      FAST  |clk_32            |   0.000|
audioOut<4> |         7.223(R)|      SLOW  |         3.086(R)|      FAST  |clk_32            |   0.000|
audioOut<5> |         6.705(R)|      SLOW  |         2.784(R)|      FAST  |clk_32            |   0.000|
audioOut<6> |         7.529(R)|      SLOW  |         3.282(R)|      FAST  |clk_32            |   0.000|
audioOut<7> |         7.232(R)|      SLOW  |         3.093(R)|      FAST  |clk_32            |   0.000|
audioOut<8> |         7.701(R)|      SLOW  |         3.346(R)|      FAST  |clk_32            |   0.000|
audioOut<9> |         7.837(R)|      SLOW  |         3.489(R)|      FAST  |clk_32            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.711|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 23 21:54:57 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



