
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: cells_cmos.v
Parsing formal SystemVerilog input from `cells_cmos.v' to AST representation.
Generating RTLIL representation for module `\NOT'.
Generating RTLIL representation for module `\NAND'.
Generating RTLIL representation for module `\NOR'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFSR'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: cells_cyclone_v.v
Parsing formal SystemVerilog input from `cells_cyclone_v.v' to AST representation.
Generating RTLIL representation for module `\dffeas'.
Generating RTLIL representation for module `\cyclonev_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:131 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclonev_clkena'.
Generating RTLIL representation for module `\cyclonev_io_ibuf'.
Generating RTLIL representation for module `\cyclonev_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:351 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10lp_io_ibuf'.
Generating RTLIL representation for module `\cyclone10lp_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_clkena'.
Generating RTLIL representation for module `\cyclone10gx_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:570 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10gx_io_ibuf'.
Generating RTLIL representation for module `\cyclone10gx_io_obuf'.
Generating RTLIL representation for module `\cyclone10gx_clkena'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: cells_verific.v
Parsing formal SystemVerilog input from `cells_verific.v' to AST representation.
Generating RTLIL representation for module `\VERIFIC_FADD'.
Generating RTLIL representation for module `\VERIFIC_DFFRS'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: cells_xilinx_7.v
Parsing formal SystemVerilog input from `cells_xilinx_7.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (cells_xilinx_7.v:18)
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\FD_1'.
Generating RTLIL representation for module `\FDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:148 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:163 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:179 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:195 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:212 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:230 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:248 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:264 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:288 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\FDE_1'.
Generating RTLIL representation for module `\FDE'.
Generating RTLIL representation for module `\FDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:401 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:416 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:432 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:448 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDR_1'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRS_1'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRS'.
Generating RTLIL representation for module `\FDR'.
Generating RTLIL representation for module `\FDS_1'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDS'.
Generating RTLIL representation for module `\FD'.
Generating RTLIL representation for module `\LD_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:664 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:677 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:692 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:707 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:722 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:739 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:756 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:773 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:790 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:805 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:818 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:831 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:846 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:861 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:876 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LD'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:891 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFCF'.
Generating RTLIL representation for module `\BUFE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCTRL'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:958 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFG_LB'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:998 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1001 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1004 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1009 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1042 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1045 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1048 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1053 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFGP'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFIODQS'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1146 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1150 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\BUF'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: cells_yosys.v
Parsing formal SystemVerilog input from `cells_yosys.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_identity.v
Parsing formal SystemVerilog input from `syn_identity.v' to AST representation.
Generating RTLIL representation for module `\top_1'.
Generating RTLIL representation for module `\module28_1'.
Generating RTLIL representation for module `\module8_1'.
Generating RTLIL representation for module `\module132_1'.
Generating RTLIL representation for module `\module105_1'.
Generating RTLIL representation for module `\module70_1'.
Generating RTLIL representation for module `\module46_1'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_vivado.v
Parsing formal SystemVerilog input from `syn_vivado.v' to AST representation.
Generating RTLIL representation for module `\module28_2'.
Generating RTLIL representation for module `\module70_2'.
Generating RTLIL representation for module `\top_2'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: top.v
Parsing formal SystemVerilog input from `top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

9. Executing PREP pass.

9.1. Executing HIERARCHY pass (managing design hierarchy).

9.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \OBUF
Used module:         \LUT6
Used module:         \LUT5
Used module:         \LUT4
Used module:         \CARRY4
Used module:         \LUT3
Used module:         \LUT1
Used module:         \LUT2
Used module:         \MUXF7
Used module:         \IBUF
Used module:         \FDRE
Used module:         \module28_2
Used module:             \module70_2
Used module:                 \VCC
Used module:                 \GND
Used module:         \BUFG
Used module:     \top_1
Used module:         \module28_1
Used module:             \module132_1
Used module:             \module105_1
Used module:             \module70_1
Used module:             \module46_1
Used module:         \module8_1

9.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1011
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'1011'.

9.1.4. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.5. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.6. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000001'.

9.1.7. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1010101010101010101010101010101010101010101010001010101010101010
Generating RTLIL representation for module `$paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6'.

9.1.8. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111111111111111111111110101010101000100000000000001000
Generating RTLIL representation for module `$paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6'.

9.1.9. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.10. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000001'.

9.1.11. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.12. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.13. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11001100101001010011001110100101
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11001100101001010011001110100101'.

9.1.14. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0110100110010110100101100110100110010110011010010110100110010110
Generating RTLIL representation for module `$paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6'.

9.1.15. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Generating RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.16. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Generating RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.17. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1101010101010101000000000000000011111111111111111111111111111111
Generating RTLIL representation for module `$paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6'.

9.1.18. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111101011111010111110101100110000001010000010100000101011001100
Generating RTLIL representation for module `$paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6'.

9.1.19. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11101110111000000000000011100000
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11101110111000000000000011100000'.

9.1.20. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111110000000000000000000000000000000011111111111111111
Generating RTLIL representation for module `$paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6'.

9.1.21. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Generating RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.22. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.23. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.24. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.25. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.26. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.27. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.28. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.29. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'10000111
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'10000111'.

9.1.30. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.31. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.32. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.33. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.34. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.35. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.36. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.37. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.38. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.39. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11110000000000001111001111110001
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11110000000000001111001111110001'.

9.1.40. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111111111111111111111111111111111111111011000000000000
Generating RTLIL representation for module `$paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6'.

9.1.41. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1010001000000000101000100010001010100010000000001010001000000000
Generating RTLIL representation for module `$paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6'.

9.1.42. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000000000000000000000000000000000000000000000000001
Generating RTLIL representation for module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.

9.1.43. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000001
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'00000001'.

9.1.44. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000000000000000000000000000000000000000000000000001
Found cached RTLIL representation for module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.

9.1.45. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111111111111111110
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.

9.1.46. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111000000000000000
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111000000000000000'.

9.1.47. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.48. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.49. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.50. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.51. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.52. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.53. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.54. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.55. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.56. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.57. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 131071
Found cached RTLIL representation for module `$paramod\LUT5\INIT=131071'.

9.1.58. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.59. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.60. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.61. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111100000000000000000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.

9.1.62. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000100010101110111111111111111100000000000000000000100010101110
Generating RTLIL representation for module `$paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6'.

9.1.63. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01011001
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'01011001'.

9.1.64. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0010
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'0010'.

9.1.65. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1001101010011010010110011001101001011001100110100101100101011001
Generating RTLIL representation for module `$paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6'.

9.1.66. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1000101011101111011101010001000001110101000100001000101011101111
Generating RTLIL representation for module `$paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6'.

9.1.67. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1011010001001011
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1011010001001011'.

9.1.68. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1001
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'1001'.

9.1.69. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01000000
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'01000000'.

9.1.70. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

9.1.71. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0010
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0010'.

9.1.72. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1101010101010101000000000000000011111111111111111111111111111111
Found cached RTLIL representation for module `$paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6'.

9.1.73. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.74. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0110100110010110
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0110100110010110'.

9.1.75. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1100001101010101110000111010101000111100010101010011110010101010
Generating RTLIL representation for module `$paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6'.

9.1.76. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 1617915744
Generating RTLIL representation for module `$paramod\LUT5\INIT=1617915744'.

9.1.77. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'10111000100010001000101110111011
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'10111000100010001000101110111011'.

9.1.78. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0110100110010110100101100110100100000000111111110000000011111111
Generating RTLIL representation for module `$paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6'.

9.1.79. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.80. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1001'.

9.1.81. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1001'.

9.1.82. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1001011001101001
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1001011001101001'.

9.1.83. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

9.1.84. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

9.1.85. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0001010101010101010101010101010111101010101010101010101010101010
Generating RTLIL representation for module `$paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6'.

9.1.86. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 1
Generating RTLIL representation for module `$paramod\LUT5\INIT=1'.

9.1.87. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000111100001111011001101001100111110000111100000110011010011001
Generating RTLIL representation for module `$paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6'.

9.1.88. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.89. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.90. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.91. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000100
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000100'.

9.1.92. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.93. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.94. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.95. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1101010101010101000000000000000011111111111111111111111111111111
Found cached RTLIL representation for module `$paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6'.

9.1.96. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000010001010001
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000010001010001'.

9.1.97. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.98. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.99. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1010101110101000
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1010101110101000'.

9.1.100. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.101. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.102. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.103. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.104. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.105. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

9.1.106. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.107. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00001110
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'00001110'.

9.1.108. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

9.1.109. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

9.1.110. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

9.1.111. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0101011101010100
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0101011101010100'.

9.1.112. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.113. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.114. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.115. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.116. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.117. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.118. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.119. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.120. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.121. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.122. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000010
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'00000010'.

9.1.123. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000001
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00000001'.

9.1.124. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000010
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00000010'.

9.1.125. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000001
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00000001'.

9.1.126. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000010
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00000010'.

9.1.127. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000001
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00000001'.

9.1.128. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000010
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00000010'.

9.1.129. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.130. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000001
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00000001'.

9.1.131. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.132. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.133. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.134. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.135. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.136. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.137. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.138. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.139. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.140. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000110
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000110'.

9.1.141. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00001110
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00001110'.

9.1.142. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000110'.

9.1.143. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000110'.

9.1.144. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000010
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00000010'.

9.1.145. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00010000
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'00010000'.

9.1.146. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00010000
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00010000'.

9.1.147. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00010000
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00010000'.

9.1.148. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1010101110101000101010001010101110101000101010111010101110101000
Generating RTLIL representation for module `$paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6'.

9.1.149. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'11100000
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'11100000'.

9.1.150. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.151. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.152. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.153. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.154. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.155. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.156. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.157. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.158. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.159. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.160. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.161. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11101110111000000000000011100000
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11101110111000000000000011100000'.

9.1.162. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'10001000100011111000100010000000
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'10001000100011111000100010000000'.

9.1.163. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01010111
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'01010111'.

9.1.164. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000100010000000
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1000100010000000'.

9.1.165. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \OBUF
Used module:         $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6
Used module:         $paramod\LUT5\INIT=131071
Used module:         $paramod\LUT5\INIT=32'11111111111111100000000000000000
Used module:         $paramod\LUT4\INIT=16'1111111111111110
Used module:         \CARRY4
Used module:         $paramod\LUT3\INIT=8'10000111
Used module:         $paramod\LUT1\INIT=2'01
Used module:         $paramod\LUT5\INIT=32'11110000000000001111001111110001
Used module:         $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6
Used module:         $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6
Used module:         $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6
Used module:         $paramod\LUT3\INIT=8'00000001
Used module:         $paramod\LUT5\INIT=32'11111111111111111111111111111110
Used module:         $paramod\LUT5\INIT=32'11111111111111111000000000000000
Used module:         $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6
Used module:         $paramod\LUT3\INIT=8'01011001
Used module:         $paramod\LUT2\INIT=4'0010
Used module:         $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6
Used module:         $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6
Used module:         $paramod\LUT4\INIT=16'1011010001001011
Used module:         $paramod\LUT2\INIT=4'1001
Used module:         $paramod\LUT3\INIT=8'01000000
Used module:         $paramod\LUT2\INIT=4'1000
Used module:         $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6
Used module:         $paramod\LUT4\INIT=16'0110100110010110
Used module:         $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6
Used module:         \MUXF7
Used module:         $paramod\LUT5\INIT=1617915744
Used module:         $paramod\LUT5\INIT=32'10111000100010001000101110111011
Used module:         $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6
Used module:         $paramod\LUT4\INIT=16'1001011001101001
Used module:         $paramod\LUT2\INIT=4'0110
Used module:         $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6
Used module:         $paramod\LUT5\INIT=1
Used module:         $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6
Used module:         \IBUF
Used module:         $paramod\FDRE\INIT=1'0
Used module:         $paramod\LUT2\INIT=4'0001
Used module:         $paramod\LUT4\INIT=16'0000000000000100
Used module:         $paramod\LUT4\INIT=16'0000010001010001
Used module:         $paramod\LUT4\INIT=16'1010101110101000
Used module:         $paramod\LUT2\INIT=4'1110
Used module:         $paramod\LUT3\INIT=8'00001110
Used module:         $paramod\LUT4\INIT=16'0101011101010100
Used module:         $paramod\LUT3\INIT=8'00000010
Used module:         $paramod\LUT4\INIT=16'0000000000000110
Used module:         $paramod\LUT3\INIT=8'00010000
Used module:         $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6
Used module:         $paramod\LUT3\INIT=8'11100000
Used module:         $paramod\LUT5\INIT=32'11101110111000000000000011100000
Used module:         $paramod\LUT5\INIT=32'10001000100011111000100010000000
Used module:         $paramod\LUT3\INIT=8'01010111
Used module:         $paramod\LUT4\INIT=16'1000100010000000
Used module:         \module28_2
Used module:             \module70_2
Used module:                 $paramod\LUT2\INIT=4'1011
Used module:                 $paramod\LUT4\INIT=16'0000000000000001
Used module:                 $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6
Used module:                 $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6
Used module:                 $paramod\LUT5\INIT=32'11001100101001010011001110100101
Used module:                 $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6
Used module:                 $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6
Used module:                 \VCC
Used module:                 \GND
Used module:         \BUFG
Used module:     \top_1
Used module:         \module28_1
Used module:             \module132_1
Used module:             \module105_1
Used module:             \module70_1
Used module:             \module46_1
Used module:         \module8_1

9.1.166. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \OBUF
Used module:         $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6
Used module:         $paramod\LUT5\INIT=131071
Used module:         $paramod\LUT5\INIT=32'11111111111111100000000000000000
Used module:         $paramod\LUT4\INIT=16'1111111111111110
Used module:         \CARRY4
Used module:         $paramod\LUT3\INIT=8'10000111
Used module:         $paramod\LUT1\INIT=2'01
Used module:         $paramod\LUT5\INIT=32'11110000000000001111001111110001
Used module:         $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6
Used module:         $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6
Used module:         $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6
Used module:         $paramod\LUT3\INIT=8'00000001
Used module:         $paramod\LUT5\INIT=32'11111111111111111111111111111110
Used module:         $paramod\LUT5\INIT=32'11111111111111111000000000000000
Used module:         $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6
Used module:         $paramod\LUT3\INIT=8'01011001
Used module:         $paramod\LUT2\INIT=4'0010
Used module:         $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6
Used module:         $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6
Used module:         $paramod\LUT4\INIT=16'1011010001001011
Used module:         $paramod\LUT2\INIT=4'1001
Used module:         $paramod\LUT3\INIT=8'01000000
Used module:         $paramod\LUT2\INIT=4'1000
Used module:         $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6
Used module:         $paramod\LUT4\INIT=16'0110100110010110
Used module:         $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6
Used module:         \MUXF7
Used module:         $paramod\LUT5\INIT=1617915744
Used module:         $paramod\LUT5\INIT=32'10111000100010001000101110111011
Used module:         $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6
Used module:         $paramod\LUT4\INIT=16'1001011001101001
Used module:         $paramod\LUT2\INIT=4'0110
Used module:         $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6
Used module:         $paramod\LUT5\INIT=1
Used module:         $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6
Used module:         \IBUF
Used module:         $paramod\FDRE\INIT=1'0
Used module:         $paramod\LUT2\INIT=4'0001
Used module:         $paramod\LUT4\INIT=16'0000000000000100
Used module:         $paramod\LUT4\INIT=16'0000010001010001
Used module:         $paramod\LUT4\INIT=16'1010101110101000
Used module:         $paramod\LUT2\INIT=4'1110
Used module:         $paramod\LUT3\INIT=8'00001110
Used module:         $paramod\LUT4\INIT=16'0101011101010100
Used module:         $paramod\LUT3\INIT=8'00000010
Used module:         $paramod\LUT4\INIT=16'0000000000000110
Used module:         $paramod\LUT3\INIT=8'00010000
Used module:         $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6
Used module:         $paramod\LUT3\INIT=8'11100000
Used module:         $paramod\LUT5\INIT=32'11101110111000000000000011100000
Used module:         $paramod\LUT5\INIT=32'10001000100011111000100010000000
Used module:         $paramod\LUT3\INIT=8'01010111
Used module:         $paramod\LUT4\INIT=16'1000100010000000
Used module:         \module28_2
Used module:             \module70_2
Used module:                 $paramod\LUT2\INIT=4'1011
Used module:                 $paramod\LUT4\INIT=16'0000000000000001
Used module:                 $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6
Used module:                 $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6
Used module:                 $paramod\LUT5\INIT=32'11001100101001010011001110100101
Used module:                 $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6
Used module:                 $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6
Used module:                 \VCC
Used module:                 \GND
Used module:         \BUFG
Used module:     \top_1
Used module:         \module28_1
Used module:             \module132_1
Used module:             \module105_1
Used module:             \module70_1
Used module:             \module46_1
Used module:         \module8_1
Removing unused module `\$_DLATCH_P_'.
Removing unused module `\$_DLATCH_N_'.
Removing unused module `\BUF'.
Removing unused module `\BUFT'.
Removing unused module `\BUFMR'.
Removing unused module `\BUFMRCE'.
Removing unused module `\BUFIO'.
Removing unused module `\BUFIODQS'.
Removing unused module `\BUFIO2FB'.
Removing unused module `\BUFH'.
Removing unused module `\BUFHCE'.
Removing unused module `\BUFGP'.
Removing unused module `\BUFGMUX_VIRTEX4'.
Removing unused module `\BUFGMUX'.
Removing unused module `\BUFGMUX_CTRL'.
Removing unused module `\BUFGMUX_1'.
Removing unused module `\BUFG_LB'.
Removing unused module `\BUFGCTRL'.
Removing unused module `\BUFGCE'.
Removing unused module `\BUFGCE_1'.
Removing unused module `\BUFE'.
Removing unused module `\BUFCF'.
Removing unused module `\LD'.
Removing unused module `\LDP'.
Removing unused module `\LDPE'.
Removing unused module `\LDPE_1'.
Removing unused module `\LDP_1'.
Removing unused module `\LDE'.
Removing unused module `\LDE_1'.
Removing unused module `\LDC'.
Removing unused module `\LDCP'.
Removing unused module `\LDCPE'.
Removing unused module `\LDCPE_1'.
Removing unused module `\LDCP_1'.
Removing unused module `\LDCE'.
Removing unused module `\LDCE_1'.
Removing unused module `\LDC_1'.
Removing unused module `\LD_1'.
Removing unused module `\FD'.
Removing unused module `\FDS'.
Removing unused module `\FDSE'.
Removing unused module `\FDSE_1'.
Removing unused module `\FDS_1'.
Removing unused module `\FDR'.
Removing unused module `\FDRS'.
Removing unused module `\FDRSE'.
Removing unused module `\FDRSE_1'.
Removing unused module `\FDRS_1'.
Removing unused module `\FDRE'.
Removing unused module `\FDRE_1'.
Removing unused module `\FDR_1'.
Removing unused module `\FDP'.
Removing unused module `\FDPE'.
Removing unused module `\FDPE_1'.
Removing unused module `\FDP_1'.
Removing unused module `\FDE'.
Removing unused module `\FDE_1'.
Removing unused module `\FDDRRSE'.
Removing unused module `\FDDRCPE'.
Removing unused module `\FDC'.
Removing unused module `\FDCP'.
Removing unused module `\FDCPE'.
Removing unused module `\FDCPE_1'.
Removing unused module `\FDCP_1'.
Removing unused module `\FDCE'.
Removing unused module `\FDCE_1'.
Removing unused module `\FDC_1'.
Removing unused module `\FD_1'.
Removing unused module `\XORCY'.
Removing unused module `\MUXF8'.
Removing unused module `\MUXCY'.
Removing unused module `\LUT6'.
Removing unused module `\LUT5'.
Removing unused module `\LUT4'.
Removing unused module `\LUT3'.
Removing unused module `\LUT2'.
Removing unused module `\LUT1'.
Removing unused module `\INV'.
Removing unused module `\OBUFT'.
Removing unused module `\VERIFIC_DFFRS'.
Removing unused module `\VERIFIC_FADD'.
Removing unused module `\cyclone10gx_clkena'.
Removing unused module `\cyclone10gx_io_obuf'.
Removing unused module `\cyclone10gx_io_ibuf'.
Removing unused module `\cyclone10gx_lcell_comb'.
Removing unused module `\cyclone10lp_clkena'.
Removing unused module `\cyclone10lp_io_obuf'.
Removing unused module `\cyclone10lp_io_ibuf'.
Removing unused module `\cyclone10lp_lcell_comb'.
Removing unused module `\cyclonev_io_obuf'.
Removing unused module `\cyclonev_io_ibuf'.
Removing unused module `\cyclonev_clkena'.
Removing unused module `\cyclonev_lcell_comb'.
Removing unused module `\dffeas'.
Removing unused module `\DFFSR'.
Removing unused module `\DFF'.
Removing unused module `\NOR'.
Removing unused module `\NAND'.
Removing unused module `\NOT'.
Removed 99 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.
Mapping positional arguments of cell module28_1.modinst100 (module70_1).
Mapping positional arguments of cell module28_1.modinst68 (module46_1).
Mapping positional arguments of cell top_1.modinst176 (module28_1).
Mapping positional arguments of cell top_1.modinst27 (module8_1).
Warning: Resizing cell port top.top_2.y from 91 bits to 233 bits.
Warning: Resizing cell port top.top_1.y from 91 bits to 233 bits.
Warning: Resizing cell port top_2.y_OBUF[35]_inst_i_1.CO from 3 bits to 4 bits.
Warning: Resizing cell port module70_2.reg76_reg[0]_i_1.O from 2 bits to 4 bits.
Warning: Resizing cell port module70_2.reg76_reg[0]_i_1.CO from 1 bits to 4 bits.
Warning: Resizing cell port module28_1.modinst157.wire133 from 22 bits to 20 bits.
Warning: Resizing cell port module28_1.modinst157.y from 11 bits to 192 bits.
Warning: Resizing cell port module28_1.modinst157.wire136 from 9 bits to 7 bits.
Warning: Resizing cell port module28_1.modinst157.wire134 from 16 bits to 10 bits.
Warning: Resizing cell port module28_1.modinst127.wire106 from 22 bits to 15 bits.
Warning: Resizing cell port module28_1.modinst127.wire109 from 19 bits to 12 bits.
Warning: Resizing cell port module28_1.modinst127.y from 20 bits to 185 bits.
Warning: Resizing cell port module28_1.modinst127.wire108 from 13 bits to 5 bits.
Warning: Resizing cell port module28_1.modinst100.y from 4 bits to 205 bits.
Warning: Resizing cell port module28_1.modinst100.wire75 from 14 bits to 13 bits.
Warning: Resizing cell port module28_1.modinst100.wire73 from 22 bits to 14 bits.
Warning: Resizing cell port module28_1.modinst100.wire72 from 22 bits to 3 bits.
Warning: Resizing cell port module28_1.modinst100.wire71 from 19 bits to 9 bits.
Warning: Resizing cell port module28_1.modinst68.y from 13 bits to 196 bits.
Warning: Resizing cell port module28_1.modinst68.wire48 from 9 bits to 5 bits.
Warning: Resizing cell port module28_1.modinst68.wire47 from 19 bits to 5 bits.
Warning: Resizing cell port top_1.modinst176.y from 9 bits to 337 bits.
Warning: Resizing cell port top_1.modinst176.wire30 from 15 bits to 9 bits.
Warning: Resizing cell port top_1.modinst160.wire29 from 19 bits to 14 bits.
Warning: Resizing cell port top_1.modinst160.y from 15 bits to 337 bits.
Warning: Resizing cell port top_1.modinst160.wire30 from 16 bits to 9 bits.
Warning: Resizing cell port top_1.modinst27.y from 12 bits to 125 bits.
Warning: Resizing cell port top_1.modinst27.wire12 from 12 bits to 7 bits.
Warning: Resizing cell port top_1.modinst27.wire9 from 18 bits to 11 bits.

9.2. Executing PROC pass (convert processes to netlists).

9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\module28_1.$proc$syn_identity.v:170$777'.
Cleaned up 1 empty switch.

9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$cells_xilinx_7.v:493$1330 in module $paramod\FDRE\INIT=1'0.
Marked 2 switch rules as full_case in process $proc$syn_identity.v:570$1132 in module module70_1.
Marked 2 switch rules as full_case in process $proc$syn_identity.v:456$1042 in module module105_1.
Marked 1 switch rules as full_case in process $proc$syn_identity.v:360$931 in module module132_1.
Marked 1 switch rules as full_case in process $proc$syn_identity.v:170$777 in module module28_1.
Marked 2 switch rules as full_case in process $proc$syn_identity.v:63$716 in module top_1.
Removed a total of 0 dead cases.

9.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:491$1331'.
  Set init value: \q_out = 1'0
Found init rule in `\top.$proc$top.v:14$1320'.
  Set init value: $formal$top.v:14$1314_EN = 1'0
Found init rule in `\module46_1.$proc$syn_identity.v:662$1313'.
  Set init value: \reg56 = 15'000000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:539$1251'.
  Set init value: \reg76 = 8'00000000
Found init rule in `\module70_1.$proc$syn_identity.v:538$1250'.
  Set init value: \reg77 = 12'000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:537$1249'.
  Set init value: \reg78 = 11'00000000000
Found init rule in `\module70_1.$proc$syn_identity.v:536$1248'.
  Set init value: \reg79 = 16'0000000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:535$1247'.
  Set init value: \reg80 = 6'000000
Found init rule in `\module70_1.$proc$syn_identity.v:534$1246'.
  Set init value: \reg81 = 9'000000000
Found init rule in `\module70_1.$proc$syn_identity.v:533$1245'.
  Set init value: \reg82 = 3'000
Found init rule in `\module70_1.$proc$syn_identity.v:532$1244'.
  Set init value: \reg83 = 13'0000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:531$1243'.
  Set init value: \reg84 = 9'000000000
Found init rule in `\module70_1.$proc$syn_identity.v:530$1242'.
  Set init value: \reg85 = 15'000000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:524$1241'.
  Set init value: \reg91 = 14'00000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:523$1240'.
  Set init value: \reg92 = 11'00000000000
Found init rule in `\module70_1.$proc$syn_identity.v:518$1239'.
  Set init value: \reg97 = 11'00000000000
Found init rule in `\module70_1.$proc$syn_identity.v:517$1238'.
  Set init value: \reg98 = 5'00000
Found init rule in `\module105_1.$proc$syn_identity.v:428$1125'.
  Set init value: \reg114 = 20'00000000000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:427$1124'.
  Set init value: \reg115 = 20'00000000000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:426$1123'.
  Set init value: \reg116 = 14'00000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:425$1122'.
  Set init value: \reg117 = 7'0000000
Found init rule in `\module105_1.$proc$syn_identity.v:424$1121'.
  Set init value: \reg118 = 12'000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:423$1120'.
  Set init value: \reg119 = 21'000000000000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:422$1119'.
  Set init value: \reg120 = 12'000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:421$1118'.
  Set init value: \reg121 = 13'0000000000000
Found init rule in `\module132_1.$proc$syn_identity.v:329$1022'.
  Set init value: \reg140 = 13'0000000000000
Found init rule in `\module132_1.$proc$syn_identity.v:328$1021'.
  Set init value: \reg141 = 14'00000000000000
Found init rule in `\module132_1.$proc$syn_identity.v:327$1020'.
  Set init value: \reg142 = 3'000
Found init rule in `\module132_1.$proc$syn_identity.v:326$1019'.
  Set init value: \reg143 = 13'0000000000000
Found init rule in `\module132_1.$proc$syn_identity.v:325$1018'.
  Set init value: \reg144 = 21'000000000000000000000
Found init rule in `\module132_1.$proc$syn_identity.v:324$1017'.
  Set init value: \reg145 = 7'0000000
Found init rule in `\module132_1.$proc$syn_identity.v:323$1016'.
  Set init value: \reg146 = 3'000
Found init rule in `\module8_1.$proc$syn_identity.v:265$911'.
  Set init value: \reg17 = 12'000000000000
Found init rule in `\module8_1.$proc$syn_identity.v:264$910'.
  Set init value: \reg18 = 17'00000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:137$868'.
  Set init value: \reg45 = 20'00000000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:136$867'.
  Set init value: \reg44 = 16'0000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:135$866'.
  Set init value: \reg43 = 21'000000000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:134$865'.
  Set init value: \reg42 = 11'00000000000
Found init rule in `\module28_1.$proc$syn_identity.v:129$860'.
  Set init value: \reg37 = 17'00000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:128$859'.
  Set init value: \reg36 = 4'0000
Found init rule in `\module28_1.$proc$syn_identity.v:127$858'.
  Set init value: \reg35 = 22'0000000000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:126$857'.
  Set init value: \reg34 = 18'000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:23$768'.
  Set init value: \reg164 = 16'0000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:22$767'.
  Set init value: \reg165 = 9'000000000
Found init rule in `\top_1.$proc$syn_identity.v:21$766'.
  Set init value: \reg166 = 14'00000000000000
Found init rule in `\top_1.$proc$syn_identity.v:20$765'.
  Set init value: \reg167 = 5'00000
Found init rule in `\top_1.$proc$syn_identity.v:19$764'.
  Set init value: \reg168 = 18'000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:18$763'.
  Set init value: \reg169 = 4'0000

9.2.4. Executing PROC_ARST pass (detect async resets in processes).

9.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:491$1331'.
     1/1: $1\q_out[0:0]
Creating decoders for process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1330'.
     1/1: $0\q_out[0:0]
Creating decoders for process `\top.$proc$top.v:14$1320'.
     1/1: $0$formal$top.v:14$1314_EN[0:0]$1321
Creating decoders for process `\top.$proc$top.v:12$1315'.
     1/2: $0$formal$top.v:14$1314_EN[0:0]$1317
     2/2: $0$formal$top.v:14$1314_CHECK[0:0]$1316
Creating decoders for process `\module46_1.$proc$syn_identity.v:662$1313'.
     1/1: $1\reg56[14:0]
Creating decoders for process `\module46_1.$proc$syn_identity.v:693$1270'.
     1/1: $0\reg56[14:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:539$1251'.
     1/1: $1\reg76[7:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:538$1250'.
     1/1: $1\reg77[11:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:537$1249'.
     1/1: $1\reg78[10:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:536$1248'.
     1/1: $1\reg79[15:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:535$1247'.
     1/1: $1\reg80[5:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:534$1246'.
     1/1: $1\reg81[8:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:533$1245'.
     1/1: $1\reg82[2:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:532$1244'.
     1/1: $1\reg83[12:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:531$1243'.
     1/1: $1\reg84[8:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:530$1242'.
     1/1: $1\reg85[14:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:524$1241'.
     1/1: $1\reg91[13:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:523$1240'.
     1/1: $1\reg92[10:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:518$1239'.
     1/1: $1\reg97[10:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:517$1238'.
     1/1: $1\reg98[4:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:637$1231'.
     1/2: $0\reg98[4:0]
     2/2: $0\reg97[10:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:622$1212'.
     1/1: $0\reg92[10:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:618$1210'.
     1/1: $0\reg91[13:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:570$1132'.
     1/7: $0\reg81[8:0]
     2/7: $0\reg80[5:0]
     3/7: $0\reg79[15:0]
     4/7: $0\reg82[2:0]
     5/7: $0\reg83[12:0]
     6/7: $0\reg84[8:0]
     7/7: $0\reg85[14:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:564$1126'.
     1/3: $0\reg78[10:0]
     2/3: $0\reg77[11:0]
     3/3: $0\reg76[7:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:428$1125'.
     1/1: $1\reg114[19:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:427$1124'.
     1/1: $1\reg115[19:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:426$1123'.
     1/1: $1\reg116[13:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:425$1122'.
     1/1: $1\reg117[6:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:424$1121'.
     1/1: $1\reg118[11:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:423$1120'.
     1/1: $1\reg119[20:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:422$1119'.
     1/1: $1\reg120[11:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:421$1118'.
     1/1: $1\reg121[12:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:456$1042'.
     1/8: $0\reg114[19:0]
     2/8: $0\reg115[19:0]
     3/8: $0\reg116[13:0]
     4/8: $0\reg118[11:0]
     5/8: $0\reg119[20:0]
     6/8: $0\reg120[11:0]
     7/8: $0\reg117[6:0]
     8/8: $0\reg121[12:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:329$1022'.
     1/1: $1\reg140[12:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:328$1021'.
     1/1: $1\reg141[13:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:327$1020'.
     1/1: $1\reg142[2:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:326$1019'.
     1/1: $1\reg143[12:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:325$1018'.
     1/1: $1\reg144[20:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:324$1017'.
     1/1: $1\reg145[6:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:323$1016'.
     1/1: $1\reg146[2:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:360$931'.
     1/7: $0\reg146[2:0]
     2/7: $0\reg145[6:0]
     3/7: $0\reg144[20:0]
     4/7: $0\reg140[12:0]
     5/7: $0\reg141[13:0]
     6/7: $0\reg142[2:0]
     7/7: $0\reg143[12:0]
Creating decoders for process `\module8_1.$proc$syn_identity.v:265$911'.
     1/1: $1\reg17[11:0]
Creating decoders for process `\module8_1.$proc$syn_identity.v:264$910'.
     1/1: $1\reg18[16:0]
Creating decoders for process `\module8_1.$proc$syn_identity.v:288$882'.
     1/2: $0\reg18[16:0]
     2/2: $0\reg17[11:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:137$868'.
     1/1: $1\reg45[19:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:136$867'.
     1/1: $1\reg44[15:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:135$866'.
     1/1: $1\reg43[20:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:134$865'.
     1/1: $1\reg42[10:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:133$864'.
     1/1: $0\reg41[18:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:132$863'.
     1/1: $0\reg40[5:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:131$862'.
     1/1: $0\reg39[21:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:130$861'.
     1/1: $0\reg38[18:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:129$860'.
     1/1: $1\reg37[16:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:128$859'.
     1/1: $1\reg36[3:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:127$858'.
     1/1: $1\reg35[21:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:126$857'.
     1/1: $1\reg34[17:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:170$777'.
     1/8: $0\reg45[19:0]
     2/8: $0\reg44[15:0]
     3/8: $0\reg43[20:0]
     4/8: $0\reg42[10:0]
     5/8: $0\reg37[16:0]
     6/8: $0\reg36[3:0]
     7/8: $0\reg35[21:0]
     8/8: $0\reg34[17:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:23$768'.
     1/1: $1\reg164[15:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:22$767'.
     1/1: $1\reg165[8:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:21$766'.
     1/1: $1\reg166[13:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:20$765'.
     1/1: $1\reg167[4:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:19$764'.
     1/1: $1\reg168[17:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:18$763'.
     1/1: $1\reg169[3:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:63$716'.
     1/6: $0\reg164[15:0]
     2/6: $0\reg165[8:0]
     3/6: $0\reg166[13:0]
     4/6: $0\reg167[4:0]
     5/6: $0\reg168[17:0]
     6/6: $0\reg169[3:0]

9.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\module28_1.\reg41' from process `\module28_1.$proc$syn_identity.v:133$864'.
No latch inferred for signal `\module28_1.\reg40' from process `\module28_1.$proc$syn_identity.v:132$863'.
No latch inferred for signal `\module28_1.\reg39' from process `\module28_1.$proc$syn_identity.v:131$862'.
No latch inferred for signal `\module28_1.\reg38' from process `\module28_1.$proc$syn_identity.v:130$861'.

9.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\FDRE\INIT=1'0.\q_out' using process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1330'.
  created $dff cell `$procdff$1505' with positive edge clock.
Creating register for signal `\top.$formal$top.v:14$1314_CHECK' using process `\top.$proc$top.v:12$1315'.
  created $dff cell `$procdff$1506' with positive edge clock.
Creating register for signal `\top.$formal$top.v:14$1314_EN' using process `\top.$proc$top.v:12$1315'.
  created $dff cell `$procdff$1507' with positive edge clock.
Creating register for signal `\module46_1.\reg56' using process `\module46_1.$proc$syn_identity.v:693$1270'.
  created $dff cell `$procdff$1508' with positive edge clock.
Creating register for signal `\module70_1.\reg98' using process `\module70_1.$proc$syn_identity.v:637$1231'.
  created $dff cell `$procdff$1509' with positive edge clock.
Creating register for signal `\module70_1.\reg97' using process `\module70_1.$proc$syn_identity.v:637$1231'.
  created $dff cell `$procdff$1510' with positive edge clock.
Creating register for signal `\module70_1.\reg92' using process `\module70_1.$proc$syn_identity.v:622$1212'.
  created $dff cell `$procdff$1511' with positive edge clock.
Creating register for signal `\module70_1.\reg91' using process `\module70_1.$proc$syn_identity.v:618$1210'.
  created $dff cell `$procdff$1512' with positive edge clock.
Creating register for signal `\module70_1.\reg85' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$1513' with positive edge clock.
Creating register for signal `\module70_1.\reg84' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$1514' with positive edge clock.
Creating register for signal `\module70_1.\reg83' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$1515' with positive edge clock.
Creating register for signal `\module70_1.\reg82' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$1516' with positive edge clock.
Creating register for signal `\module70_1.\reg81' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$1517' with positive edge clock.
Creating register for signal `\module70_1.\reg80' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$1518' with positive edge clock.
Creating register for signal `\module70_1.\reg79' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$1519' with positive edge clock.
Creating register for signal `\module70_1.\reg78' using process `\module70_1.$proc$syn_identity.v:564$1126'.
  created $dff cell `$procdff$1520' with positive edge clock.
Creating register for signal `\module70_1.\reg77' using process `\module70_1.$proc$syn_identity.v:564$1126'.
  created $dff cell `$procdff$1521' with positive edge clock.
Creating register for signal `\module70_1.\reg76' using process `\module70_1.$proc$syn_identity.v:564$1126'.
  created $dff cell `$procdff$1522' with positive edge clock.
Creating register for signal `\module105_1.\reg121' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$1523' with positive edge clock.
Creating register for signal `\module105_1.\reg117' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$1524' with positive edge clock.
Creating register for signal `\module105_1.\reg120' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$1525' with positive edge clock.
Creating register for signal `\module105_1.\reg119' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$1526' with positive edge clock.
Creating register for signal `\module105_1.\reg118' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$1527' with positive edge clock.
Creating register for signal `\module105_1.\reg116' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$1528' with positive edge clock.
Creating register for signal `\module105_1.\reg115' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$1529' with positive edge clock.
Creating register for signal `\module105_1.\reg114' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$1530' with positive edge clock.
Creating register for signal `\module132_1.\reg146' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$1531' with positive edge clock.
Creating register for signal `\module132_1.\reg145' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$1532' with positive edge clock.
Creating register for signal `\module132_1.\reg144' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$1533' with positive edge clock.
Creating register for signal `\module132_1.\reg143' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$1534' with positive edge clock.
Creating register for signal `\module132_1.\reg142' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$1535' with positive edge clock.
Creating register for signal `\module132_1.\reg141' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$1536' with positive edge clock.
Creating register for signal `\module132_1.\reg140' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$1537' with positive edge clock.
Creating register for signal `\module8_1.\reg18' using process `\module8_1.$proc$syn_identity.v:288$882'.
  created $dff cell `$procdff$1538' with positive edge clock.
Creating register for signal `\module8_1.\reg17' using process `\module8_1.$proc$syn_identity.v:288$882'.
  created $dff cell `$procdff$1539' with positive edge clock.
Creating register for signal `\module28_1.\reg34' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `\module28_1.\reg35' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `\module28_1.\reg36' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\module28_1.\reg37' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\module28_1.\reg42' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\module28_1.\reg43' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\module28_1.\reg44' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\module28_1.\reg45' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\top_1.\reg169' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\top_1.\reg168' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\top_1.\reg167' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\top_1.\reg166' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\top_1.\reg165' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\top_1.\reg164' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$1553' with positive edge clock.

9.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:491$1331'.
Found and cleaned up 2 empty switches in `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1330'.
Removing empty process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1330'.
Removing empty process `top.$proc$top.v:14$1320'.
Removing empty process `top.$proc$top.v:12$1315'.
Removing empty process `module46_1.$proc$syn_identity.v:662$1313'.
Removing empty process `module46_1.$proc$syn_identity.v:693$1270'.
Removing empty process `module70_1.$proc$syn_identity.v:539$1251'.
Removing empty process `module70_1.$proc$syn_identity.v:538$1250'.
Removing empty process `module70_1.$proc$syn_identity.v:537$1249'.
Removing empty process `module70_1.$proc$syn_identity.v:536$1248'.
Removing empty process `module70_1.$proc$syn_identity.v:535$1247'.
Removing empty process `module70_1.$proc$syn_identity.v:534$1246'.
Removing empty process `module70_1.$proc$syn_identity.v:533$1245'.
Removing empty process `module70_1.$proc$syn_identity.v:532$1244'.
Removing empty process `module70_1.$proc$syn_identity.v:531$1243'.
Removing empty process `module70_1.$proc$syn_identity.v:530$1242'.
Removing empty process `module70_1.$proc$syn_identity.v:524$1241'.
Removing empty process `module70_1.$proc$syn_identity.v:523$1240'.
Removing empty process `module70_1.$proc$syn_identity.v:518$1239'.
Removing empty process `module70_1.$proc$syn_identity.v:517$1238'.
Removing empty process `module70_1.$proc$syn_identity.v:637$1231'.
Removing empty process `module70_1.$proc$syn_identity.v:622$1212'.
Removing empty process `module70_1.$proc$syn_identity.v:618$1210'.
Found and cleaned up 2 empty switches in `\module70_1.$proc$syn_identity.v:570$1132'.
Removing empty process `module70_1.$proc$syn_identity.v:570$1132'.
Removing empty process `module70_1.$proc$syn_identity.v:564$1126'.
Removing empty process `module105_1.$proc$syn_identity.v:428$1125'.
Removing empty process `module105_1.$proc$syn_identity.v:427$1124'.
Removing empty process `module105_1.$proc$syn_identity.v:426$1123'.
Removing empty process `module105_1.$proc$syn_identity.v:425$1122'.
Removing empty process `module105_1.$proc$syn_identity.v:424$1121'.
Removing empty process `module105_1.$proc$syn_identity.v:423$1120'.
Removing empty process `module105_1.$proc$syn_identity.v:422$1119'.
Removing empty process `module105_1.$proc$syn_identity.v:421$1118'.
Found and cleaned up 2 empty switches in `\module105_1.$proc$syn_identity.v:456$1042'.
Removing empty process `module105_1.$proc$syn_identity.v:456$1042'.
Removing empty process `module132_1.$proc$syn_identity.v:329$1022'.
Removing empty process `module132_1.$proc$syn_identity.v:328$1021'.
Removing empty process `module132_1.$proc$syn_identity.v:327$1020'.
Removing empty process `module132_1.$proc$syn_identity.v:326$1019'.
Removing empty process `module132_1.$proc$syn_identity.v:325$1018'.
Removing empty process `module132_1.$proc$syn_identity.v:324$1017'.
Removing empty process `module132_1.$proc$syn_identity.v:323$1016'.
Found and cleaned up 1 empty switch in `\module132_1.$proc$syn_identity.v:360$931'.
Removing empty process `module132_1.$proc$syn_identity.v:360$931'.
Removing empty process `module8_1.$proc$syn_identity.v:265$911'.
Removing empty process `module8_1.$proc$syn_identity.v:264$910'.
Removing empty process `module8_1.$proc$syn_identity.v:288$882'.
Removing empty process `module28_1.$proc$syn_identity.v:137$868'.
Removing empty process `module28_1.$proc$syn_identity.v:136$867'.
Removing empty process `module28_1.$proc$syn_identity.v:135$866'.
Removing empty process `module28_1.$proc$syn_identity.v:134$865'.
Removing empty process `module28_1.$proc$syn_identity.v:133$864'.
Removing empty process `module28_1.$proc$syn_identity.v:132$863'.
Removing empty process `module28_1.$proc$syn_identity.v:131$862'.
Removing empty process `module28_1.$proc$syn_identity.v:130$861'.
Removing empty process `module28_1.$proc$syn_identity.v:129$860'.
Removing empty process `module28_1.$proc$syn_identity.v:128$859'.
Removing empty process `module28_1.$proc$syn_identity.v:127$858'.
Removing empty process `module28_1.$proc$syn_identity.v:126$857'.
Found and cleaned up 1 empty switch in `\module28_1.$proc$syn_identity.v:170$777'.
Removing empty process `module28_1.$proc$syn_identity.v:170$777'.
Removing empty process `top_1.$proc$syn_identity.v:23$768'.
Removing empty process `top_1.$proc$syn_identity.v:22$767'.
Removing empty process `top_1.$proc$syn_identity.v:21$766'.
Removing empty process `top_1.$proc$syn_identity.v:20$765'.
Removing empty process `top_1.$proc$syn_identity.v:19$764'.
Removing empty process `top_1.$proc$syn_identity.v:18$763'.
Found and cleaned up 2 empty switches in `\top_1.$proc$syn_identity.v:63$716'.
Removing empty process `top_1.$proc$syn_identity.v:63$716'.
Cleaned up 10 empty switches.

9.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT3\INIT=8'01011001.
Optimizing module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6.
Optimizing module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6.
Optimizing module $paramod\LUT5\INIT=32'11110000000000001111001111110001.
Optimizing module $paramod\LUT3\INIT=8'10000111.
Optimizing module $paramod\LUT5\INIT=32'11111111111111100000000000000000.
Optimizing module $paramod\LUT5\INIT=131071.
Optimizing module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6.
Optimizing module $paramod\LUT5\INIT=32'11101110111000000000000011100000.
Optimizing module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6.
Optimizing module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6.
Optimizing module $paramod\LUT5\INIT=32'11001100101001010011001110100101.
Optimizing module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6.
Optimizing module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT2\INIT=4'1011.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module top.
Optimizing module top_2.
Optimizing module module70_2.
Optimizing module module28_2.
Optimizing module module46_1.
<suppressed ~16 debug messages>
Optimizing module module70_1.
<suppressed ~11 debug messages>
Optimizing module module105_1.
<suppressed ~13 debug messages>
Optimizing module module132_1.
<suppressed ~9 debug messages>
Optimizing module module8_1.
<suppressed ~3 debug messages>
Optimizing module module28_1.
<suppressed ~22 debug messages>
Optimizing module top_1.
<suppressed ~7 debug messages>
Optimizing module CARRY4.
Optimizing module $paramod\LUT4\INIT=16'1000100010000000.
Optimizing module VCC.
Optimizing module $paramod\LUT3\INIT=8'01010111.
Optimizing module MUXF7.
Optimizing module $paramod\LUT5\INIT=32'10001000100011111000100010000000.
Optimizing module $paramod\LUT3\INIT=8'11100000.
Optimizing module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6.
Optimizing module $paramod\LUT3\INIT=8'00010000.
Optimizing module $paramod\LUT4\INIT=16'0000000000000110.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT4\INIT=16'0101011101010100.
Optimizing module $paramod\LUT3\INIT=8'00001110.
Optimizing module GND.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module OBUF.
Optimizing module IBUF.
Optimizing module BUFG.
Optimizing module $paramod\LUT4\INIT=16'1010101110101000.
Optimizing module $paramod\LUT4\INIT=16'0000010001010001.
Optimizing module $paramod\LUT4\INIT=16'0000000000000100.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT4\INIT=16'1001011001101001.
Optimizing module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6.
Optimizing module $paramod\LUT5\INIT=32'10111000100010001000101110111011.
Optimizing module $paramod\LUT5\INIT=1617915744.
Optimizing module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT3\INIT=8'01000000.
Optimizing module $paramod\LUT2\INIT=4'1001.
Optimizing module $paramod\LUT4\INIT=16'1011010001001011.
Optimizing module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6.

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01011001..
Finding unused cells or wires in module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
Finding unused cells or wires in module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000111..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=131071..
Finding unused cells or wires in module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
Finding unused cells or wires in module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
Finding unused cells or wires in module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
Finding unused cells or wires in module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
Finding unused cells or wires in module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1011..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_2..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000100010000000..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01010111..
Finding unused cells or wires in module \MUXF7..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11100000..
Finding unused cells or wires in module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00010000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0101011101010100..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101110101000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000010001010001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000100..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001011001101001..
Finding unused cells or wires in module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
Finding unused cells or wires in module $paramod\LUT5\INIT=1617915744..
Finding unused cells or wires in module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1011010001001011..
Finding unused cells or wires in module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
Removed 35 unused cells and 407 unused wires.
<suppressed ~171 debug messages>

9.5. Executing CHECK pass (checking for obvious problems).
checking module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
checking module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
checking module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
checking module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
checking module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
checking module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
checking module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
checking module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
checking module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
checking module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
checking module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
checking module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
checking module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
checking module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
checking module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
checking module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
checking module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
checking module $paramod\FDRE\INIT=1'0..
checking module $paramod\LUT1\INIT=2'01..
checking module $paramod\LUT2\INIT=4'0001..
checking module $paramod\LUT2\INIT=4'0010..
checking module $paramod\LUT2\INIT=4'0110..
checking module $paramod\LUT2\INIT=4'1000..
checking module $paramod\LUT2\INIT=4'1001..
checking module $paramod\LUT2\INIT=4'1011..
checking module $paramod\LUT2\INIT=4'1110..
checking module $paramod\LUT3\INIT=8'00000001..
checking module $paramod\LUT3\INIT=8'00000010..
checking module $paramod\LUT3\INIT=8'00001110..
checking module $paramod\LUT3\INIT=8'00010000..
checking module $paramod\LUT3\INIT=8'01000000..
checking module $paramod\LUT3\INIT=8'01010111..
checking module $paramod\LUT3\INIT=8'01011001..
checking module $paramod\LUT3\INIT=8'10000111..
checking module $paramod\LUT3\INIT=8'11100000..
checking module $paramod\LUT4\INIT=16'0000000000000001..
checking module $paramod\LUT4\INIT=16'0000000000000100..
checking module $paramod\LUT4\INIT=16'0000000000000110..
checking module $paramod\LUT4\INIT=16'0000010001010001..
checking module $paramod\LUT4\INIT=16'0101011101010100..
checking module $paramod\LUT4\INIT=16'0110100110010110..
checking module $paramod\LUT4\INIT=16'1000100010000000..
checking module $paramod\LUT4\INIT=16'1001011001101001..
checking module $paramod\LUT4\INIT=16'1010101110101000..
checking module $paramod\LUT4\INIT=16'1011010001001011..
checking module $paramod\LUT4\INIT=16'1111111111111110..
checking module $paramod\LUT5\INIT=1..
checking module $paramod\LUT5\INIT=131071..
checking module $paramod\LUT5\INIT=1617915744..
checking module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
checking module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
checking module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
checking module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
checking module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
checking module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
checking module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
checking module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
checking module BUFG..
checking module CARRY4..
checking module GND..
checking module IBUF..
checking module MUXF7..
checking module OBUF..
checking module VCC..
checking module module105_1..
checking module module132_1..
checking module module28_1..
checking module module28_2..
checking module module46_1..
checking module module70_1..
checking module module70_2..
checking module module8_1..
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

9.6. Executing OPT pass (performing simple optimizations).

9.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6.
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6.
Optimizing module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6.
Optimizing module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6.
Optimizing module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6.
Optimizing module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6.
Optimizing module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6.
Optimizing module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6.
Optimizing module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6.
Optimizing module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6.
Optimizing module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6.
Optimizing module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6.
Optimizing module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6.
Optimizing module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6.
Optimizing module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6.
Optimizing module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT2\INIT=4'1001.
Optimizing module $paramod\LUT2\INIT=4'1011.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT3\INIT=8'00001110.
Optimizing module $paramod\LUT3\INIT=8'00010000.
Optimizing module $paramod\LUT3\INIT=8'01000000.
Optimizing module $paramod\LUT3\INIT=8'01010111.
Optimizing module $paramod\LUT3\INIT=8'01011001.
Optimizing module $paramod\LUT3\INIT=8'10000111.
Optimizing module $paramod\LUT3\INIT=8'11100000.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000000000100.
Optimizing module $paramod\LUT4\INIT=16'0000000000000110.
Optimizing module $paramod\LUT4\INIT=16'0000010001010001.
Optimizing module $paramod\LUT4\INIT=16'0101011101010100.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT4\INIT=16'1000100010000000.
Optimizing module $paramod\LUT4\INIT=16'1001011001101001.
Optimizing module $paramod\LUT4\INIT=16'1010101110101000.
Optimizing module $paramod\LUT4\INIT=16'1011010001001011.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=131071.
Optimizing module $paramod\LUT5\INIT=1617915744.
Optimizing module $paramod\LUT5\INIT=32'10001000100011111000100010000000.
Optimizing module $paramod\LUT5\INIT=32'10111000100010001000101110111011.
Optimizing module $paramod\LUT5\INIT=32'11001100101001010011001110100101.
Optimizing module $paramod\LUT5\INIT=32'11101110111000000000000011100000.
Optimizing module $paramod\LUT5\INIT=32'11110000000000001111001111110001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111100000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module MUXF7.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module105_1.
Optimizing module module132_1.
Optimizing module module28_1.
Optimizing module module28_2.
Optimizing module module46_1.
Optimizing module module70_1.
<suppressed ~1 debug messages>
Optimizing module module70_2.
Optimizing module module8_1.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6'.
Finding identical cells in module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.
Finding identical cells in module `$paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6'.
Finding identical cells in module `$paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6'.
Finding identical cells in module `$paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6'.
Finding identical cells in module `$paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6'.
Finding identical cells in module `$paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6'.
Finding identical cells in module `$paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6'.
Finding identical cells in module `$paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6'.
Finding identical cells in module `$paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6'.
Finding identical cells in module `$paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6'.
Finding identical cells in module `$paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6'.
Finding identical cells in module `$paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6'.
Finding identical cells in module `$paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6'.
Finding identical cells in module `$paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6'.
Finding identical cells in module `$paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6'.
Finding identical cells in module `$paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0110'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1000'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1011'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00010000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01010111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01011001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10000111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11100000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000010001010001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0101011101010100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110100110010110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1000100010000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1001011001101001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010101110101000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1011010001001011'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=131071'.
Finding identical cells in module `$paramod\LUT5\INIT=1617915744'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10001000100011111000100010000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10111000100010001000101110111011'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11001100101001010011001110100101'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11101110111000000000000011100000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11110000000000001111001111110001'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111000000000000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\MUXF7'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module105_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\module132_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\module28_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\module28_2'.
Finding identical cells in module `\module46_1'.
Finding identical cells in module `\module70_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\module70_2'.
Finding identical cells in module `\module8_1'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 9 cells.

9.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FDRE\INIT=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\LUT1\INIT=2'01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00000010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00001110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01010111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'11100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000010001010001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0101011101010100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0110100110010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1000100010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1001011001101001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1010101110101000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1011010001001011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=131071..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=1617915744..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \BUFG..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CARRY4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GND..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \IBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MUXF7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \OBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \VCC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module105_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module132_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$syn_identity.v:393$981.
Running muxtree optimizer on module \module28_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module28_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module46_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module70_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module70_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module8_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 1 multiplexer ports.
<suppressed ~94 debug messages>

9.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6.
  Optimizing cells in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
  Optimizing cells in module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6.
  Optimizing cells in module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6.
  Optimizing cells in module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6.
  Optimizing cells in module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6.
  Optimizing cells in module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6.
  Optimizing cells in module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6.
  Optimizing cells in module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6.
  Optimizing cells in module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6.
  Optimizing cells in module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6.
  Optimizing cells in module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6.
  Optimizing cells in module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6.
  Optimizing cells in module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6.
  Optimizing cells in module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6.
  Optimizing cells in module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6.
  Optimizing cells in module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6.
  Optimizing cells in module $paramod\FDRE\INIT=1'0.
  Optimizing cells in module $paramod\LUT1\INIT=2'01.
  Optimizing cells in module $paramod\LUT2\INIT=4'0001.
  Optimizing cells in module $paramod\LUT2\INIT=4'0010.
  Optimizing cells in module $paramod\LUT2\INIT=4'0110.
  Optimizing cells in module $paramod\LUT2\INIT=4'1000.
  Optimizing cells in module $paramod\LUT2\INIT=4'1001.
  Optimizing cells in module $paramod\LUT2\INIT=4'1011.
  Optimizing cells in module $paramod\LUT2\INIT=4'1110.
  Optimizing cells in module $paramod\LUT3\INIT=8'00000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'00000010.
  Optimizing cells in module $paramod\LUT3\INIT=8'00001110.
  Optimizing cells in module $paramod\LUT3\INIT=8'00010000.
  Optimizing cells in module $paramod\LUT3\INIT=8'01000000.
  Optimizing cells in module $paramod\LUT3\INIT=8'01010111.
  Optimizing cells in module $paramod\LUT3\INIT=8'01011001.
  Optimizing cells in module $paramod\LUT3\INIT=8'10000111.
  Optimizing cells in module $paramod\LUT3\INIT=8'11100000.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000100.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000010001010001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0101011101010100.
  Optimizing cells in module $paramod\LUT4\INIT=16'0110100110010110.
  Optimizing cells in module $paramod\LUT4\INIT=16'1000100010000000.
  Optimizing cells in module $paramod\LUT4\INIT=16'1001011001101001.
  Optimizing cells in module $paramod\LUT4\INIT=16'1010101110101000.
  Optimizing cells in module $paramod\LUT4\INIT=16'1011010001001011.
  Optimizing cells in module $paramod\LUT4\INIT=16'1111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=1.
  Optimizing cells in module $paramod\LUT5\INIT=131071.
  Optimizing cells in module $paramod\LUT5\INIT=1617915744.
  Optimizing cells in module $paramod\LUT5\INIT=32'10001000100011111000100010000000.
  Optimizing cells in module $paramod\LUT5\INIT=32'10111000100010001000101110111011.
  Optimizing cells in module $paramod\LUT5\INIT=32'11001100101001010011001110100101.
  Optimizing cells in module $paramod\LUT5\INIT=32'11101110111000000000000011100000.
  Optimizing cells in module $paramod\LUT5\INIT=32'11110000000000001111001111110001.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111100000000000000000.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111000000000000000.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
  Optimizing cells in module \BUFG.
  Optimizing cells in module \CARRY4.
  Optimizing cells in module \GND.
  Optimizing cells in module \IBUF.
  Optimizing cells in module \MUXF7.
  Optimizing cells in module \OBUF.
  Optimizing cells in module \VCC.
  Optimizing cells in module \module105_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:497$1110: { \wire107 [0] \wire107 [1] \wire107 [2] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:464$1062: { $ternary$syn_identity.v:464$1061_Y [0] $ternary$syn_identity.v:464$1061_Y [1] $ternary$syn_identity.v:464$1061_Y [2] $ternary$syn_identity.v:464$1061_Y [3] $ternary$syn_identity.v:464$1061_Y [4] $ternary$syn_identity.v:464$1061_Y [5] $ternary$syn_identity.v:464$1061_Y [6] $ternary$syn_identity.v:464$1061_Y [7] $ternary$syn_identity.v:464$1061_Y [8] $ternary$syn_identity.v:464$1061_Y [9] $ternary$syn_identity.v:464$1061_Y [10] $ternary$syn_identity.v:464$1061_Y [11] $ternary$syn_identity.v:464$1061_Y [12] $ternary$syn_identity.v:464$1061_Y [13] $ternary$syn_identity.v:464$1061_Y [14] $ternary$syn_identity.v:464$1061_Y [15] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:463$1056: { \wire110 [0] \wire110 [1] \wire110 [2] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:459$1044: { \wire107 [0] \wire107 [1] \wire107 [2] \wire107 [3] \wire107 [4] \wire107 [5] \wire107 [6] \wire107 [7] \wire107 [8] \wire107 [9] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:449$1023: { \wire106 [0] \wire106 [1] \wire106 [2] \wire106 [3] \wire106 [4] \wire106 [5] \wire106 [6] \wire106 [7] \wire106 [8] \wire106 [9] \wire106 [10] \wire106 [11] \wire106 [12] \wire106 [13] \wire106 [14] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:487$1092: { \wire107 [0] \wire107 [1] \wire107 [2] \wire107 [3] \wire107 [4] \wire107 [5] \wire107 [6] \wire107 [7] \wire107 [8] \wire107 [9] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:459$1043: { \wire106 [0] \wire106 [1] \wire106 [2] \wire106 [3] \wire106 [4] \wire106 [5] \wire106 [6] \wire106 [7] \wire106 [8] \wire106 [9] \wire106 [10] \wire106 [11] \wire106 [12] \wire106 [13] \wire106 [14] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:453$1031: { \wire108 [0] \wire108 [1] \wire108 [2] \wire108 [3] \wire108 [4] }
  Optimizing cells in module \module105_1.
  Optimizing cells in module \module132_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:400$997: { \reg143 [0] \reg143 [1] \reg143 [2] \reg143 [3] \reg143 [4] \reg143 [5] \reg143 [6] \reg143 [7] \reg143 [8] \reg143 [9] \reg143 [10] \reg143 [11] \reg143 [12] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:354$912: { \wire134 [0] \wire134 [1] \wire134 [2] \wire134 [3] \wire134 [4] \wire134 [5] \wire134 [6] \wire134 [7] \wire134 [8] \wire134 [9] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:385$976: { \reg141 [0] \reg141 [1] \reg141 [2] \reg141 [3] \reg141 [4] \reg141 [5] \reg141 [6] \reg141 [7] \reg141 [8] \reg141 [9] \reg141 [10] \reg141 [11] \reg141 [12] \reg141 [13] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:384$972: { \reg141 [0] \reg141 [1] \reg141 [2] \reg141 [3] \reg141 [4] \reg141 [5] \reg141 [6] \reg141 [7] \reg141 [8] \reg141 [9] \reg141 [10] \reg141 [11] \reg141 [12] \reg141 [13] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:366$940: { \reg140 [0] \reg140 [1] \reg140 [2] \reg140 [3] \reg140 [4] \reg140 [5] \reg140 [6] \reg140 [7] \reg140 [8] \reg140 [9] \reg140 [10] \reg140 [11] \reg140 [12] }
  Optimizing cells in module \module132_1.
  Optimizing cells in module \module28_1.
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:243$845: { \wire32 [0] \wire32 [1] \wire32 [2] \wire32 [3] \wire32 [4] \wire32 [5] \wire32 [6] \wire32 [7] \wire32 [8] \wire32 [9] \wire32 [10] \wire32 [11] \wire32 [12] \wire32 [13] \wire32 [14] \wire32 [15] \wire32 [16] \wire32 [17] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:243$843: { \reg37 [0] \reg37 [1] \reg37 [2] \reg37 [3] \reg37 [4] \reg37 [5] \reg37 [6] \reg37 [7] \reg37 [8] \reg37 [9] \reg37 [10] \reg37 [11] \reg37 [12] \reg37 [13] \reg37 [14] \reg37 [15] \reg37 [16] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:220$810: { \reg44 [0] \reg44 [1] \reg44 [2] \reg44 [3] \reg44 [4] \reg44 [5] \reg44 [6] \reg44 [7] \reg44 [8] \reg44 [9] \reg44 [10] \reg44 [11] \reg44 [12] \reg44 [13] \reg44 [14] \reg44 [15] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:169$770: { $not$syn_identity.v:169$769_Y [0] $not$syn_identity.v:169$769_Y [1] $not$syn_identity.v:169$769_Y [2] $not$syn_identity.v:169$769_Y [3] $not$syn_identity.v:169$769_Y [4] $not$syn_identity.v:169$769_Y [5] $not$syn_identity.v:169$769_Y [6] $not$syn_identity.v:169$769_Y [7] $not$syn_identity.v:169$769_Y [8] $not$syn_identity.v:169$769_Y [9] $not$syn_identity.v:169$769_Y [10] $not$syn_identity.v:169$769_Y [11] $not$syn_identity.v:169$769_Y [12] $not$syn_identity.v:169$769_Y [13] $not$syn_identity.v:169$769_Y [14] $not$syn_identity.v:169$769_Y [15] $not$syn_identity.v:169$769_Y [16] $not$syn_identity.v:169$769_Y [17] }
  Optimizing cells in module \module28_1.
  Optimizing cells in module \module28_2.
  Optimizing cells in module \module46_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:703$1280: { \wire58 [0] \wire58 [1] \wire58 [2] \wire58 [3] \wire58 [4] \wire58 [5] \wire58 [6] \wire58 [7] \wire58 [8] \wire58 [9] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:698$1276: { \reg56 [0] \reg56 [1] \reg56 [2] \reg56 [3] \reg56 [4] \reg56 [5] \reg56 [6] \reg56 [7] \reg56 [8] \reg56 [9] \reg56 [10] \reg56 [11] \reg56 [12] \reg56 [13] \reg56 [14] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:696$1274: { $eq$syn_identity.v:696$1272_Y [0] $eq$syn_identity.v:696$1272_Y [1] $eq$syn_identity.v:696$1272_Y [2] $eq$syn_identity.v:696$1272_Y [3] $eq$syn_identity.v:696$1272_Y [4] $eq$syn_identity.v:696$1272_Y [5] $eq$syn_identity.v:696$1272_Y [6] $eq$syn_identity.v:696$1272_Y [7] $eq$syn_identity.v:696$1272_Y [8] $eq$syn_identity.v:696$1272_Y [9] $eq$syn_identity.v:696$1272_Y [10] $eq$syn_identity.v:696$1272_Y [11] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:687$1255: { \wire50 [0] \wire50 [1] \wire50 [2] \wire50 [3] \wire50 [4] \wire50 [5] \wire50 [6] \wire50 [7] \wire50 [8] \wire50 [9] \wire50 [10] \wire50 [11] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:704$1289: { $ternary$syn_identity.v:704$1288_Y [0] $ternary$syn_identity.v:704$1288_Y [1] $ternary$syn_identity.v:704$1288_Y [2] $ternary$syn_identity.v:704$1288_Y [3] $ternary$syn_identity.v:704$1288_Y [4] $ternary$syn_identity.v:704$1288_Y [5] $ternary$syn_identity.v:704$1288_Y [6] $ternary$syn_identity.v:704$1288_Y [7] $ternary$syn_identity.v:704$1288_Y [8] $ternary$syn_identity.v:704$1288_Y [9] $ternary$syn_identity.v:704$1288_Y [10] $ternary$syn_identity.v:704$1288_Y [11] $ternary$syn_identity.v:704$1288_Y [12] $ternary$syn_identity.v:704$1288_Y [13] $ternary$syn_identity.v:704$1288_Y [14] }
  Optimizing cells in module \module46_1.
  Optimizing cells in module \module70_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:611$1200: { \reg83 [0] \reg83 [1] \reg83 [2] \reg83 [3] \reg83 [4] \reg83 [5] \reg83 [6] \reg83 [7] \reg83 [8] \reg83 [9] \reg83 [10] \reg83 [11] \reg83 [12] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:593$1175: { \reg78 [0] \reg78 [1] \reg78 [2] \reg78 [3] \reg78 [4] \reg78 [5] \reg78 [6] \reg78 [7] \reg78 [8] \reg78 [9] \reg78 [10] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:579$1154: { $shl$syn_identity.v:579$1153_Y [0] $shl$syn_identity.v:579$1153_Y [1] $shl$syn_identity.v:579$1153_Y [2] $shl$syn_identity.v:579$1153_Y [3] $shl$syn_identity.v:579$1153_Y [4] $shl$syn_identity.v:579$1153_Y [5] $shl$syn_identity.v:579$1153_Y [6] $shl$syn_identity.v:579$1153_Y [7] $shl$syn_identity.v:579$1153_Y [8] $shl$syn_identity.v:579$1153_Y [9] $shl$syn_identity.v:579$1153_Y [10] $shl$syn_identity.v:579$1153_Y [11] $shl$syn_identity.v:579$1153_Y [12] $shl$syn_identity.v:579$1153_Y [13] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:582$1170: { $ternary$syn_identity.v:582$1169_Y [0] $ternary$syn_identity.v:582$1169_Y [1] $ternary$syn_identity.v:582$1169_Y [2] $ternary$syn_identity.v:582$1169_Y [3] $ternary$syn_identity.v:582$1169_Y [4] $ternary$syn_identity.v:582$1169_Y [5] $ternary$syn_identity.v:582$1169_Y [6] $ternary$syn_identity.v:582$1169_Y [7] $ternary$syn_identity.v:582$1169_Y [8] $ternary$syn_identity.v:582$1169_Y [9] $ternary$syn_identity.v:582$1169_Y [10] $ternary$syn_identity.v:582$1169_Y [11] $ternary$syn_identity.v:582$1169_Y [12] }
  Optimizing cells in module \module70_1.
  Optimizing cells in module \module70_2.
  Optimizing cells in module \module8_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:303$908: { \wire11 [0] \wire11 [1] \wire11 [2] \wire11 [3] \wire11 [4] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:302$904: { \wire11 [7] \wire11 [8] \wire11 [9] \wire11 [10] \wire11 [11] \wire11 [12] \wire11 [13] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:300$902: { $ternary$syn_identity.v:300$901_Y [0] $ternary$syn_identity.v:300$901_Y [1] $ternary$syn_identity.v:300$901_Y [2] $ternary$syn_identity.v:300$901_Y [3] $ternary$syn_identity.v:300$901_Y [4] $ternary$syn_identity.v:300$901_Y [5] $ternary$syn_identity.v:300$901_Y [6] $ternary$syn_identity.v:300$901_Y [7] $ternary$syn_identity.v:300$901_Y [8] $ternary$syn_identity.v:300$901_Y [9] $ternary$syn_identity.v:300$901_Y [10] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:291$886: { \wire11 [0] \wire11 [1] \wire11 [2] \wire11 [3] }
  Optimizing cells in module \module8_1.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:81$732: { $ternary$syn_identity.v:81$731_Y [0] $ternary$syn_identity.v:81$731_Y [1] $ternary$syn_identity.v:81$731_Y [2] $ternary$syn_identity.v:81$731_Y [3] $ternary$syn_identity.v:81$731_Y [4] $ternary$syn_identity.v:81$731_Y [5] $ternary$syn_identity.v:81$731_Y [6] $ternary$syn_identity.v:81$731_Y [7] $ternary$syn_identity.v:81$731_Y [8] $ternary$syn_identity.v:81$731_Y [9] $ternary$syn_identity.v:81$731_Y [10] $ternary$syn_identity.v:81$731_Y [11] $ternary$syn_identity.v:81$731_Y [12] $ternary$syn_identity.v:81$731_Y [13] $ternary$syn_identity.v:81$731_Y [14] $ternary$syn_identity.v:81$731_Y [15] $ternary$syn_identity.v:81$731_Y [16] $ternary$syn_identity.v:81$731_Y [17] $ternary$syn_identity.v:81$731_Y [18] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:55$703: { \wire4 [0] \wire4 [1] \wire4 [2] \wire4 [3] \wire4 [4] \wire4 [5] \wire4 [6] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:54$699: { \wire3 [0] \wire3 [1] \wire3 [2] \wire3 [3] \wire3 [4] \wire3 [5] \wire3 [6] \wire3 [7] \wire3 [8] \wire3 [9] \wire3 [10] \wire3 [11] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:78$724: { \wire159 [0] \wire159 [1] \wire159 [2] \wire159 [3] \wire159 [4] \wire159 [5] \wire159 [6] \wire159 [7] \wire159 [8] \wire159 [9] \wire159 [10] \wire159 [11] \wire159 [12] \wire159 [13] \wire159 [14] }
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 34 changes.

9.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6'.
Finding identical cells in module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.
Finding identical cells in module `$paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6'.
Finding identical cells in module `$paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6'.
Finding identical cells in module `$paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6'.
Finding identical cells in module `$paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6'.
Finding identical cells in module `$paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6'.
Finding identical cells in module `$paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6'.
Finding identical cells in module `$paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6'.
Finding identical cells in module `$paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6'.
Finding identical cells in module `$paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6'.
Finding identical cells in module `$paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6'.
Finding identical cells in module `$paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6'.
Finding identical cells in module `$paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6'.
Finding identical cells in module `$paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6'.
Finding identical cells in module `$paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6'.
Finding identical cells in module `$paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0110'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1000'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1011'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00010000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01010111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01011001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10000111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11100000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000010001010001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0101011101010100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110100110010110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1000100010000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1001011001101001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010101110101000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1011010001001011'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=131071'.
Finding identical cells in module `$paramod\LUT5\INIT=1617915744'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10001000100011111000100010000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10111000100010001000101110111011'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11001100101001010011001110100101'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11101110111000000000000011100000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11110000000000001111001111110001'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111000000000000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\MUXF7'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module105_1'.
Finding identical cells in module `\module132_1'.
Finding identical cells in module `\module28_1'.
Finding identical cells in module `\module28_2'.
Finding identical cells in module `\module46_1'.
Finding identical cells in module `\module70_1'.
Finding identical cells in module `\module70_2'.
Finding identical cells in module `\module8_1'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1542 ($dff) from module module28_1.
Removing $procdff$1543 ($dff) from module module28_1.
Removing $procdff$1544 ($dff) from module module28_1.
Promoting init spec \reg98 = 5'00000 to constant driver in module module70_1.
Promoting init spec \reg97 = 11'00000000000 to constant driver in module module70_1.
Promoted 2 init specs to constant drivers.
Replaced 3 DFF cells.

9.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
Finding unused cells or wires in module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
Finding unused cells or wires in module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
Finding unused cells or wires in module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
Finding unused cells or wires in module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
Finding unused cells or wires in module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
Finding unused cells or wires in module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
Finding unused cells or wires in module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
Finding unused cells or wires in module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
Finding unused cells or wires in module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
Finding unused cells or wires in module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
Finding unused cells or wires in module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
Finding unused cells or wires in module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
Finding unused cells or wires in module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
Finding unused cells or wires in module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1011..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00010000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01010111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01011001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11100000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000010001010001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0101011101010100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000100010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001011001101001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101110101000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1011010001001011..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=131071..
Finding unused cells or wires in module $paramod\LUT5\INIT=1617915744..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \MUXF7..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 1 unused cells and 12 unused wires.
<suppressed ~5 debug messages>

9.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6.
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6.
Optimizing module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6.
Optimizing module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6.
Optimizing module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6.
Optimizing module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6.
Optimizing module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6.
Optimizing module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6.
Optimizing module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6.
Optimizing module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6.
Optimizing module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6.
Optimizing module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6.
Optimizing module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6.
Optimizing module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6.
Optimizing module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6.
Optimizing module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT2\INIT=4'1001.
Optimizing module $paramod\LUT2\INIT=4'1011.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT3\INIT=8'00001110.
Optimizing module $paramod\LUT3\INIT=8'00010000.
Optimizing module $paramod\LUT3\INIT=8'01000000.
Optimizing module $paramod\LUT3\INIT=8'01010111.
Optimizing module $paramod\LUT3\INIT=8'01011001.
Optimizing module $paramod\LUT3\INIT=8'10000111.
Optimizing module $paramod\LUT3\INIT=8'11100000.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000000000100.
Optimizing module $paramod\LUT4\INIT=16'0000000000000110.
Optimizing module $paramod\LUT4\INIT=16'0000010001010001.
Optimizing module $paramod\LUT4\INIT=16'0101011101010100.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT4\INIT=16'1000100010000000.
Optimizing module $paramod\LUT4\INIT=16'1001011001101001.
Optimizing module $paramod\LUT4\INIT=16'1010101110101000.
Optimizing module $paramod\LUT4\INIT=16'1011010001001011.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=131071.
Optimizing module $paramod\LUT5\INIT=1617915744.
Optimizing module $paramod\LUT5\INIT=32'10001000100011111000100010000000.
Optimizing module $paramod\LUT5\INIT=32'10111000100010001000101110111011.
Optimizing module $paramod\LUT5\INIT=32'11001100101001010011001110100101.
Optimizing module $paramod\LUT5\INIT=32'11101110111000000000000011100000.
Optimizing module $paramod\LUT5\INIT=32'11110000000000001111001111110001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111100000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module MUXF7.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module105_1.
Optimizing module module132_1.
Optimizing module module28_1.
<suppressed ~12 debug messages>
Optimizing module module28_2.
Optimizing module module46_1.
Optimizing module module70_1.
Optimizing module module70_2.
Optimizing module module8_1.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.9. Rerunning OPT passes. (Maybe there is more to do..)

9.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FDRE\INIT=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\LUT1\INIT=2'01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00000010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00001110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01010111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'11100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000010001010001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0101011101010100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0110100110010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1000100010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1001011001101001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1010101110101000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1011010001001011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=131071..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=1617915744..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \BUFG..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CARRY4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GND..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \IBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MUXF7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \OBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \VCC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module105_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module132_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module28_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module28_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module46_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module70_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module70_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module8_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

9.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6.
  Optimizing cells in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
  Optimizing cells in module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6.
  Optimizing cells in module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6.
  Optimizing cells in module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6.
  Optimizing cells in module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6.
  Optimizing cells in module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6.
  Optimizing cells in module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6.
  Optimizing cells in module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6.
  Optimizing cells in module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6.
  Optimizing cells in module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6.
  Optimizing cells in module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6.
  Optimizing cells in module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6.
  Optimizing cells in module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6.
  Optimizing cells in module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6.
  Optimizing cells in module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6.
  Optimizing cells in module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6.
  Optimizing cells in module $paramod\FDRE\INIT=1'0.
  Optimizing cells in module $paramod\LUT1\INIT=2'01.
  Optimizing cells in module $paramod\LUT2\INIT=4'0001.
  Optimizing cells in module $paramod\LUT2\INIT=4'0010.
  Optimizing cells in module $paramod\LUT2\INIT=4'0110.
  Optimizing cells in module $paramod\LUT2\INIT=4'1000.
  Optimizing cells in module $paramod\LUT2\INIT=4'1001.
  Optimizing cells in module $paramod\LUT2\INIT=4'1011.
  Optimizing cells in module $paramod\LUT2\INIT=4'1110.
  Optimizing cells in module $paramod\LUT3\INIT=8'00000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'00000010.
  Optimizing cells in module $paramod\LUT3\INIT=8'00001110.
  Optimizing cells in module $paramod\LUT3\INIT=8'00010000.
  Optimizing cells in module $paramod\LUT3\INIT=8'01000000.
  Optimizing cells in module $paramod\LUT3\INIT=8'01010111.
  Optimizing cells in module $paramod\LUT3\INIT=8'01011001.
  Optimizing cells in module $paramod\LUT3\INIT=8'10000111.
  Optimizing cells in module $paramod\LUT3\INIT=8'11100000.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000100.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000010001010001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0101011101010100.
  Optimizing cells in module $paramod\LUT4\INIT=16'0110100110010110.
  Optimizing cells in module $paramod\LUT4\INIT=16'1000100010000000.
  Optimizing cells in module $paramod\LUT4\INIT=16'1001011001101001.
  Optimizing cells in module $paramod\LUT4\INIT=16'1010101110101000.
  Optimizing cells in module $paramod\LUT4\INIT=16'1011010001001011.
  Optimizing cells in module $paramod\LUT4\INIT=16'1111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=1.
  Optimizing cells in module $paramod\LUT5\INIT=131071.
  Optimizing cells in module $paramod\LUT5\INIT=1617915744.
  Optimizing cells in module $paramod\LUT5\INIT=32'10001000100011111000100010000000.
  Optimizing cells in module $paramod\LUT5\INIT=32'10111000100010001000101110111011.
  Optimizing cells in module $paramod\LUT5\INIT=32'11001100101001010011001110100101.
  Optimizing cells in module $paramod\LUT5\INIT=32'11101110111000000000000011100000.
  Optimizing cells in module $paramod\LUT5\INIT=32'11110000000000001111001111110001.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111100000000000000000.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111000000000000000.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
  Optimizing cells in module \BUFG.
  Optimizing cells in module \CARRY4.
  Optimizing cells in module \GND.
  Optimizing cells in module \IBUF.
  Optimizing cells in module \MUXF7.
  Optimizing cells in module \OBUF.
  Optimizing cells in module \VCC.
  Optimizing cells in module \module105_1.
  Optimizing cells in module \module132_1.
  Optimizing cells in module \module28_1.
  Optimizing cells in module \module28_2.
  Optimizing cells in module \module46_1.
  Optimizing cells in module \module70_1.
  Optimizing cells in module \module70_2.
  Optimizing cells in module \module8_1.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 0 changes.

9.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6'.
Finding identical cells in module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.
Finding identical cells in module `$paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6'.
Finding identical cells in module `$paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6'.
Finding identical cells in module `$paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6'.
Finding identical cells in module `$paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6'.
Finding identical cells in module `$paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6'.
Finding identical cells in module `$paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6'.
Finding identical cells in module `$paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6'.
Finding identical cells in module `$paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6'.
Finding identical cells in module `$paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6'.
Finding identical cells in module `$paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6'.
Finding identical cells in module `$paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6'.
Finding identical cells in module `$paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6'.
Finding identical cells in module `$paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6'.
Finding identical cells in module `$paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6'.
Finding identical cells in module `$paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0110'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1000'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1011'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00010000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01010111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01011001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10000111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11100000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000010001010001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0101011101010100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110100110010110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1000100010000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1001011001101001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010101110101000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1011010001001011'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=131071'.
Finding identical cells in module `$paramod\LUT5\INIT=1617915744'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10001000100011111000100010000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10111000100010001000101110111011'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11001100101001010011001110100101'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11101110111000000000000011100000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11110000000000001111001111110001'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111000000000000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\MUXF7'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module105_1'.
Finding identical cells in module `\module132_1'.
Finding identical cells in module `\module28_1'.
Finding identical cells in module `\module28_2'.
Finding identical cells in module `\module46_1'.
Finding identical cells in module `\module70_1'.
Finding identical cells in module `\module70_2'.
Finding identical cells in module `\module8_1'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.13. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1540 ($dff) from module module28_1.
Replaced 1 DFF cells.

9.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
Finding unused cells or wires in module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
Finding unused cells or wires in module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
Finding unused cells or wires in module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
Finding unused cells or wires in module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
Finding unused cells or wires in module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
Finding unused cells or wires in module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
Finding unused cells or wires in module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
Finding unused cells or wires in module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
Finding unused cells or wires in module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
Finding unused cells or wires in module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
Finding unused cells or wires in module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
Finding unused cells or wires in module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
Finding unused cells or wires in module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
Finding unused cells or wires in module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1011..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00010000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01010111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01011001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11100000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000010001010001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0101011101010100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000100010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001011001101001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101110101000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1011010001001011..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=131071..
Finding unused cells or wires in module $paramod\LUT5\INIT=1617915744..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \MUXF7..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 1 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

9.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6.
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6.
Optimizing module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6.
Optimizing module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6.
Optimizing module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6.
Optimizing module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6.
Optimizing module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6.
Optimizing module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6.
Optimizing module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6.
Optimizing module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6.
Optimizing module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6.
Optimizing module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6.
Optimizing module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6.
Optimizing module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6.
Optimizing module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6.
Optimizing module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT2\INIT=4'1001.
Optimizing module $paramod\LUT2\INIT=4'1011.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT3\INIT=8'00001110.
Optimizing module $paramod\LUT3\INIT=8'00010000.
Optimizing module $paramod\LUT3\INIT=8'01000000.
Optimizing module $paramod\LUT3\INIT=8'01010111.
Optimizing module $paramod\LUT3\INIT=8'01011001.
Optimizing module $paramod\LUT3\INIT=8'10000111.
Optimizing module $paramod\LUT3\INIT=8'11100000.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000000000100.
Optimizing module $paramod\LUT4\INIT=16'0000000000000110.
Optimizing module $paramod\LUT4\INIT=16'0000010001010001.
Optimizing module $paramod\LUT4\INIT=16'0101011101010100.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT4\INIT=16'1000100010000000.
Optimizing module $paramod\LUT4\INIT=16'1001011001101001.
Optimizing module $paramod\LUT4\INIT=16'1010101110101000.
Optimizing module $paramod\LUT4\INIT=16'1011010001001011.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=131071.
Optimizing module $paramod\LUT5\INIT=1617915744.
Optimizing module $paramod\LUT5\INIT=32'10001000100011111000100010000000.
Optimizing module $paramod\LUT5\INIT=32'10111000100010001000101110111011.
Optimizing module $paramod\LUT5\INIT=32'11001100101001010011001110100101.
Optimizing module $paramod\LUT5\INIT=32'11101110111000000000000011100000.
Optimizing module $paramod\LUT5\INIT=32'11110000000000001111001111110001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111100000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module MUXF7.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module105_1.
Optimizing module module132_1.
Optimizing module module28_1.
Optimizing module module28_2.
Optimizing module module46_1.
Optimizing module module70_1.
Optimizing module module70_2.
Optimizing module module8_1.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.16. Rerunning OPT passes. (Maybe there is more to do..)

9.6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FDRE\INIT=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\LUT1\INIT=2'01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00000010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00001110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01010111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01011001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'11100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000010001010001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0101011101010100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0110100110010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1000100010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1001011001101001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1010101110101000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1011010001001011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=131071..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=1617915744..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \BUFG..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CARRY4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GND..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \IBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MUXF7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \OBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \VCC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module105_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module132_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module28_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module28_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module46_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module70_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module70_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module8_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

9.6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6.
  Optimizing cells in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
  Optimizing cells in module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6.
  Optimizing cells in module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6.
  Optimizing cells in module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6.
  Optimizing cells in module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6.
  Optimizing cells in module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6.
  Optimizing cells in module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6.
  Optimizing cells in module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6.
  Optimizing cells in module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6.
  Optimizing cells in module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6.
  Optimizing cells in module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6.
  Optimizing cells in module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6.
  Optimizing cells in module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6.
  Optimizing cells in module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6.
  Optimizing cells in module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6.
  Optimizing cells in module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6.
  Optimizing cells in module $paramod\FDRE\INIT=1'0.
  Optimizing cells in module $paramod\LUT1\INIT=2'01.
  Optimizing cells in module $paramod\LUT2\INIT=4'0001.
  Optimizing cells in module $paramod\LUT2\INIT=4'0010.
  Optimizing cells in module $paramod\LUT2\INIT=4'0110.
  Optimizing cells in module $paramod\LUT2\INIT=4'1000.
  Optimizing cells in module $paramod\LUT2\INIT=4'1001.
  Optimizing cells in module $paramod\LUT2\INIT=4'1011.
  Optimizing cells in module $paramod\LUT2\INIT=4'1110.
  Optimizing cells in module $paramod\LUT3\INIT=8'00000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'00000010.
  Optimizing cells in module $paramod\LUT3\INIT=8'00001110.
  Optimizing cells in module $paramod\LUT3\INIT=8'00010000.
  Optimizing cells in module $paramod\LUT3\INIT=8'01000000.
  Optimizing cells in module $paramod\LUT3\INIT=8'01010111.
  Optimizing cells in module $paramod\LUT3\INIT=8'01011001.
  Optimizing cells in module $paramod\LUT3\INIT=8'10000111.
  Optimizing cells in module $paramod\LUT3\INIT=8'11100000.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000100.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000010001010001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0101011101010100.
  Optimizing cells in module $paramod\LUT4\INIT=16'0110100110010110.
  Optimizing cells in module $paramod\LUT4\INIT=16'1000100010000000.
  Optimizing cells in module $paramod\LUT4\INIT=16'1001011001101001.
  Optimizing cells in module $paramod\LUT4\INIT=16'1010101110101000.
  Optimizing cells in module $paramod\LUT4\INIT=16'1011010001001011.
  Optimizing cells in module $paramod\LUT4\INIT=16'1111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=1.
  Optimizing cells in module $paramod\LUT5\INIT=131071.
  Optimizing cells in module $paramod\LUT5\INIT=1617915744.
  Optimizing cells in module $paramod\LUT5\INIT=32'10001000100011111000100010000000.
  Optimizing cells in module $paramod\LUT5\INIT=32'10111000100010001000101110111011.
  Optimizing cells in module $paramod\LUT5\INIT=32'11001100101001010011001110100101.
  Optimizing cells in module $paramod\LUT5\INIT=32'11101110111000000000000011100000.
  Optimizing cells in module $paramod\LUT5\INIT=32'11110000000000001111001111110001.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111100000000000000000.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111000000000000000.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
  Optimizing cells in module \BUFG.
  Optimizing cells in module \CARRY4.
  Optimizing cells in module \GND.
  Optimizing cells in module \IBUF.
  Optimizing cells in module \MUXF7.
  Optimizing cells in module \OBUF.
  Optimizing cells in module \VCC.
  Optimizing cells in module \module105_1.
  Optimizing cells in module \module132_1.
  Optimizing cells in module \module28_1.
  Optimizing cells in module \module28_2.
  Optimizing cells in module \module46_1.
  Optimizing cells in module \module70_1.
  Optimizing cells in module \module70_2.
  Optimizing cells in module \module8_1.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 0 changes.

9.6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6'.
Finding identical cells in module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.
Finding identical cells in module `$paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6'.
Finding identical cells in module `$paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6'.
Finding identical cells in module `$paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6'.
Finding identical cells in module `$paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6'.
Finding identical cells in module `$paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6'.
Finding identical cells in module `$paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6'.
Finding identical cells in module `$paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6'.
Finding identical cells in module `$paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6'.
Finding identical cells in module `$paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6'.
Finding identical cells in module `$paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6'.
Finding identical cells in module `$paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6'.
Finding identical cells in module `$paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6'.
Finding identical cells in module `$paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6'.
Finding identical cells in module `$paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6'.
Finding identical cells in module `$paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0110'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1000'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1011'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00010000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01010111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01011001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10000111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11100000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000010001010001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0101011101010100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110100110010110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1000100010000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1001011001101001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010101110101000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1011010001001011'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=131071'.
Finding identical cells in module `$paramod\LUT5\INIT=1617915744'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10001000100011111000100010000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10111000100010001000101110111011'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11001100101001010011001110100101'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11101110111000000000000011100000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11110000000000001111001111110001'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111000000000000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\MUXF7'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module105_1'.
Finding identical cells in module `\module132_1'.
Finding identical cells in module `\module28_1'.
Finding identical cells in module `\module28_2'.
Finding identical cells in module `\module46_1'.
Finding identical cells in module `\module70_1'.
Finding identical cells in module `\module70_2'.
Finding identical cells in module `\module8_1'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.20. Executing OPT_RMDFF pass (remove dff with constant values).

9.6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
Finding unused cells or wires in module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
Finding unused cells or wires in module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
Finding unused cells or wires in module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
Finding unused cells or wires in module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
Finding unused cells or wires in module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
Finding unused cells or wires in module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
Finding unused cells or wires in module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
Finding unused cells or wires in module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
Finding unused cells or wires in module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
Finding unused cells or wires in module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
Finding unused cells or wires in module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
Finding unused cells or wires in module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
Finding unused cells or wires in module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
Finding unused cells or wires in module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1011..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00010000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01010111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01011001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11100000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000010001010001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0101011101010100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000100010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001011001101001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101110101000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1011010001001011..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=131071..
Finding unused cells or wires in module $paramod\LUT5\INIT=1617915744..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \MUXF7..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..

9.6.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6.
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6.
Optimizing module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6.
Optimizing module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6.
Optimizing module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6.
Optimizing module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6.
Optimizing module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6.
Optimizing module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6.
Optimizing module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6.
Optimizing module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6.
Optimizing module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6.
Optimizing module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6.
Optimizing module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6.
Optimizing module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6.
Optimizing module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6.
Optimizing module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT2\INIT=4'1001.
Optimizing module $paramod\LUT2\INIT=4'1011.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT3\INIT=8'00001110.
Optimizing module $paramod\LUT3\INIT=8'00010000.
Optimizing module $paramod\LUT3\INIT=8'01000000.
Optimizing module $paramod\LUT3\INIT=8'01010111.
Optimizing module $paramod\LUT3\INIT=8'01011001.
Optimizing module $paramod\LUT3\INIT=8'10000111.
Optimizing module $paramod\LUT3\INIT=8'11100000.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000000000100.
Optimizing module $paramod\LUT4\INIT=16'0000000000000110.
Optimizing module $paramod\LUT4\INIT=16'0000010001010001.
Optimizing module $paramod\LUT4\INIT=16'0101011101010100.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT4\INIT=16'1000100010000000.
Optimizing module $paramod\LUT4\INIT=16'1001011001101001.
Optimizing module $paramod\LUT4\INIT=16'1010101110101000.
Optimizing module $paramod\LUT4\INIT=16'1011010001001011.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=131071.
Optimizing module $paramod\LUT5\INIT=1617915744.
Optimizing module $paramod\LUT5\INIT=32'10001000100011111000100010000000.
Optimizing module $paramod\LUT5\INIT=32'10111000100010001000101110111011.
Optimizing module $paramod\LUT5\INIT=32'11001100101001010011001110100101.
Optimizing module $paramod\LUT5\INIT=32'11101110111000000000000011100000.
Optimizing module $paramod\LUT5\INIT=32'11110000000000001111001111110001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111100000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module MUXF7.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module105_1.
Optimizing module module132_1.
Optimizing module module28_1.
Optimizing module module28_2.
Optimizing module module46_1.
Optimizing module module70_1.
Optimizing module module70_2.
Optimizing module module8_1.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.23. Finished OPT passes. (There is nothing left to do.)

9.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 17 bits (of 20) from mux cell module105_1.$procmux$1425 ($mux).
Removed top 19 bits (of 20) from mux cell module105_1.$procmux$1422 ($mux).
Removed top 17 bits (of 20) from mux cell module105_1.$procmux$1428 ($mux).
Removed top 19 bits (of 20) from FF cell module105_1.$procdff$1530 ($dff).
Removed top 17 bits (of 20) from FF cell module105_1.$procdff$1529 ($dff).
Removed top 14 bits (of 15) from mux cell module105_1.$ternary$syn_identity.v:453$1034 ($mux).
Removed top 12 bits (of 15) from port A of cell module105_1.$sshl$syn_identity.v:453$1035 ($sshl).
Removed top 14 bits (of 15) from port A of cell module105_1.$ne$syn_identity.v:453$1036 ($ne).
Removed top 8 bits (of 9) from port A of cell module105_1.$xor$syn_identity.v:455$1040 ($xor).
Removed top 17 bits (of 18) from port B of cell module105_1.$and$syn_identity.v:460$1051 ($and).
Removed top 22 bits (of 30) from port Y of cell module105_1.$and$syn_identity.v:460$1051 ($and).
Removed top 22 bits (of 30) from port A of cell module105_1.$xor$syn_identity.v:461$1052 ($xor).
Removed top 17 bits (of 30) from port B of cell module105_1.$xor$syn_identity.v:461$1052 ($xor).
Removed top 17 bits (of 30) from port Y of cell module105_1.$xor$syn_identity.v:461$1052 ($xor).
Removed top 17 bits (of 30) from port B of cell module105_1.$add$syn_identity.v:461$1053 ($add).
Removed top 16 bits (of 30) from port Y of cell module105_1.$add$syn_identity.v:461$1053 ($add).
Removed top 16 bits (of 30) from mux cell module105_1.$ternary$syn_identity.v:461$1054 ($mux).
Removed top 17 bits (of 18) from mux cell module105_1.$ternary$syn_identity.v:463$1058 ($mux).
Removed top 5 bits (of 15) from mux cell module105_1.$ternary$syn_identity.v:469$1068 ($mux).
Removed top 2 bits (of 12) from port A of cell module105_1.$ne$syn_identity.v:466$1066 ($ne).
Removed top 5 bits (of 15) from mux cell module105_1.$ternary$syn_identity.v:469$1070 ($mux).
Removed top 5 bits (of 15) from port A of cell module105_1.$xnor$syn_identity.v:469$1071 ($xnor).
Removed top 13 bits (of 14) from port A of cell module105_1.$mul$syn_identity.v:480$1085 ($mul).
Removed top 7 bits (of 8) from port B of cell module105_1.$or$syn_identity.v:487$1094 ($or).
Removed top 2 bits (of 3) from port B of cell module105_1.$eq$syn_identity.v:482$1086 ($eq).
Removed top 14 bits (of 15) from port A of cell module105_1.$or$syn_identity.v:482$1089 ($or).
Removed top 12 bits (of 15) from port B of cell module105_1.$or$syn_identity.v:482$1089 ($or).
Removed top 12 bits (of 15) from port Y of cell module105_1.$or$syn_identity.v:482$1089 ($or).
Removed top 11 bits (of 12) from port A of cell module105_1.$shr$syn_identity.v:483$1091 ($shr).
Removed top 19 bits (of 20) from port A of cell module105_1.$le$syn_identity.v:495$1105 ($le).
Removed top 10 bits (of 20) from mux cell module105_1.$ternary$syn_identity.v:495$1104 ($mux).
Removed top 16 bits (of 17) from port B of cell module105_1.$xnor$syn_identity.v:495$1106 ($xnor).
Removed top 1 bits (of 2) from port B of cell module105_1.$le$syn_identity.v:496$1109 ($le).
Removed top 9 bits (of 21) from mux cell module105_1.$ternary$syn_identity.v:497$1113 ($mux).
Removed top 19 bits (of 20) from wire module105_1.$0\reg114[19:0].
Removed top 17 bits (of 20) from wire module105_1.$0\reg115[19:0].
Removed top 16 bits (of 30) from wire module105_1.$add$syn_identity.v:461$1053_Y.
Removed top 22 bits (of 30) from wire module105_1.$and$syn_identity.v:460$1051_Y.
Removed top 16 bits (of 17) from wire module105_1.$le$syn_identity.v:495$1105_Y.
Removed top 14 bits (of 15) from wire module105_1.$logic_not$syn_identity.v:453$1032_Y.
Removed top 14 bits (of 15) from wire module105_1.$logic_not$syn_identity.v:459$1045_Y.
Removed top 19 bits (of 20) from wire module105_1.$logic_not$syn_identity.v:464$1063_Y.
Removed top 14 bits (of 15) from wire module105_1.$logic_or$syn_identity.v:453$1030_Y.
Removed top 12 bits (of 15) from wire module105_1.$or$syn_identity.v:482$1089_Y.
Removed top 17 bits (of 20) from wire module105_1.$procmux$1425_Y.
Removed top 19 bits (of 20) from wire module105_1.$reduce_xnor$syn_identity.v:487$1095_Y.
Removed top 19 bits (of 20) from wire module105_1.$reduce_xnor$syn_identity.v:494$1101_Y.
Removed top 1 bits (of 2) from wire module105_1.$reduce_xor$syn_identity.v:496$1108_Y.
Removed top 13 bits (of 14) from wire module105_1.$shl$syn_identity.v:480$1084_Y.
Removed top 14 bits (of 15) from wire module105_1.$ternary$syn_identity.v:453$1034_Y.
Removed top 16 bits (of 30) from wire module105_1.$ternary$syn_identity.v:461$1054_Y.
Removed top 17 bits (of 18) from wire module105_1.$ternary$syn_identity.v:463$1058_Y.
Removed top 5 bits (of 15) from wire module105_1.$ternary$syn_identity.v:469$1068_Y.
Removed top 5 bits (of 15) from wire module105_1.$ternary$syn_identity.v:469$1070_Y.
Removed top 10 bits (of 20) from wire module105_1.$ternary$syn_identity.v:495$1104_Y.
Removed top 9 bits (of 21) from wire module105_1.$ternary$syn_identity.v:497$1113_Y.
Removed top 29 bits (of 30) from wire module105_1.$xor$syn_identity.v:461$1052_Y.
Removed top 12 bits (of 15) from wire module105_1.wire110.
Removed top 3 bits (of 4) from wire module105_1.wire112.
Removed top 17 bits (of 18) from wire module105_1.wire113.
Removed top 12 bits (of 13) from FF cell module132_1.$procdff$1537 ($dff).
Removed top 3 bits (of 7) from FF cell module132_1.$procdff$1532 ($dff).
Removed top 2 bits (of 3) from FF cell module132_1.$procdff$1531 ($dff).
Removed top 13 bits (of 22) from mux cell module132_1.$ternary$syn_identity.v:357$923 ($mux).
Removed top 12 bits (of 22) from port Y of cell module132_1.$neg$syn_identity.v:359$930 ($neg).
Removed top 12 bits (of 22) from port A of cell module132_1.$neg$syn_identity.v:359$930 ($neg).
Removed top 9 bits (of 10) from port B of cell module132_1.$eq$syn_identity.v:370$952 ($eq).
Removed top 6 bits (of 7) from port B of cell module132_1.$le$syn_identity.v:366$941 ($le).
Removed top 5 bits (of 15) from mux cell module132_1.$ternary$syn_identity.v:367$947 ($mux).
Removed top 2 bits (of 10) from port A of cell module132_1.$xnor$syn_identity.v:376$956 ($xnor).
Removed top 3 bits (of 10) from port B of cell module132_1.$le$syn_identity.v:376$959 ($le).
Removed top 12 bits (of 26) from port A of cell module132_1.$sub$syn_identity.v:381$971 ($sub).
Removed top 5 bits (of 26) from port Y of cell module132_1.$sub$syn_identity.v:381$971 ($sub).
Removed top 5 bits (of 26) from port B of cell module132_1.$sub$syn_identity.v:381$971 ($sub).
Removed top 11 bits (of 14) from port B of cell module132_1.$ne$syn_identity.v:384$974 ($ne).
Removed top 12 bits (of 13) from mux cell module132_1.$ternary$syn_identity.v:385$977 ($mux).
Removed top 12 bits (of 13) from port B of cell module132_1.$eq$syn_identity.v:385$978 ($eq).
Removed top 15 bits (of 23) from mux cell module132_1.$ternary$syn_identity.v:395$988 ($mux).
Removed top 15 bits (of 23) from port B of cell module132_1.$add$syn_identity.v:395$989 ($add).
Removed top 8 bits (of 21) from port B of cell module132_1.$ne$syn_identity.v:391$991 ($ne).
Removed top 27 bits (of 28) from port B of cell module132_1.$mul$syn_identity.v:396$993 ($mul).
Removed top 26 bits (of 28) from port Y of cell module132_1.$mul$syn_identity.v:396$993 ($mul).
Removed top 16 bits (of 28) from mux cell module132_1.$ternary$syn_identity.v:396$995 ($mux).
Removed top 12 bits (of 13) from port B of cell module132_1.$gt$syn_identity.v:403$1008 ($gt).
Removed top 4 bits (of 11) from port B of cell module132_1.$sshr$syn_identity.v:401$1000 ($sshr).
Removed top 12 bits (of 13) from port A of cell module132_1.$ne$syn_identity.v:401$1003 ($ne).
Removed top 12 bits (of 13) from port B of cell module132_1.$ne$syn_identity.v:401$1003 ($ne).
Removed top 9 bits (of 10) from mux cell module132_1.$ternary$syn_identity.v:401$1006 ($mux).
Removed top 15 bits (of 19) from port A of cell module132_1.$sshr$syn_identity.v:403$1009 ($sshr).
Removed top 13 bits (of 22) from mux cell module132_1.$ternary$syn_identity.v:357$921 ($mux).
Removed top 12 bits (of 22) from mux cell module132_1.$ternary$syn_identity.v:359$929 ($mux).
Removed top 15 bits (of 26) from mux cell module132_1.$ternary$syn_identity.v:381$970 ($mux).
Removed top 11 bits (of 23) from port Y of cell module132_1.$add$syn_identity.v:395$989 ($add).
Removed top 11 bits (of 23) from port A of cell module132_1.$add$syn_identity.v:395$989 ($add).
Removed cell module132_1.$ne$syn_identity.v:391$991 ($ne).
Removed top 13 bits (of 22) from mux cell module132_1.$ternary$syn_identity.v:357$920 ($mux).
Removed top 13 bits (of 22) from port Y of cell module132_1.$mul$syn_identity.v:357$918 ($mul).
Removed top 11 bits (of 23) from mux cell module132_1.$ternary$syn_identity.v:394$983 ($mux).
Removed top 10 bits (of 21) from port B of cell module132_1.$sub$syn_identity.v:381$971 ($sub).
Removed cell module132_1.$ternary$syn_identity.v:391$990 ($mux).
Removed top 12 bits (of 13) from wire module132_1.$0\reg140[12:0].
Removed top 1 bits (of 14) from wire module132_1.$0\reg141[13:0].
Removed top 4 bits (of 13) from wire module132_1.$0\reg143[12:0].
Removed top 2 bits (of 3) from wire module132_1.$0\reg146[2:0].
Removed top 11 bits (of 23) from wire module132_1.$add$syn_identity.v:395$989_Y.
Removed top 9 bits (of 10) from wire module132_1.$le$syn_identity.v:376$959_Y.
Removed top 9 bits (of 10) from wire module132_1.$logic_not$syn_identity.v:370$951_Y.
Removed top 22 bits (of 23) from wire module132_1.$logic_or$syn_identity.v:395$985_Y.
Removed top 13 bits (of 22) from wire module132_1.$mul$syn_identity.v:357$918_Y.
Removed top 6 bits (of 7) from wire module132_1.$reduce_and$syn_identity.v:366$940_Y.
Removed top 12 bits (of 13) from wire module132_1.$reduce_and$syn_identity.v:385$976_Y.
Removed top 9 bits (of 10) from wire module132_1.$reduce_xnor$syn_identity.v:367$943_Y.
Removed top 9 bits (of 10) from wire module132_1.$reduce_xnor$syn_identity.v:370$948_Y.
Removed top 13 bits (of 22) from wire module132_1.$ternary$syn_identity.v:357$920_Y.
Removed top 13 bits (of 22) from wire module132_1.$ternary$syn_identity.v:357$921_Y.
Removed top 12 bits (of 22) from wire module132_1.$ternary$syn_identity.v:359$929_Y.
Removed top 1 bits (of 20) from wire module132_1.$ternary$syn_identity.v:365$937_Y.
Removed top 5 bits (of 15) from wire module132_1.$ternary$syn_identity.v:367$947_Y.
Removed top 15 bits (of 26) from wire module132_1.$ternary$syn_identity.v:381$970_Y.
Removed top 11 bits (of 23) from wire module132_1.$ternary$syn_identity.v:394$983_Y.
Removed top 15 bits (of 23) from wire module132_1.$ternary$syn_identity.v:395$988_Y.
Removed top 4 bits (of 11) from wire module132_1.wire150.
Removed top 9 bits (of 10) from wire module132_1.wire152.
Removed top 19 bits (of 20) from FF cell module28_1.$procdff$1547 ($dff).
Removed top 15 bits (of 16) from FF cell module28_1.$procdff$1546 ($dff).
Removed top 13 bits (of 21) from FF cell module28_1.$procdff$1545 ($dff).
Removed top 10 bits (of 22) from mux cell module28_1.$ternary$syn_identity.v:188$792 ($mux).
Removed top 1 bits (of 13) from mux cell module28_1.$ternary$syn_identity.v:240$838 ($mux).
Removed top 2 bits (of 3) from mux cell module28_1.$ternary$syn_identity.v:238$836 ($mux).
Removed top 1 bits (of 13) from port A of cell module28_1.$ne$syn_identity.v:240$839 ($ne).
Removed top 12 bits (of 21) from mux cell module28_1.$ternary$syn_identity.v:243$850 ($mux).
Removed top 13 bits (of 21) from wire module28_1.$0\reg43[20:0].
Removed top 2 bits (of 3) from wire module28_1.$logic_not$syn_identity.v:238$834_Y.
Removed top 7 bits (of 8) from wire module28_1.$reduce_xnor$syn_identity.v:215$803_Y.
Removed top 10 bits (of 22) from wire module28_1.$ternary$syn_identity.v:188$792_Y.
Removed top 1 bits (of 13) from wire module28_1.$ternary$syn_identity.v:240$838_Y.
Removed top 13 bits (of 14) from wire module28_1.wire101.
Removed top 9 bits (of 10) from wire module28_1.wire103.
Removed top 5 bits (of 6) from wire module28_1.wire130.
Removed top 12 bits (of 21) from wire module28_1.wire131.
Removed top 21 bits (of 22) from wire module28_1.wire69.
Removed top 14 bits (of 15) from FF cell module46_1.$procdff$1508 ($dff).
Removed top 7 bits (of 8) from port A of cell module46_1.$xnor$syn_identity.v:687$1256 ($xnor).
Removed top 4 bits (of 13) from port A of cell module46_1.$sshl$syn_identity.v:687$1257 ($sshl).
Removed top 9 bits (of 10) from port A of cell module46_1.$le$syn_identity.v:692$1263 ($le).
Removed top 5 bits (of 10) from mux cell module46_1.$ternary$syn_identity.v:692$1269 ($mux).
Removed top 12 bits (of 13) from port B of cell module46_1.$eq$syn_identity.v:698$1277 ($eq).
Removed top 27 bits (of 29) from mux cell module46_1.$ternary$syn_identity.v:700$1279 ($mux).
Removed top 6 bits (of 7) from port A of cell module46_1.$shl$syn_identity.v:703$1283 ($shl).
Removed top 14 bits (of 15) from port B of cell module46_1.$shl$syn_identity.v:703$1283 ($shl).
Removed top 14 bits (of 15) from mux cell module46_1.$ternary$syn_identity.v:704$1288 ($mux).
Removed top 15 bits (of 16) from port B of cell module46_1.$add$syn_identity.v:704$1292 ($add).
Removed top 13 bits (of 16) from port Y of cell module46_1.$add$syn_identity.v:704$1292 ($add).
Removed cell module46_1.$ternary$syn_identity.v:707$1294 ($mux).
Removed top 7 bits (of 18) from port A of cell module46_1.$sub$syn_identity.v:707$1296 ($sub).
Removed top 17 bits (of 18) from port B of cell module46_1.$sub$syn_identity.v:707$1296 ($sub).
Removed top 12 bits (of 13) from port A of cell module46_1.$lt$syn_identity.v:707$1297 ($lt).
Removed top 17 bits (of 18) from mux cell module46_1.$ternary$syn_identity.v:708$1299 ($mux).
Removed top 17 bits (of 18) from port B of cell module46_1.$or$syn_identity.v:708$1300 ($or).
Removed top 14 bits (of 15) from wire module46_1.$0\reg56[14:0].
Removed top 11 bits (of 12) from wire module46_1.$eq$syn_identity.v:696$1272_Y.
Removed top 10 bits (of 11) from wire module46_1.$le$syn_identity.v:692$1263_Y.
Removed top 7 bits (of 8) from wire module46_1.$reduce_or$syn_identity.v:687$1255_Y.
Removed top 27 bits (of 29) from wire module46_1.$ternary$syn_identity.v:700$1279_Y.
Removed top 14 bits (of 15) from wire module46_1.$ternary$syn_identity.v:704$1288_Y.
Removed top 17 bits (of 18) from wire module46_1.$ternary$syn_identity.v:708$1299_Y.
Removed top 17 bits (of 19) from wire module46_1.wire51.
Removed top 2 bits (of 15) from wire module46_1.wire54.
Removed top 5 bits (of 10) from wire module46_1.wire55.
Removed top 18 bits (of 19) from wire module46_1.wire57.
Removed top 8 bits (of 10) from wire module46_1.wire58.
Removed top 11 bits (of 18) from wire module46_1.wire60.
Removed top 13 bits (of 16) from wire module46_1.wire61.
Removed top 12 bits (of 14) from wire module46_1.wire63.
Removed top 2 bits (of 4) from wire module46_1.wire64.
Removed top 7 bits (of 8) from FF cell module70_1.$procdff$1522 ($dff).
Removed top 11 bits (of 12) from FF cell module70_1.$procdff$1521 ($dff).
Removed top 10 bits (of 11) from FF cell module70_1.$procdff$1520 ($dff).
Removed top 15 bits (of 16) from FF cell module70_1.$procdff$1519 ($dff).
Removed top 13 bits (of 14) from FF cell module70_1.$procdff$1512 ($dff).
Removed top 5 bits (of 6) from port A of cell module70_1.$lt$syn_identity.v:572$1133 ($lt).
Removed top 7 bits (of 8) from port B of cell module70_1.$ge$syn_identity.v:576$1137 ($ge).
Removed top 5 bits (of 14) from port Y of cell module70_1.$xor$syn_identity.v:577$1143 ($xor).
Removed top 5 bits (of 14) from port B of cell module70_1.$le$syn_identity.v:577$1144 ($le).
Removed top 13 bits (of 14) from port A of cell module70_1.$and$syn_identity.v:577$1145 ($and).
Removed top 3 bits (of 6) from mux cell module70_1.$ternary$syn_identity.v:577$1149 ($mux).
Removed top 5 bits (of 19) from port A of cell module70_1.$gt$syn_identity.v:578$1151 ($gt).
Removed top 11 bits (of 12) from port A of cell module70_1.$or$syn_identity.v:581$1160 ($or).
Removed top 11 bits (of 12) from port A of cell module70_1.$add$syn_identity.v:580$1156 ($add).
Removed top 4 bits (of 12) from port Y of cell module70_1.$add$syn_identity.v:580$1156 ($add).
Removed top 16 bits (of 24) from port A of cell module70_1.$gt$syn_identity.v:581$1157 ($gt).
Removed top 10 bits (of 24) from port B of cell module70_1.$gt$syn_identity.v:581$1157 ($gt).
Removed top 4 bits (of 12) from mux cell module70_1.$ternary$syn_identity.v:581$1159 ($mux).
Removed top 8 bits (of 16) from port A of cell module70_1.$xnor$syn_identity.v:581$1162 ($xnor).
Removed top 15 bits (of 16) from port A of cell module70_1.$le$syn_identity.v:581$1163 ($le).
Removed top 3 bits (of 12) from mux cell module70_1.$ternary$syn_identity.v:581$1164 ($mux).
Removed top 7 bits (of 8) from port B of cell module70_1.$or$syn_identity.v:593$1177 ($or).
Removed top 20 bits (of 21) from mux cell module70_1.$ternary$syn_identity.v:594$1182 ($mux).
Removed top 20 bits (of 21) from port B of cell module70_1.$and$syn_identity.v:594$1183 ($and).
Removed top 18 bits (of 21) from port Y of cell module70_1.$and$syn_identity.v:594$1183 ($and).
Removed top 18 bits (of 21) from port A of cell module70_1.$and$syn_identity.v:594$1183 ($and).
Removed top 7 bits (of 8) from port B of cell module70_1.$lt$syn_identity.v:596$1190 ($lt).
Removed top 12 bits (of 13) from port A of cell module70_1.$neg$syn_identity.v:596$1191 ($neg).
Removed top 3 bits (of 4) from port A of cell module70_1.$xnor$syn_identity.v:611$1203 ($xnor).
Removed top 3 bits (of 4) from port B of cell module70_1.$xnor$syn_identity.v:611$1203 ($xnor).
Removed top 10 bits (of 11) from port B of cell module70_1.$mul$syn_identity.v:616$1204 ($mul).
Removed top 2 bits (of 11) from port Y of cell module70_1.$mul$syn_identity.v:616$1204 ($mul).
Removed top 14 bits (of 20) from mux cell module70_1.$ternary$syn_identity.v:616$1208 ($mux).
Removed top 10 bits (of 19) from port B of cell module70_1.$and$syn_identity.v:625$1216 ($and).
Removed top 8 bits (of 19) from port Y of cell module70_1.$and$syn_identity.v:625$1216 ($and).
Removed top 8 bits (of 19) from port A of cell module70_1.$and$syn_identity.v:625$1216 ($and).
Removed top 2 bits (of 8) from mux cell module70_1.$ternary$syn_identity.v:630$1219 ($mux).
Removed top 2 bits (of 8) from mux cell module70_1.$ternary$syn_identity.v:630$1220 ($mux).
Removed top 6 bits (of 8) from port Y of cell module70_1.$sshl$syn_identity.v:633$1230 ($sshl).
Removed top 4 bits (of 12) from port B of cell module70_1.$or$syn_identity.v:581$1160 ($or).
Removed top 4 bits (of 12) from port Y of cell module70_1.$or$syn_identity.v:581$1160 ($or).
Removed top 5 bits (of 8) from port Y of cell module70_1.$or$syn_identity.v:593$1177 ($or).
Removed top 5 bits (of 8) from port A of cell module70_1.$or$syn_identity.v:593$1177 ($or).
Removed top 3 bits (of 9) from port Y of cell module70_1.$mul$syn_identity.v:616$1204 ($mul).
Removed cell module70_1.$not$syn_identity.v:615$1205 ($not).
Removed top 7 bits (of 8) from wire module70_1.$0\reg76[7:0].
Removed top 3 bits (of 6) from wire module70_1.$0\reg80[5:0].
Removed top 13 bits (of 14) from wire module70_1.$0\reg91[13:0].
Removed top 4 bits (of 12) from wire module70_1.$add$syn_identity.v:580$1156_Y.
Removed top 18 bits (of 21) from wire module70_1.$and$syn_identity.v:594$1183_Y.
Removed top 13 bits (of 14) from wire module70_1.$le$syn_identity.v:577$1144_Y.
Removed top 11 bits (of 12) from wire module70_1.$logic_not$syn_identity.v:579$1155_Y.
Removed top 2 bits (of 3) from wire module70_1.$logic_not$syn_identity.v:584$1173_Y.
Removed top 7 bits (of 8) from wire module70_1.$logic_not$syn_identity.v:593$1176_Y.
Removed top 5 bits (of 6) from wire module70_1.$ne$syn_identity.v:577$1146_Y.
Removed top 4 bits (of 12) from wire module70_1.$or$syn_identity.v:581$1160_Y.
Removed top 5 bits (of 8) from wire module70_1.$or$syn_identity.v:593$1177_Y.
Removed top 20 bits (of 21) from wire module70_1.$reduce_or$syn_identity.v:594$1181_Y.
Removed top 20 bits (of 21) from wire module70_1.$reduce_xor$syn_identity.v:594$1179_Y.
Removed top 20 bits (of 21) from wire module70_1.$ternary$syn_identity.v:594$1182_Y.
Removed top 6 bits (of 14) from wire module70_1.$xor$syn_identity.v:577$1143_Y.
Removed top 18 bits (of 19) from wire module70_1.wire94.
Removed top 6 bits (of 9) from wire module70_1.wire96.
Removed top 3 bits (of 4) from wire module70_2.NLW_reg76_reg[0]_i_1_O_UNCONNECTED.
Removed top 4 bits (of 7) from port Y of cell module8_1.$not$syn_identity.v:285$881 ($not).
Removed top 4 bits (of 7) from port A of cell module8_1.$not$syn_identity.v:285$881 ($not).
Removed top 15 bits (of 16) from port B of cell module8_1.$eq$syn_identity.v:284$875 ($eq).
Removed top 15 bits (of 16) from port B of cell module8_1.$add$syn_identity.v:284$876 ($add).
Removed top 9 bits (of 16) from port Y of cell module8_1.$add$syn_identity.v:284$876 ($add).
Removed top 9 bits (of 16) from port A of cell module8_1.$add$syn_identity.v:284$876 ($add).
Removed top 4 bits (of 7) from port A of cell module8_1.$neg$syn_identity.v:285$878 ($neg).
Removed top 4 bits (of 7) from port Y of cell module8_1.$add$syn_identity.v:285$880 ($add).
Removed top 4 bits (of 7) from port A of cell module8_1.$add$syn_identity.v:285$880 ($add).
Removed top 4 bits (of 7) from port B of cell module8_1.$add$syn_identity.v:285$880 ($add).
Removed top 12 bits (of 17) from mux cell module8_1.$ternary$syn_identity.v:292$888 ($mux).
Removed top 6 bits (of 7) from port B of cell module8_1.$xnor$syn_identity.v:298$895 ($xnor).
Removed top 20 bits (of 21) from port B of cell module8_1.$or$syn_identity.v:302$906 ($or).
Removed top 18 bits (of 21) from port Y of cell module8_1.$or$syn_identity.v:302$906 ($or).
Removed top 14 bits (of 21) from port A of cell module8_1.$lt$syn_identity.v:302$907 ($lt).
Removed top 18 bits (of 21) from port B of cell module8_1.$lt$syn_identity.v:302$907 ($lt).
Removed top 4 bits (of 7) from port Y of cell module8_1.$neg$syn_identity.v:285$878 ($neg).
Removed top 4 bits (of 7) from port Y of cell module8_1.$mul$syn_identity.v:285$879 ($mul).
Removed top 12 bits (of 17) from wire module8_1.$0\reg18[16:0].
Removed top 4 bits (of 7) from wire module8_1.$add$syn_identity.v:285$880_Y.
Removed top 15 bits (of 16) from wire module8_1.$logic_not$syn_identity.v:284$874_Y.
Removed top 20 bits (of 21) from wire module8_1.$logic_not$syn_identity.v:302$905_Y.
Removed top 4 bits (of 7) from wire module8_1.$mul$syn_identity.v:285$879_Y.
Removed top 18 bits (of 21) from wire module8_1.$or$syn_identity.v:302$906_Y.
Removed top 2 bits (of 14) from wire module8_1.wire20.
Removed top 4 bits (of 5) from wire module8_1.wire21.
Removed top 21 bits (of 22) from wire module8_1.wire22.
Removed top 10 bits (of 11) from wire module8_1.wire23.
Removed top 1 bits (of 16) from mux cell top_1.$procmux$1480 ($mux).
Removed top 8 bits (of 9) from port A of cell top_1.$or$syn_identity.v:54$700 ($or).
Removed top 1 bits (of 9) from port Y of cell top_1.$or$syn_identity.v:54$700 ($or).
Removed top 1 bits (of 9) from port B of cell top_1.$xnor$syn_identity.v:54$701 ($xnor).
Removed top 19 bits (of 20) from port B of cell top_1.$mul$syn_identity.v:55$704 ($mul).
Removed top 19 bits (of 20) from port A of cell top_1.$neg$syn_identity.v:55$706 ($neg).
Removed top 4 bits (of 20) from port Y of cell top_1.$add$syn_identity.v:55$708 ($add).
Removed top 4 bits (of 20) from port A of cell top_1.$add$syn_identity.v:55$708 ($add).
Removed top 4 bits (of 20) from port B of cell top_1.$add$syn_identity.v:55$708 ($add).
Removed top 18 bits (of 19) from port A of cell top_1.$sshl$syn_identity.v:78$726 ($sshl).
Removed top 3 bits (of 8) from mux cell top_1.$ternary$syn_identity.v:81$729 ($mux).
Removed top 11 bits (of 19) from mux cell top_1.$ternary$syn_identity.v:81$731 ($mux).
Removed top 12 bits (of 17) from mux cell top_1.$ternary$syn_identity.v:82$737 ($mux).
Removed top 11 bits (of 16) from port Y of cell top_1.$shl$syn_identity.v:82$735 ($shl).
Removed top 21 bits (of 36) from port A of cell top_1.$lt$syn_identity.v:84$742 ($lt).
Removed top 35 bits (of 36) from port A of cell top_1.$and$syn_identity.v:84$741 ($and).
Removed top 31 bits (of 36) from port B of cell top_1.$and$syn_identity.v:84$741 ($and).
Removed top 31 bits (of 36) from port Y of cell top_1.$and$syn_identity.v:84$741 ($and).
Removed top 9 bits (of 17) from port A of cell top_1.$neg$syn_identity.v:92$745 ($neg).
Removed top 10 bits (of 18) from port Y of cell top_1.$xnor$syn_identity.v:90$751 ($xnor).
Removed top 6 bits (of 14) from port B of cell top_1.$xnor$syn_identity.v:93$752 ($xnor).
Removed top 7 bits (of 18) from port Y of cell top_1.$sshl$syn_identity.v:99$756 ($sshl).
Removed top 25 bits (of 26) from port A of cell top_1.$add$syn_identity.v:102$760 ($add).
Removed top 22 bits (of 26) from port B of cell top_1.$add$syn_identity.v:102$760 ($add).
Removed top 21 bits (of 26) from port Y of cell top_1.$add$syn_identity.v:102$760 ($add).
Removed top 4 bits (of 20) from port Y of cell top_1.$not$syn_identity.v:55$707 ($not).
Removed top 4 bits (of 20) from port A of cell top_1.$not$syn_identity.v:55$707 ($not).
Removed top 4 bits (of 20) from port Y of cell top_1.$mul$syn_identity.v:55$704 ($mul).
Removed top 4 bits (of 20) from port Y of cell top_1.$neg$syn_identity.v:55$706 ($neg).
Removed top 21 bits (of 26) from wire top_1.$add$syn_identity.v:102$760_Y.
Removed top 31 bits (of 36) from wire top_1.$and$syn_identity.v:84$741_Y.
Removed top 25 bits (of 26) from wire top_1.$lt$syn_identity.v:101$759_Y.
Removed top 4 bits (of 20) from wire top_1.$mul$syn_identity.v:55$704_Y.
Removed top 4 bits (of 20) from wire top_1.$not$syn_identity.v:55$707_Y.
Removed top 1 bits (of 9) from wire top_1.$or$syn_identity.v:54$700_Y.
Removed top 1 bits (of 16) from wire top_1.$procmux$1480_Y.
Removed top 8 bits (of 9) from wire top_1.$reduce_or$syn_identity.v:54$699_Y.
Removed top 19 bits (of 20) from wire top_1.$reduce_or$syn_identity.v:55$703_Y.
Removed top 10 bits (of 18) from wire top_1.$xnor$syn_identity.v:90$751_Y.
Removed top 18 bits (of 19) from wire top_1.wire5.

9.8. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

9.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
Finding unused cells or wires in module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
Finding unused cells or wires in module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
Finding unused cells or wires in module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
Finding unused cells or wires in module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
Finding unused cells or wires in module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
Finding unused cells or wires in module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
Finding unused cells or wires in module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
Finding unused cells or wires in module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
Finding unused cells or wires in module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
Finding unused cells or wires in module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
Finding unused cells or wires in module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
Finding unused cells or wires in module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
Finding unused cells or wires in module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
Finding unused cells or wires in module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1011..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00010000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01010111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01011001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11100000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000010001010001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0101011101010100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000100010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001011001101001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101110101000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1011010001001011..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=131071..
Finding unused cells or wires in module $paramod\LUT5\INIT=1617915744..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \MUXF7..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 2 unused cells and 132 unused wires.
<suppressed ~10 debug messages>

9.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.11. Executing OPT pass (performing simple optimizations).

9.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6.
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6.
Optimizing module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6.
Optimizing module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6.
Optimizing module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6.
Optimizing module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6.
Optimizing module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6.
Optimizing module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6.
Optimizing module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6.
Optimizing module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6.
Optimizing module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6.
Optimizing module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6.
Optimizing module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6.
Optimizing module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6.
Optimizing module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6.
Optimizing module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT2\INIT=4'1001.
Optimizing module $paramod\LUT2\INIT=4'1011.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT3\INIT=8'00001110.
Optimizing module $paramod\LUT3\INIT=8'00010000.
Optimizing module $paramod\LUT3\INIT=8'01000000.
Optimizing module $paramod\LUT3\INIT=8'01010111.
Optimizing module $paramod\LUT3\INIT=8'01011001.
Optimizing module $paramod\LUT3\INIT=8'10000111.
Optimizing module $paramod\LUT3\INIT=8'11100000.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000000000100.
Optimizing module $paramod\LUT4\INIT=16'0000000000000110.
Optimizing module $paramod\LUT4\INIT=16'0000010001010001.
Optimizing module $paramod\LUT4\INIT=16'0101011101010100.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT4\INIT=16'1000100010000000.
Optimizing module $paramod\LUT4\INIT=16'1001011001101001.
Optimizing module $paramod\LUT4\INIT=16'1010101110101000.
Optimizing module $paramod\LUT4\INIT=16'1011010001001011.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=131071.
Optimizing module $paramod\LUT5\INIT=1617915744.
Optimizing module $paramod\LUT5\INIT=32'10001000100011111000100010000000.
Optimizing module $paramod\LUT5\INIT=32'10111000100010001000101110111011.
Optimizing module $paramod\LUT5\INIT=32'11001100101001010011001110100101.
Optimizing module $paramod\LUT5\INIT=32'11101110111000000000000011100000.
Optimizing module $paramod\LUT5\INIT=32'11110000000000001111001111110001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111100000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111000000000000000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module MUXF7.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module105_1.
<suppressed ~8 debug messages>
Optimizing module module132_1.
<suppressed ~2 debug messages>
Optimizing module module28_1.
Optimizing module module28_2.
Optimizing module module46_1.
<suppressed ~4 debug messages>
Optimizing module module70_1.
<suppressed ~5 debug messages>
Optimizing module module70_2.
Optimizing module module8_1.
Optimizing module top.
Optimizing module top_1.
<suppressed ~3 debug messages>
Optimizing module top_2.

9.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6'.
Finding identical cells in module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.
Finding identical cells in module `$paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6'.
Finding identical cells in module `$paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6'.
Finding identical cells in module `$paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6'.
Finding identical cells in module `$paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6'.
Finding identical cells in module `$paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6'.
Finding identical cells in module `$paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6'.
Finding identical cells in module `$paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6'.
Finding identical cells in module `$paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6'.
Finding identical cells in module `$paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6'.
Finding identical cells in module `$paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6'.
Finding identical cells in module `$paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6'.
Finding identical cells in module `$paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6'.
Finding identical cells in module `$paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6'.
Finding identical cells in module `$paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6'.
Finding identical cells in module `$paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0110'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1000'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1011'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00010000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01010111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01011001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10000111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11100000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000010001010001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0101011101010100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110100110010110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1000100010000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1001011001101001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010101110101000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1011010001001011'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=131071'.
Finding identical cells in module `$paramod\LUT5\INIT=1617915744'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10001000100011111000100010000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10111000100010001000101110111011'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11001100101001010011001110100101'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11101110111000000000000011100000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11110000000000001111001111110001'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111100000000000000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111000000000000000'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\MUXF7'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module105_1'.
Finding identical cells in module `\module132_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\module28_1'.
Finding identical cells in module `\module28_2'.
Finding identical cells in module `\module46_1'.
Finding identical cells in module `\module70_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\module70_2'.
Finding identical cells in module `\module8_1'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 2 cells.

9.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
Finding unused cells or wires in module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
Finding unused cells or wires in module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
Finding unused cells or wires in module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
Finding unused cells or wires in module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
Finding unused cells or wires in module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
Finding unused cells or wires in module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
Finding unused cells or wires in module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
Finding unused cells or wires in module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
Finding unused cells or wires in module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
Finding unused cells or wires in module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
Finding unused cells or wires in module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
Finding unused cells or wires in module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
Finding unused cells or wires in module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
Finding unused cells or wires in module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1011..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00010000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01010111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01011001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11100000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000010001010001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0101011101010100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000100010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001011001101001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101110101000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1011010001001011..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=131071..
Finding unused cells or wires in module $paramod\LUT5\INIT=1617915744..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \MUXF7..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 11 unused cells and 34 unused wires.
<suppressed ~16 debug messages>

9.11.5. Finished fast OPT passes.

9.12. Printing statistics.

=== $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\FDRE\INIT=1'0 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            2

=== $paramod\LUT1\INIT=2'01 ===

   Number of wires:                  4
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'0001 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'0010 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'0110 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'1000 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'1001 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'1011 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'1110 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'00000001 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'00000010 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'00001110 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'00010000 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'01000000 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'01010111 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'01011001 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'10000111 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'11100000 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000000000000001 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000000000000100 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000000000000110 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000010001010001 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0101011101010100 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0110100110010110 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1000100010000000 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1001011001101001 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1010101110101000 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1011010001001011 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1111111111111110 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=1 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=131071 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=1617915744 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'10001000100011111000100010000000 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'10111000100010001000101110111011 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11001100101001010011001110100101 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11101110111000000000000011100000 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11110000000000001111001111110001 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11111111111111100000000000000000 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11111111111111111000000000000000 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11111111111111111111111111111110 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== BUFG ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== CARRY4 ===

   Number of wires:                  7
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $mux                            4
     $or                             1
     $xor                            1

=== GND ===

   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== IBUF ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== MUXF7 ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== OBUF ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== VCC ===

   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== module105_1 ===

   Number of wires:                 82
   Number of wire bits:            987
   Number of public wires:          21
   Number of public wire bits:     394
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add                            1
     $and                            1
     $dff                            8
     $le                             2
     $logic_not                      5
     $logic_or                       1
     $mux                           23
     $ne                             2
     $or                             1
     $reduce_and                     3
     $reduce_bool                    8
     $reduce_or                      5
     $reduce_xnor                    3
     $reduce_xor                     2
     $shl                            1
     $sshl                           1
     $sshr                           2
     $xnor                           2
     $xor                            2

=== module132_1 ===

   Number of wires:                 90
   Number of wire bits:           1066
   Number of public wires:          25
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     $add                            1
     $dff                            7
     $eq                             2
     $gt                             1
     $le                             2
     $logic_and                      3
     $logic_not                      4
     $logic_or                       1
     $mul                            2
     $mux                           21
     $ne                             2
     $neg                            1
     $not                            2
     $reduce_and                     1
     $reduce_bool                   11
     $reduce_or                      2
     $reduce_xnor                    4
     $reduce_xor                     1
     $sshl                           1
     $sshr                           2
     $sub                            1
     $xnor                           2
     $xor                            1

=== module28_1 ===

   Number of wires:                 64
   Number of wire bits:           1456
   Number of public wires:          31
   Number of public wire bits:     679
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $dff                            4
     $eq                             1
     $logic_not                      6
     $mul                            2
     $mux                           11
     $ne                             1
     $not                            1
     $reduce_and                     2
     $reduce_bool                    6
     $reduce_xnor                    3
     $sub                            1
     module105_1                     1
     module46_1                      1
     module70_1                      1

=== module28_2 ===

   Number of wires:                 18
   Number of wire bits:             61
   Number of public wires:          18
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     module70_2                      1

=== module46_1 ===

   Number of wires:                 40
   Number of wire bits:            493
   Number of public wires:          21
   Number of public wire bits:     351
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $add                            2
     $dff                            1
     $eq                             1
     $le                             1
     $logic_and                      1
     $logic_not                      2
     $lt                             1
     $mux                            6
     $or                             1
     $reduce_bool                    4
     $reduce_or                      2
     $shl                            1
     $sshl                           1
     $sshr                           1
     $sub                            1
     $xnor                           1

=== module70_1 ===

   Number of wires:                100
   Number of wire bits:            993
   Number of public wires:          30
   Number of public wire bits:     466
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $add                            1
     $and                            4
     $dff                           12
     $ge                             1
     $gt                             2
     $le                             2
     $logic_and                      1
     $logic_not                      5
     $lt                             2
     $mul                            2
     $mux                           22
     $ne                             3
     $neg                            1
     $not                            2
     $or                             2
     $reduce_and                     1
     $reduce_bool                    7
     $reduce_or                      2
     $reduce_xnor                    4
     $reduce_xor                     2
     $shl                            1
     $sshl                           2
     $sshr                           2
     $xnor                           3
     $xor                            1

=== module70_2 ===

   Number of wires:                 37
   Number of wire bits:             83
   Number of public wires:          35
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6      1
     $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6      1
     $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6      1
     $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6      1
     $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6      1
     $paramod\FDRE\INIT=1'0          1
     $paramod\LUT1\INIT=2'01         1
     $paramod\LUT2\INIT=4'1011       1
     $paramod\LUT4\INIT=16'0000000000000001      2
     $paramod\LUT4\INIT=16'1111111111111110      6
     $paramod\LUT5\INIT=32'11001100101001010011001110100101      1
     $paramod\LUT5\INIT=32'11101110111000000000000011100000      1
     CARRY4                          1
     GND                             1
     VCC                             1

=== module8_1 ===

   Number of wires:                 42
   Number of wire bits:            437
   Number of public wires:          18
   Number of public wire bits:     266
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                            2
     $dff                            2
     $eq                             1
     $logic_not                      4
     $lt                             2
     $mul                            1
     $mux                            4
     $neg                            1
     $not                            1
     $or                             2
     $reduce_and                     1
     $reduce_bool                    2
     $reduce_or                      3
     $shl                            2
     $shr                            1
     $sshl                           1
     $sub                            1
     $xnor                           2

=== top ===

   Number of wires:                 13
   Number of wire bits:            546
   Number of public wires:           8
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $assert                         1
     $dff                            2
     $eq                             1
     top_1                           1
     top_2                           1

=== top_1 ===

   Number of wires:                 78
   Number of wire bits:           1454
   Number of public wires:          26
   Number of public wire bits:     534
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                            3
     $and                            1
     $dff                            6
     $gt                             1
     $logic_not                      2
     $lt                             3
     $mul                            1
     $mux                           16
     $ne                             1
     $neg                            2
     $not                            4
     $or                             1
     $reduce_and                     1
     $reduce_bool                    6
     $reduce_or                      3
     $reduce_xor                     2
     $shl                            2
     $shr                            1
     $sshl                           2
     $xnor                           4
     module28_1                      1
     module8_1                       1

=== top_2 ===

   Number of wires:                114
   Number of wire bits:            719
   Number of public wires:         113
   Number of public wire bits:     718
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                447
     $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6      2
     $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6      1
     $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6      1
     $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6      1
     $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6      1
     $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6      1
     $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6      2
     $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6      1
     $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6      1
     $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6      1
     $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6      1
     $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6      1
     $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6      1
     $paramod\FDRE\INIT=1'0         37
     $paramod\LUT1\INIT=2'01         5
     $paramod\LUT2\INIT=4'0001       4
     $paramod\LUT2\INIT=4'0010       2
     $paramod\LUT2\INIT=4'0110       2
     $paramod\LUT2\INIT=4'1000       5
     $paramod\LUT2\INIT=4'1001       3
     $paramod\LUT2\INIT=4'1110       1
     $paramod\LUT3\INIT=8'00000001      5
     $paramod\LUT3\INIT=8'00000010      5
     $paramod\LUT3\INIT=8'00001110      2
     $paramod\LUT3\INIT=8'00010000      3
     $paramod\LUT3\INIT=8'01000000      1
     $paramod\LUT3\INIT=8'01010111      1
     $paramod\LUT3\INIT=8'01011001      1
     $paramod\LUT3\INIT=8'10000111      1
     $paramod\LUT3\INIT=8'11100000      1
     $paramod\LUT4\INIT=16'0000000000000100      1
     $paramod\LUT4\INIT=16'0000000000000110      3
     $paramod\LUT4\INIT=16'0000010001010001      1
     $paramod\LUT4\INIT=16'0101011101010100      1
     $paramod\LUT4\INIT=16'0110100110010110      1
     $paramod\LUT4\INIT=16'1000100010000000      1
     $paramod\LUT4\INIT=16'1001011001101001      1
     $paramod\LUT4\INIT=16'1010101110101000      1
     $paramod\LUT4\INIT=16'1011010001001011      1
     $paramod\LUT4\INIT=16'1111111111111110      2
     $paramod\LUT5\INIT=1            1
     $paramod\LUT5\INIT=131071      15
     $paramod\LUT5\INIT=1617915744      1
     $paramod\LUT5\INIT=32'10001000100011111000100010000000      1
     $paramod\LUT5\INIT=32'10111000100010001000101110111011      1
     $paramod\LUT5\INIT=32'11101110111000000000000011100000      1
     $paramod\LUT5\INIT=32'11110000000000001111001111110001      1
     $paramod\LUT5\INIT=32'11111111111111100000000000000000     15
     $paramod\LUT5\INIT=32'11111111111111111000000000000000      1
     $paramod\LUT5\INIT=32'11111111111111111111111111111110      1
     BUFG                            1
     CARRY4                          6
     GND                             1
     IBUF                           58
     MUXF7                           1
     OBUF                          233
     VCC                             1
     module28_2                      1

=== design hierarchy ===

   top                               1
     top_1                           1
       module28_1                    1
         module105_1                 1
         module46_1                  1
         module70_1                  1
       module8_1                     1
     top_2                           1
       $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6      2
       $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6      1
       $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6      1
       $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6      1
       $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6      1
       $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6      1
       $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6      2
       $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6      1
       $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6      1
       $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6      1
       $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6      1
       $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6      1
       $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6      1
       $paramod\FDRE\INIT=1'0       37
       $paramod\LUT1\INIT=2'01       5
       $paramod\LUT2\INIT=4'0001      4
       $paramod\LUT2\INIT=4'0010      2
       $paramod\LUT2\INIT=4'0110      2
       $paramod\LUT2\INIT=4'1000      5
       $paramod\LUT2\INIT=4'1001      3
       $paramod\LUT2\INIT=4'1110      1
       $paramod\LUT3\INIT=8'00000001      5
       $paramod\LUT3\INIT=8'00000010      5
       $paramod\LUT3\INIT=8'00001110      2
       $paramod\LUT3\INIT=8'00010000      3
       $paramod\LUT3\INIT=8'01000000      1
       $paramod\LUT3\INIT=8'01010111      1
       $paramod\LUT3\INIT=8'01011001      1
       $paramod\LUT3\INIT=8'10000111      1
       $paramod\LUT3\INIT=8'11100000      1
       $paramod\LUT4\INIT=16'0000000000000100      1
       $paramod\LUT4\INIT=16'0000000000000110      3
       $paramod\LUT4\INIT=16'0000010001010001      1
       $paramod\LUT4\INIT=16'0101011101010100      1
       $paramod\LUT4\INIT=16'0110100110010110      1
       $paramod\LUT4\INIT=16'1000100010000000      1
       $paramod\LUT4\INIT=16'1001011001101001      1
       $paramod\LUT4\INIT=16'1010101110101000      1
       $paramod\LUT4\INIT=16'1011010001001011      1
       $paramod\LUT4\INIT=16'1111111111111110      2
       $paramod\LUT5\INIT=1          1
       $paramod\LUT5\INIT=131071     15
       $paramod\LUT5\INIT=1617915744      1
       $paramod\LUT5\INIT=32'10001000100011111000100010000000      1
       $paramod\LUT5\INIT=32'10111000100010001000101110111011      1
       $paramod\LUT5\INIT=32'11101110111000000000000011100000      1
       $paramod\LUT5\INIT=32'11110000000000001111001111110001      1
       $paramod\LUT5\INIT=32'11111111111111100000000000000000     15
       $paramod\LUT5\INIT=32'11111111111111111000000000000000      1
       $paramod\LUT5\INIT=32'11111111111111111111111111111110      1
       BUFG                          1
       CARRY4                        6
       GND                           1
       IBUF                         58
       MUXF7                         1
       OBUF                        233
       VCC                           1
       module28_2                    1
         module70_2                  1
           $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6      1
           $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6      1
           $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6      1
           $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6      1
           $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6      1
           $paramod\FDRE\INIT=1'0      1
           $paramod\LUT1\INIT=2'01      1
           $paramod\LUT2\INIT=4'1011      1
           $paramod\LUT4\INIT=16'0000000000000001      2
           $paramod\LUT4\INIT=16'1111111111111110      6
           $paramod\LUT5\INIT=32'11001100101001010011001110100101      1
           $paramod\LUT5\INIT=32'11101110111000000000000011100000      1
           CARRY4                    1
           GND                       1
           VCC                       1

   Number of wires:               2414
   Number of wire bits:          12535
   Number of public wires:        2071
   Number of public wire bits:    9036
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                606
     $add                            9
     $and                            6
     $assert                         1
     $dff                           73
     $eq                             4
     $ge                             1
     $gt                             3
     $le                             5
     $logic_and                      2
     $logic_not                     24
     $logic_or                       1
     $lt                             8
     $mul                            6
     $mux                          187
     $ne                             7
     $neg                            4
     $not                            8
     $or                            14
     $reduce_and                     8
     $reduce_bool                   33
     $reduce_or                     15
     $reduce_xnor                   10
     $reduce_xor                     6
     $shiftx                       125
     $shl                            7
     $shr                            2
     $sshl                           7
     $sshr                           5
     $sub                            3
     $xnor                          12
     $xor                           10

9.13. Executing CHECK pass (checking for obvious problems).
checking module $paramod$02374f4a65d3b5609cc7b0641a42ea302923c6c2\LUT6..
checking module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
checking module $paramod$5e72a5bdd15d4cfba872aabc651c64d5f076efcd\LUT6..
checking module $paramod$5e8e644d33ef58ae9b5c5f0c7dc1ae648978731b\LUT6..
checking module $paramod$64603ed0c7ace87f0449e90714dc505edbc6bce4\LUT6..
checking module $paramod$68a1e4270bb52fe963f4a7a937258dfe5da343f5\LUT6..
checking module $paramod$6bb2c909b159fb7c76fd1059e7c55256a324a39f\LUT6..
checking module $paramod$7623bab77cae46b1afa426b139d3df622512cd82\LUT6..
checking module $paramod$93985367dbae78b2110cf6dfa17af17ad0d78d31\LUT6..
checking module $paramod$af93124d76331a8e37eeaadab920a0e1a4fdfaaf\LUT6..
checking module $paramod$b20bb607ff9a370ed5032f38d3da5ad223ff9127\LUT6..
checking module $paramod$c0998729c50e2a01ecf074c4cd7afb5864fe196e\LUT6..
checking module $paramod$c0cfdd7779cd0144c962a222e5eb0a672259d7bc\LUT6..
checking module $paramod$c5464491931058b9d67acecab73ef26a03237fb3\LUT6..
checking module $paramod$d898f3f5c09f0670f77d842639cc4d371ed17054\LUT6..
checking module $paramod$db19838070986916f7d6739758a7b18c0fce54d3\LUT6..
checking module $paramod$faeb0c0fb88c17aa9cf4b246a4697589d8efa4d3\LUT6..
checking module $paramod\FDRE\INIT=1'0..
checking module $paramod\LUT1\INIT=2'01..
checking module $paramod\LUT2\INIT=4'0001..
checking module $paramod\LUT2\INIT=4'0010..
checking module $paramod\LUT2\INIT=4'0110..
checking module $paramod\LUT2\INIT=4'1000..
checking module $paramod\LUT2\INIT=4'1001..
checking module $paramod\LUT2\INIT=4'1011..
checking module $paramod\LUT2\INIT=4'1110..
checking module $paramod\LUT3\INIT=8'00000001..
checking module $paramod\LUT3\INIT=8'00000010..
checking module $paramod\LUT3\INIT=8'00001110..
checking module $paramod\LUT3\INIT=8'00010000..
checking module $paramod\LUT3\INIT=8'01000000..
checking module $paramod\LUT3\INIT=8'01010111..
checking module $paramod\LUT3\INIT=8'01011001..
checking module $paramod\LUT3\INIT=8'10000111..
checking module $paramod\LUT3\INIT=8'11100000..
checking module $paramod\LUT4\INIT=16'0000000000000001..
checking module $paramod\LUT4\INIT=16'0000000000000100..
checking module $paramod\LUT4\INIT=16'0000000000000110..
checking module $paramod\LUT4\INIT=16'0000010001010001..
checking module $paramod\LUT4\INIT=16'0101011101010100..
checking module $paramod\LUT4\INIT=16'0110100110010110..
checking module $paramod\LUT4\INIT=16'1000100010000000..
checking module $paramod\LUT4\INIT=16'1001011001101001..
checking module $paramod\LUT4\INIT=16'1010101110101000..
checking module $paramod\LUT4\INIT=16'1011010001001011..
checking module $paramod\LUT4\INIT=16'1111111111111110..
checking module $paramod\LUT5\INIT=1..
checking module $paramod\LUT5\INIT=131071..
checking module $paramod\LUT5\INIT=1617915744..
checking module $paramod\LUT5\INIT=32'10001000100011111000100010000000..
checking module $paramod\LUT5\INIT=32'10111000100010001000101110111011..
checking module $paramod\LUT5\INIT=32'11001100101001010011001110100101..
checking module $paramod\LUT5\INIT=32'11101110111000000000000011100000..
checking module $paramod\LUT5\INIT=32'11110000000000001111001111110001..
checking module $paramod\LUT5\INIT=32'11111111111111100000000000000000..
checking module $paramod\LUT5\INIT=32'11111111111111111000000000000000..
checking module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
checking module BUFG..
checking module CARRY4..
checking module GND..
checking module IBUF..
checking module MUXF7..
checking module OBUF..
checking module VCC..
checking module module105_1..
checking module module132_1..
checking module module28_1..
checking module module28_2..
checking module module46_1..
checking module module70_1..
checking module module70_2..
checking module module8_1..
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

10. Executing HIERARCHY pass (managing design hierarchy).

Syntax error in command `hierarchy -smtcheck':

    hierarchy [-check] [-top <module>]
    hierarchy -generate <cell-types> <port-decls>

In parametric designs, a module might exists in several variations with
different parameter values. This pass looks at all modules in the current
design an re-runs the language frontends for the parametric modules as
needed. It also resolves assignments to wired logic data types (wand/wor),
resolves positional module parameters, unroll array instances, and more.

    -check
        also check the design hierarchy. this generates an error when
        an unknown module is used as cell type.

    -simcheck
        like -check, but also throw an error if blackbox modules are
        instantiated, and throw an error if the design has no top module.

    -purge_lib
        by default the hierarchy command will not remove library (blackbox)
        modules. use this option to also remove unused blackbox modules.

    -libdir <directory>
        search for files named <module_name>.v in the specified directory
        for unknown modules and automatically run read_verilog for each
        unknown module.

    -keep_positionals
        per default this pass also converts positional arguments in cells
        to arguments using port names. This option disables this behavior.

    -keep_portwidths
        per default this pass adjusts the port width on cells that are
        module instances when the width does not match the module port. This
        option disables this behavior.

    -nodefaults
        do not resolve input port default values

    -nokeep_asserts
        per default this pass sets the "keep" attribute on all modules
        that directly or indirectly contain one or more formal properties.
        This option disables this behavior.

    -top <module>
        use the specified top module to build the design hierarchy. Modules
        outside this tree (unused modules) are removed.

        when the -top option is used, the 'top' attribute will be set on the
        specified top module. otherwise a module with the 'top' attribute set
        will implicitly be used as top module, if such a module exists.

    -auto-top
        automatically determine the top of the design hierarchy and mark it.

    -chparam name value 
       elaborate the top module using this parameter value. Modules on which
       this parameter does not exist may cause a warning message to be output.
       This option can be specified multiple times to override multiple
       parameters. String values must be passed in double quotes (").

In -generate mode this pass generates blackbox modules for the given cell
types (wildcards supported). For this the design is searched for cells that
match the given types and then the given port declarations are used to
determine the direction of the ports. The syntax for a port declaration is:

    {i|o|io}[@<num>]:<portname>

Input ports are specified with the 'i' prefix, output ports with the 'o'
prefix and inout ports with the 'io' prefix. The optional <num> specifies
the position of the port in the parameter list (needed when instantiated
using positional arguments). When <num> is not specified, the <portname> can
also contain wildcard characters.

This pass ignores the current selection and always operates on all modules
in the current design.

ERROR: Command syntax error: Unknown option or option in arguments.
> hierarchy -smtcheck
>           ^
