

================================================================
== Vitis HLS Report for 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop'
================================================================
* Date:           Wed Sep  4 19:39:11 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.371 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1928|     1928|  6.362 us|  6.362 us|  1928|  1928|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- colLoop  |     1926|     1926|         8|          1|          1|  1920|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 11 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %lsc_out_data243, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width"   --->   Operation 14 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %j_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body309"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_V_1 = load i11 %j_V"   --->   Operation 17 'load' 'j_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.94ns)   --->   "%icmp_ln245 = icmp_eq  i11 %j_V_1, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:245]   --->   Operation 18 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%j_V_2 = add i11 %j_V_1, i11 1"   --->   Operation 19 'add' 'j_V_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %for.body309.split_ifconv, void %for.inc402.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:245]   --->   Operation 20 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln245 = store i11 %j_V_2, i11 %j_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:245]   --->   Operation 21 'store' 'store_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 22 [1/1] (1.20ns)   --->   "%tmp_V = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %ltm_in_data242" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_V = trunc i30 %tmp_V"   --->   Operation 23 'trunc' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%g_V = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %tmp_V, i32 10, i32 19"   --->   Operation 24 'partselect' 'g_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%b_V = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %tmp_V, i32 20, i32 29"   --->   Operation 25 'partselect' 'b_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1316 = zext i10 %r_V"   --->   Operation 26 'zext' 'zext_ln1316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1316_1 = zext i10 %r_V"   --->   Operation 27 'zext' 'zext_ln1316_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1316_3 = zext i10 %g_V"   --->   Operation 28 'zext' 'zext_ln1316_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1316_6 = zext i10 %b_V"   --->   Operation 29 'zext' 'zext_ln1316_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1316_7 = zext i10 %b_V"   --->   Operation 30 'zext' 'zext_ln1316_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i36 %zext_ln1316_7, i36 68699934634"   --->   Operation 31 'mul' 'r_V_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i36 %zext_ln1316_1, i36 68686029678"   --->   Operation 32 'mul' 'r_V_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i33 %zext_ln1316_6, i33 8587706577"   --->   Operation 33 'mul' 'r_V_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_9 = mul i34 %zext_ln1316, i34 17174983658"   --->   Operation 34 'mul' 'r_V_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1316_3, i36 68692472129"   --->   Operation 35 'mul' 'r_V_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1316_2 = zext i10 %r_V"   --->   Operation 36 'zext' 'zext_ln1316_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.36ns)   --->   "%r_V_1 = mul i39 %zext_ln1316_2, i39 445737074"   --->   Operation 37 'mul' 'r_V_1' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1316_4 = zext i10 %g_V"   --->   Operation 38 'zext' 'zext_ln1316_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.37ns)   --->   "%r_V_3 = mul i39 %zext_ln1316_4, i39 549598081214"   --->   Operation 39 'mul' 'r_V_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i36 %zext_ln1316_7, i36 68699934634"   --->   Operation 40 'mul' 'r_V_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i36 %zext_ln1316_1, i36 68686029678"   --->   Operation 41 'mul' 'r_V_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [2/2] (2.36ns)   --->   "%r_V_7 = mul i39 %zext_ln1316_4, i39 304110528"   --->   Operation 42 'mul' 'r_V_7' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i33 %zext_ln1316_6, i33 8587706577"   --->   Operation 43 'mul' 'r_V_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_9 = mul i34 %zext_ln1316, i34 17174983658"   --->   Operation 44 'mul' 'r_V_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1316_3, i36 68692472129"   --->   Operation 45 'mul' 'r_V_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.37>
ST_4 : Operation 46 [1/2] (2.36ns)   --->   "%r_V_1 = mul i39 %zext_ln1316_2, i39 445737074"   --->   Operation 46 'mul' 'r_V_1' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i39.i32.i32, i39 %r_V_1, i32 20, i32 38"   --->   Operation 47 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (2.37ns)   --->   "%r_V_3 = mul i39 %zext_ln1316_4, i39 549598081214"   --->   Operation 48 'mul' 'r_V_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i19 @_ssdm_op_PartSelect.i19.i39.i32.i32, i39 %r_V_3, i32 20, i32 38"   --->   Operation 49 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1316_5 = zext i10 %b_V"   --->   Operation 50 'zext' 'zext_ln1316_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i36 %zext_ln1316_7, i36 68699934634"   --->   Operation 51 'mul' 'r_V_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i36 %zext_ln1316_1, i36 68686029678"   --->   Operation 52 'mul' 'r_V_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/2] (2.36ns)   --->   "%r_V_7 = mul i39 %zext_ln1316_4, i39 304110528"   --->   Operation 53 'mul' 'r_V_7' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i19 @_ssdm_op_PartSelect.i19.i39.i32.i32, i39 %r_V_7, i32 20, i32 38"   --->   Operation 54 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i33 %zext_ln1316_6, i33 8587706577"   --->   Operation 55 'mul' 'r_V_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_9 = mul i34 %zext_ln1316, i34 17174983658"   --->   Operation 56 'mul' 'r_V_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1316_3, i36 68692472129"   --->   Operation 57 'mul' 'r_V_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [2/2] (2.36ns)   --->   "%r_V_11 = mul i39 %zext_ln1316_5, i39 300298744"   --->   Operation 58 'mul' 'r_V_11' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.36>
ST_5 : Operation 59 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_5 = mul i36 %zext_ln1316_7, i36 68699934634"   --->   Operation 59 'mul' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %r_V_5, i32 20, i32 35"   --->   Operation 60 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_6 = mul i36 %zext_ln1316_1, i36 68686029678"   --->   Operation 61 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %r_V_6, i32 20, i32 35"   --->   Operation 62 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_8 = mul i33 %zext_ln1316_6, i33 8587706577"   --->   Operation 63 'mul' 'r_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %r_V_8, i32 20, i32 32"   --->   Operation 64 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_9 = mul i34 %zext_ln1316, i34 17174983658"   --->   Operation 65 'mul' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i14 @_ssdm_op_PartSelect.i14.i34.i32.i32, i34 %r_V_9, i32 20, i32 33"   --->   Operation 66 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1316_3, i36 68692472129"   --->   Operation 67 'mul' 'r_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %r_V_10, i32 20, i32 35"   --->   Operation 68 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (2.36ns)   --->   "%r_V_11 = mul i39 %zext_ln1316_5, i39 300298744"   --->   Operation 69 'mul' 'r_V_11' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i19 @_ssdm_op_PartSelect.i19.i39.i32.i32, i39 %r_V_11, i32 20, i32 38"   --->   Operation 70 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1393 = zext i19 %tmp_3"   --->   Operation 71 'zext' 'zext_ln1393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i19 %tmp_6"   --->   Operation 72 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.88ns)   --->   "%ret_V_12 = add i21 %sext_ln1393, i21 %zext_ln1393"   --->   Operation 73 'add' 'ret_V_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1393_3 = sext i16 %tmp_9"   --->   Operation 74 'sext' 'sext_ln1393_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1393_1 = zext i19 %tmp_10"   --->   Operation 75 'zext' 'zext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.88ns)   --->   "%ret_V_15 = add i21 %zext_ln1393_1, i21 %sext_ln1393_3"   --->   Operation 76 'add' 'ret_V_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1393_6 = sext i14 %tmp_12"   --->   Operation 77 'sext' 'sext_ln1393_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1393_7 = sext i16 %tmp_13"   --->   Operation 78 'sext' 'sext_ln1393_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.85ns)   --->   "%ret_V_18 = add i21 %sext_ln1393_7, i21 %sext_ln1393_6"   --->   Operation 79 'add' 'ret_V_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i21 %ret_V_12"   --->   Operation 80 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1393_2 = sext i16 %tmp_8"   --->   Operation 81 'sext' 'sext_ln1393_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.90ns)   --->   "%ret_V_13 = add i22 %sext_ln1393_1, i22 %sext_ln1393_2"   --->   Operation 82 'add' 'ret_V_13' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %ret_V_13, i32 8, i32 21"   --->   Operation 83 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1048 = sext i14 %tmp_1"   --->   Operation 84 'sext' 'sext_ln1048' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node ret_V_14)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %ret_V_13, i32 21"   --->   Operation 85 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i22 %ret_V_13"   --->   Operation 86 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i8.i20, i8 %trunc_ln1049, i20 0"   --->   Operation 87 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.01ns)   --->   "%icmp_ln1049 = icmp_eq  i28 %tmp, i28 0"   --->   Operation 88 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.83ns)   --->   "%ret_V = add i15 %sext_ln1048, i15 1"   --->   Operation 89 'add' 'ret_V' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node ret_V_14)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i15 %sext_ln1048, i15 %ret_V"   --->   Operation 90 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_14 = select i1 %p_Result_s, i15 %select_ln1048, i15 %sext_ln1048"   --->   Operation 91 'select' 'ret_V_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1393_4 = sext i21 %ret_V_15"   --->   Operation 92 'sext' 'sext_ln1393_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1393_5 = sext i13 %tmp_11"   --->   Operation 93 'sext' 'sext_ln1393_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.90ns)   --->   "%ret_V_16 = add i22 %sext_ln1393_4, i22 %sext_ln1393_5"   --->   Operation 94 'add' 'ret_V_16' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %ret_V_16, i32 8, i32 21"   --->   Operation 95 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1048_1 = sext i14 %tmp_5"   --->   Operation 96 'sext' 'sext_ln1048_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node ret_V_17)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %ret_V_16, i32 21"   --->   Operation 97 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln1049_1 = trunc i22 %ret_V_16"   --->   Operation 98 'trunc' 'trunc_ln1049_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i8.i20, i8 %trunc_ln1049_1, i20 0"   --->   Operation 99 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.01ns)   --->   "%icmp_ln1049_1 = icmp_eq  i28 %tmp_2, i28 0"   --->   Operation 100 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.83ns)   --->   "%ret_V_6 = add i15 %sext_ln1048_1, i15 1"   --->   Operation 101 'add' 'ret_V_6' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node ret_V_17)   --->   "%select_ln1048_1 = select i1 %icmp_ln1049_1, i15 %sext_ln1048_1, i15 %ret_V_6"   --->   Operation 102 'select' 'select_ln1048_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_17 = select i1 %p_Result_1, i15 %select_ln1048_1, i15 %sext_ln1048_1"   --->   Operation 103 'select' 'ret_V_17' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1393_8 = sext i21 %ret_V_18"   --->   Operation 104 'sext' 'sext_ln1393_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1393_2 = zext i19 %tmp_14"   --->   Operation 105 'zext' 'zext_ln1393_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.88ns)   --->   "%ret_V_19 = add i22 %sext_ln1393_8, i22 %zext_ln1393_2"   --->   Operation 106 'add' 'ret_V_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %ret_V_19, i32 8, i32 21"   --->   Operation 107 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1048_2 = sext i14 %tmp_7"   --->   Operation 108 'sext' 'sext_ln1048_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V_20)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %ret_V_19, i32 21"   --->   Operation 109 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1049_2 = trunc i22 %ret_V_19"   --->   Operation 110 'trunc' 'trunc_ln1049_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i8.i20, i8 %trunc_ln1049_2, i20 0"   --->   Operation 111 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.01ns)   --->   "%icmp_ln1049_2 = icmp_eq  i28 %tmp_4, i28 0"   --->   Operation 112 'icmp' 'icmp_ln1049_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.83ns)   --->   "%ret_V_10 = add i15 %sext_ln1048_2, i15 1"   --->   Operation 113 'add' 'ret_V_10' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node ret_V_20)   --->   "%select_ln1048_2 = select i1 %icmp_ln1049_2, i15 %sext_ln1048_2, i15 %ret_V_10"   --->   Operation 114 'select' 'select_ln1048_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_20 = select i1 %p_Result_2, i15 %select_ln1048_2, i15 %sext_ln1048_2"   --->   Operation 115 'select' 'ret_V_20' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %ret_V_14, i32 10, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 116 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %ret_V_17, i32 10, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 117 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %ret_V_20, i32 10, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 118 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1029 = sext i15 %ret_V_14"   --->   Operation 119 'sext' 'sext_ln1029' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1029_1 = sext i15 %ret_V_17"   --->   Operation 120 'sext' 'sext_ln1029_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1029_2 = sext i15 %ret_V_20"   --->   Operation 121 'sext' 'sext_ln1029_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.75ns)   --->   "%icmp_ln97 = icmp_sgt  i5 %tmp_18, i5 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 122 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.29ns)   --->   "%select_ln97 = select i1 %icmp_ln97, i16 1023, i16 %sext_ln1029" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 123 'select' 'select_ln97' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln97, i32 15" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:98]   --->   Operation 124 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i16 %select_ln97"   --->   Operation 125 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.40ns)   --->   "%select_ln260 = select i1 %tmp_19, i10 0, i10 %trunc_ln260"   --->   Operation 126 'select' 'select_ln260' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.75ns)   --->   "%icmp_ln97_1 = icmp_sgt  i5 %tmp_20, i5 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 127 'icmp' 'icmp_ln97_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.29ns)   --->   "%select_ln97_1 = select i1 %icmp_ln97_1, i16 1023, i16 %sext_ln1029_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 128 'select' 'select_ln97_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln97_1, i32 15" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:98]   --->   Operation 129 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln260_1 = trunc i16 %select_ln97_1"   --->   Operation 130 'trunc' 'trunc_ln260_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.40ns)   --->   "%select_ln260_1 = select i1 %tmp_21, i10 0, i10 %trunc_ln260_1"   --->   Operation 131 'select' 'select_ln260_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.75ns)   --->   "%icmp_ln97_2 = icmp_sgt  i5 %tmp_22, i5 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 132 'icmp' 'icmp_ln97_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.29ns)   --->   "%select_ln97_2 = select i1 %icmp_ln97_2, i16 1023, i16 %sext_ln1029_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 133 'select' 'select_ln97_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln97_2, i32 15" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:98]   --->   Operation 134 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln260_2 = trunc i16 %select_ln97_2"   --->   Operation 135 'trunc' 'trunc_ln260_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.40ns)   --->   "%select_ln260_2 = select i1 %tmp_23, i10 0, i10 %trunc_ln260_2"   --->   Operation 136 'select' 'select_ln260_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.20>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln248 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:248]   --->   Operation 137 'specpipeline' 'specpipeline_ln248' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln247 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:247]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln247' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln230 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:230]   --->   Operation 139 'specloopname' 'specloopname_ln230' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln260_2, i10 %select_ln260_1, i10 %select_ln260"   --->   Operation 140 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %lsc_out_data243, i30 %p_Result_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln245 = br void %for.body309" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:245]   --->   Operation 142 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ltm_in_data242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lsc_out_data243]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_V                     (alloca           ) [ 010000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
width_read              (read             ) [ 000000000]
store_ln0               (store            ) [ 000000000]
br_ln0                  (br               ) [ 000000000]
j_V_1                   (load             ) [ 000000000]
icmp_ln245              (icmp             ) [ 011111110]
j_V_2                   (add              ) [ 000000000]
br_ln245                (br               ) [ 000000000]
store_ln245             (store            ) [ 000000000]
tmp_V                   (read             ) [ 000000000]
r_V                     (trunc            ) [ 010100000]
g_V                     (partselect       ) [ 010100000]
b_V                     (partselect       ) [ 010110000]
zext_ln1316             (zext             ) [ 010111000]
zext_ln1316_1           (zext             ) [ 010111000]
zext_ln1316_3           (zext             ) [ 010111000]
zext_ln1316_6           (zext             ) [ 010111000]
zext_ln1316_7           (zext             ) [ 010111000]
zext_ln1316_2           (zext             ) [ 010010000]
zext_ln1316_4           (zext             ) [ 010010000]
r_V_1                   (mul              ) [ 000000000]
tmp_3                   (partselect       ) [ 010001000]
r_V_3                   (mul              ) [ 000000000]
tmp_6                   (partselect       ) [ 010001000]
zext_ln1316_5           (zext             ) [ 010001000]
r_V_7                   (mul              ) [ 000000000]
tmp_10                  (partselect       ) [ 010001000]
r_V_5                   (mul              ) [ 000000000]
tmp_8                   (partselect       ) [ 010000100]
r_V_6                   (mul              ) [ 000000000]
tmp_9                   (partselect       ) [ 000000000]
r_V_8                   (mul              ) [ 000000000]
tmp_11                  (partselect       ) [ 010000100]
r_V_9                   (mul              ) [ 000000000]
tmp_12                  (partselect       ) [ 000000000]
r_V_10                  (mul              ) [ 000000000]
tmp_13                  (partselect       ) [ 000000000]
r_V_11                  (mul              ) [ 000000000]
tmp_14                  (partselect       ) [ 010000100]
zext_ln1393             (zext             ) [ 000000000]
sext_ln1393             (sext             ) [ 000000000]
ret_V_12                (add              ) [ 010000100]
sext_ln1393_3           (sext             ) [ 000000000]
zext_ln1393_1           (zext             ) [ 000000000]
ret_V_15                (add              ) [ 010000100]
sext_ln1393_6           (sext             ) [ 000000000]
sext_ln1393_7           (sext             ) [ 000000000]
ret_V_18                (add              ) [ 010000100]
sext_ln1393_1           (sext             ) [ 000000000]
sext_ln1393_2           (sext             ) [ 000000000]
ret_V_13                (add              ) [ 000000000]
tmp_1                   (partselect       ) [ 000000000]
sext_ln1048             (sext             ) [ 000000000]
p_Result_s              (bitselect        ) [ 000000000]
trunc_ln1049            (trunc            ) [ 000000000]
tmp                     (bitconcatenate   ) [ 000000000]
icmp_ln1049             (icmp             ) [ 000000000]
ret_V                   (add              ) [ 000000000]
select_ln1048           (select           ) [ 000000000]
ret_V_14                (select           ) [ 010000010]
sext_ln1393_4           (sext             ) [ 000000000]
sext_ln1393_5           (sext             ) [ 000000000]
ret_V_16                (add              ) [ 000000000]
tmp_5                   (partselect       ) [ 000000000]
sext_ln1048_1           (sext             ) [ 000000000]
p_Result_1              (bitselect        ) [ 000000000]
trunc_ln1049_1          (trunc            ) [ 000000000]
tmp_2                   (bitconcatenate   ) [ 000000000]
icmp_ln1049_1           (icmp             ) [ 000000000]
ret_V_6                 (add              ) [ 000000000]
select_ln1048_1         (select           ) [ 000000000]
ret_V_17                (select           ) [ 010000010]
sext_ln1393_8           (sext             ) [ 000000000]
zext_ln1393_2           (zext             ) [ 000000000]
ret_V_19                (add              ) [ 000000000]
tmp_7                   (partselect       ) [ 000000000]
sext_ln1048_2           (sext             ) [ 000000000]
p_Result_2              (bitselect        ) [ 000000000]
trunc_ln1049_2          (trunc            ) [ 000000000]
tmp_4                   (bitconcatenate   ) [ 000000000]
icmp_ln1049_2           (icmp             ) [ 000000000]
ret_V_10                (add              ) [ 000000000]
select_ln1048_2         (select           ) [ 000000000]
ret_V_20                (select           ) [ 010000010]
tmp_18                  (partselect       ) [ 010000010]
tmp_20                  (partselect       ) [ 010000010]
tmp_22                  (partselect       ) [ 010000010]
sext_ln1029             (sext             ) [ 000000000]
sext_ln1029_1           (sext             ) [ 000000000]
sext_ln1029_2           (sext             ) [ 000000000]
icmp_ln97               (icmp             ) [ 000000000]
select_ln97             (select           ) [ 000000000]
tmp_19                  (bitselect        ) [ 000000000]
trunc_ln260             (trunc            ) [ 000000000]
select_ln260            (select           ) [ 010000001]
icmp_ln97_1             (icmp             ) [ 000000000]
select_ln97_1           (select           ) [ 000000000]
tmp_21                  (bitselect        ) [ 000000000]
trunc_ln260_1           (trunc            ) [ 000000000]
select_ln260_1          (select           ) [ 010000001]
icmp_ln97_2             (icmp             ) [ 000000000]
select_ln97_2           (select           ) [ 000000000]
tmp_23                  (bitselect        ) [ 000000000]
trunc_ln260_2           (trunc            ) [ 000000000]
select_ln260_2          (select           ) [ 010000001]
specpipeline_ln248      (specpipeline     ) [ 000000000]
speclooptripcount_ln247 (speclooptripcount) [ 000000000]
specloopname_ln230      (specloopname     ) [ 000000000]
p_Result_4              (bitconcatenate   ) [ 000000000]
write_ln174             (write            ) [ 000000000]
br_ln245                (br               ) [ 000000000]
ret_ln0                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ltm_in_data242">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ltm_in_data242"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lsc_out_data243">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lsc_out_data243"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i8.i20"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="j_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="width_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_V_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="30" slack="0"/>
<pin id="126" dir="0" index="1" bw="30" slack="0"/>
<pin id="127" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln174_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="30" slack="0"/>
<pin id="133" dir="0" index="2" bw="30" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="11" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_V_1_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln245_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="11" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_V_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V_2/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln245_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="0" index="1" bw="11" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="30" slack="0"/>
<pin id="164" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="g_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="30" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="0" index="3" bw="6" slack="0"/>
<pin id="171" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="g_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="b_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="30" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="0" index="3" bw="6" slack="0"/>
<pin id="181" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_V/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln1316_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1316/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln1316_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1316_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln1316_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1316_3/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln1316_6_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1316_6/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln1316_7_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1316_7/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln1316_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="1"/>
<pin id="208" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1316_2/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="30" slack="0"/>
<pin id="212" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln1316_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="1"/>
<pin id="217" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1316_4/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="29" slack="0"/>
<pin id="221" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="30" slack="0"/>
<pin id="227" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="19" slack="0"/>
<pin id="232" dir="0" index="1" bw="39" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="0" index="3" bw="7" slack="0"/>
<pin id="235" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_6_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="19" slack="0"/>
<pin id="242" dir="0" index="1" bw="39" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="7" slack="0"/>
<pin id="245" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln1316_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="2"/>
<pin id="252" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1316_5/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_10_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="19" slack="0"/>
<pin id="255" dir="0" index="1" bw="39" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="30" slack="0"/>
<pin id="266" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_8_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="36" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_9_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="36" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="0" index="3" bw="7" slack="0"/>
<pin id="283" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_11_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="0"/>
<pin id="289" dir="0" index="1" bw="33" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_12_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="0"/>
<pin id="298" dir="0" index="1" bw="34" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="0" index="3" bw="7" slack="0"/>
<pin id="301" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_13_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="36" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_14_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="19" slack="0"/>
<pin id="316" dir="0" index="1" bw="39" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="0" index="3" bw="7" slack="0"/>
<pin id="319" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln1393_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="19" slack="1"/>
<pin id="326" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1393/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln1393_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="19" slack="1"/>
<pin id="329" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="ret_V_12_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="19" slack="0"/>
<pin id="332" dir="0" index="1" bw="19" slack="0"/>
<pin id="333" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln1393_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_3/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln1393_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="19" slack="1"/>
<pin id="342" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1393_1/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="ret_V_15_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="19" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="0"/>
<pin id="346" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln1393_6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="0"/>
<pin id="351" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_6/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln1393_7_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_7/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="ret_V_18_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="14" slack="0"/>
<pin id="360" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln1393_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="21" slack="1"/>
<pin id="365" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_1/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln1393_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_2/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="ret_V_13_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="21" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="14" slack="0"/>
<pin id="377" dir="0" index="1" bw="22" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln1048_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="0"/>
<pin id="387" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1048/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Result_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="22" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln1049_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="22" slack="0"/>
<pin id="399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="28" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln1049_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="28" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="ret_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="14" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln1048_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="14" slack="0"/>
<pin id="424" dir="0" index="2" bw="15" slack="0"/>
<pin id="425" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="ret_V_14_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="15" slack="0"/>
<pin id="432" dir="0" index="2" bw="14" slack="0"/>
<pin id="433" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_14/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln1393_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="21" slack="1"/>
<pin id="439" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_4/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln1393_5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="13" slack="1"/>
<pin id="442" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_5/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="ret_V_16_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="21" slack="0"/>
<pin id="445" dir="0" index="1" bw="13" slack="0"/>
<pin id="446" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="0"/>
<pin id="451" dir="0" index="1" bw="22" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln1048_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="14" slack="0"/>
<pin id="461" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1048_1/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Result_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="22" slack="0"/>
<pin id="466" dir="0" index="2" bw="6" slack="0"/>
<pin id="467" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln1049_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="22" slack="0"/>
<pin id="473" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049_1/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="28" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln1049_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="28" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="ret_V_6_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln1048_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="14" slack="0"/>
<pin id="498" dir="0" index="2" bw="15" slack="0"/>
<pin id="499" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048_1/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="ret_V_17_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="15" slack="0"/>
<pin id="506" dir="0" index="2" bw="14" slack="0"/>
<pin id="507" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_17/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln1393_8_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="17" slack="1"/>
<pin id="513" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_8/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln1393_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="19" slack="1"/>
<pin id="516" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1393_2/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="ret_V_19_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="17" slack="0"/>
<pin id="519" dir="0" index="1" bw="19" slack="0"/>
<pin id="520" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_7_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="14" slack="0"/>
<pin id="525" dir="0" index="1" bw="21" slack="0"/>
<pin id="526" dir="0" index="2" bw="5" slack="0"/>
<pin id="527" dir="0" index="3" bw="6" slack="0"/>
<pin id="528" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln1048_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="14" slack="0"/>
<pin id="535" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1048_2/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_Result_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="21" slack="0"/>
<pin id="540" dir="0" index="2" bw="6" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln1049_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="21" slack="0"/>
<pin id="547" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049_2/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="28" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln1049_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="28" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_2/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="ret_V_10_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln1048_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="14" slack="0"/>
<pin id="572" dir="0" index="2" bw="15" slack="0"/>
<pin id="573" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048_2/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="ret_V_20_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="15" slack="0"/>
<pin id="580" dir="0" index="2" bw="14" slack="0"/>
<pin id="581" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_20/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_18_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="15" slack="0"/>
<pin id="588" dir="0" index="2" bw="5" slack="0"/>
<pin id="589" dir="0" index="3" bw="5" slack="0"/>
<pin id="590" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_20_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="0" index="1" bw="15" slack="0"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="0" index="3" bw="5" slack="0"/>
<pin id="600" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_22_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="0" index="1" bw="15" slack="0"/>
<pin id="608" dir="0" index="2" bw="5" slack="0"/>
<pin id="609" dir="0" index="3" bw="5" slack="0"/>
<pin id="610" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln1029_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="15" slack="1"/>
<pin id="617" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1029/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sext_ln1029_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="15" slack="1"/>
<pin id="620" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1029_1/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln1029_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="15" slack="1"/>
<pin id="623" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1029_2/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln97_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln97_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="11" slack="0"/>
<pin id="632" dir="0" index="2" bw="15" slack="0"/>
<pin id="633" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_19_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="15" slack="0"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln260_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="15" slack="0"/>
<pin id="647" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260/7 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln260_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="0" index="2" bw="10" slack="0"/>
<pin id="653" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln97_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97_1/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="select_ln97_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="11" slack="0"/>
<pin id="665" dir="0" index="2" bw="15" slack="0"/>
<pin id="666" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_1/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_21_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="15" slack="0"/>
<pin id="673" dir="0" index="2" bw="5" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln260_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="15" slack="0"/>
<pin id="680" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260_1/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln260_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="0" index="2" bw="10" slack="0"/>
<pin id="686" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_1/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln97_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="1"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97_2/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="select_ln97_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="11" slack="0"/>
<pin id="698" dir="0" index="2" bw="15" slack="0"/>
<pin id="699" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_2/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_23_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="15" slack="0"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="trunc_ln260_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="15" slack="0"/>
<pin id="713" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260_2/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="select_ln260_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="0" index="2" bw="10" slack="0"/>
<pin id="719" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln260_2/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_Result_4_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="30" slack="0"/>
<pin id="725" dir="0" index="1" bw="10" slack="1"/>
<pin id="726" dir="0" index="2" bw="10" slack="1"/>
<pin id="727" dir="0" index="3" bw="10" slack="1"/>
<pin id="728" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/8 "/>
</bind>
</comp>

<comp id="731" class="1007" name="grp_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="10" slack="0"/>
<pin id="733" dir="0" index="1" bw="26" slack="0"/>
<pin id="734" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="738" class="1007" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="10" slack="0"/>
<pin id="740" dir="0" index="1" bw="26" slack="0"/>
<pin id="741" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="745" class="1007" name="grp_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="0"/>
<pin id="747" dir="0" index="1" bw="23" slack="0"/>
<pin id="748" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/2 "/>
</bind>
</comp>

<comp id="752" class="1007" name="grp_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="0"/>
<pin id="754" dir="0" index="1" bw="24" slack="0"/>
<pin id="755" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/2 "/>
</bind>
</comp>

<comp id="759" class="1007" name="grp_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="10" slack="0"/>
<pin id="761" dir="0" index="1" bw="26" slack="0"/>
<pin id="762" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/2 "/>
</bind>
</comp>

<comp id="766" class="1005" name="j_V_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="0"/>
<pin id="768" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="773" class="1005" name="icmp_ln245_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="6"/>
<pin id="775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln245 "/>
</bind>
</comp>

<comp id="777" class="1005" name="r_V_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="10" slack="1"/>
<pin id="779" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="782" class="1005" name="g_V_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="1"/>
<pin id="784" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="787" class="1005" name="b_V_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="2"/>
<pin id="789" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

<comp id="792" class="1005" name="zext_ln1316_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="34" slack="1"/>
<pin id="794" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1316 "/>
</bind>
</comp>

<comp id="797" class="1005" name="zext_ln1316_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="36" slack="1"/>
<pin id="799" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1316_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="zext_ln1316_3_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="36" slack="1"/>
<pin id="804" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1316_3 "/>
</bind>
</comp>

<comp id="807" class="1005" name="zext_ln1316_6_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="33" slack="1"/>
<pin id="809" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1316_6 "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln1316_7_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="36" slack="1"/>
<pin id="814" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1316_7 "/>
</bind>
</comp>

<comp id="817" class="1005" name="zext_ln1316_2_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="39" slack="1"/>
<pin id="819" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1316_2 "/>
</bind>
</comp>

<comp id="822" class="1005" name="zext_ln1316_4_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="39" slack="1"/>
<pin id="824" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1316_4 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_3_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="19" slack="1"/>
<pin id="830" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_6_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="19" slack="1"/>
<pin id="835" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="838" class="1005" name="zext_ln1316_5_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="39" slack="1"/>
<pin id="840" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1316_5 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_10_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="19" slack="1"/>
<pin id="845" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_8_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="1"/>
<pin id="850" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_11_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="13" slack="1"/>
<pin id="855" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_14_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="19" slack="1"/>
<pin id="860" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="863" class="1005" name="ret_V_12_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="21" slack="1"/>
<pin id="865" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_12 "/>
</bind>
</comp>

<comp id="868" class="1005" name="ret_V_15_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="21" slack="1"/>
<pin id="870" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_15 "/>
</bind>
</comp>

<comp id="873" class="1005" name="ret_V_18_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="21" slack="1"/>
<pin id="875" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_18 "/>
</bind>
</comp>

<comp id="878" class="1005" name="ret_V_14_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="15" slack="1"/>
<pin id="880" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_14 "/>
</bind>
</comp>

<comp id="883" class="1005" name="ret_V_17_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="15" slack="1"/>
<pin id="885" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_17 "/>
</bind>
</comp>

<comp id="888" class="1005" name="ret_V_20_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="15" slack="1"/>
<pin id="890" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_20 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_18_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="1"/>
<pin id="895" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_20_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="5" slack="1"/>
<pin id="900" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_22_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="5" slack="1"/>
<pin id="905" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="908" class="1005" name="select_ln260_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="1"/>
<pin id="910" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln260 "/>
</bind>
</comp>

<comp id="913" class="1005" name="select_ln260_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="1"/>
<pin id="915" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln260_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="select_ln260_2_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="10" slack="1"/>
<pin id="920" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln260_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="112" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="118" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="124" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="124" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="124" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="189"><net_src comp="162" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="162" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="166" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="176" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="176" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="215" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="209" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="218" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="224" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="250" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="302"><net_src comp="66" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="263" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="324" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="278" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="336" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="296" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="305" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="349" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="72" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="74" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="388"><net_src comp="375" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="76" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="369" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="74" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="369" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="78" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="385" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="84" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="409" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="385" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="415" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="389" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="421" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="385" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="70" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="72" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="74" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="462"><net_src comp="449" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="76" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="443" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="74" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="443" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="78" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="80" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="82" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="459" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="84" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="483" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="459" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="489" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="463" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="495" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="459" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="529"><net_src comp="70" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="72" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="536"><net_src comp="523" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="76" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="517" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="74" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="517" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="78" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="545" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="80" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="82" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="533" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="84" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="557" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="533" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="563" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="582"><net_src comp="537" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="569" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="533" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="591"><net_src comp="86" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="429" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="28" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="88" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="601"><net_src comp="86" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="503" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="28" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="611"><net_src comp="86" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="577" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="28" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="88" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="628"><net_src comp="90" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="92" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="615" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="642"><net_src comp="94" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="629" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="96" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="648"><net_src comp="629" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="637" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="98" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="645" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="90" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="92" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="618" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="675"><net_src comp="94" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="662" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="96" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="662" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="670" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="98" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="678" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="90" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="92" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="621" pin="1"/><net_sink comp="695" pin=2"/></net>

<net id="708"><net_src comp="94" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="695" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="96" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="714"><net_src comp="695" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="703" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="98" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="711" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="729"><net_src comp="110" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="723" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="735"><net_src comp="202" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="36" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="737"><net_src comp="731" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="742"><net_src comp="190" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="38" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="744"><net_src comp="738" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="749"><net_src comp="198" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="40" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="751"><net_src comp="745" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="756"><net_src comp="186" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="42" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="758"><net_src comp="752" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="763"><net_src comp="194" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="44" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="765"><net_src comp="759" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="769"><net_src comp="114" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="776"><net_src comp="145" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="162" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="785"><net_src comp="166" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="790"><net_src comp="176" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="795"><net_src comp="186" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="800"><net_src comp="190" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="805"><net_src comp="194" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="810"><net_src comp="198" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="815"><net_src comp="202" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="820"><net_src comp="206" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="825"><net_src comp="215" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="831"><net_src comp="230" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="836"><net_src comp="240" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="841"><net_src comp="250" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="846"><net_src comp="253" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="851"><net_src comp="269" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="856"><net_src comp="287" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="861"><net_src comp="314" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="866"><net_src comp="330" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="871"><net_src comp="343" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="876"><net_src comp="357" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="881"><net_src comp="429" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="886"><net_src comp="503" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="891"><net_src comp="577" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="896"><net_src comp="585" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="901"><net_src comp="595" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="906"><net_src comp="605" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="911"><net_src comp="649" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="723" pin=3"/></net>

<net id="916"><net_src comp="682" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="921"><net_src comp="715" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="723" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lsc_out_data243 | {8 }
 - Input state : 
	Port: xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop : width | {1 }
	Port: xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>_Pipeline_colLoop : ltm_in_data242 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_V_1 : 1
		icmp_ln245 : 2
		j_V_2 : 2
		br_ln245 : 3
		store_ln245 : 3
	State 2
		zext_ln1316 : 1
		zext_ln1316_1 : 1
		zext_ln1316_3 : 1
		zext_ln1316_6 : 1
		zext_ln1316_7 : 1
		r_V_5 : 2
		r_V_6 : 2
		r_V_8 : 2
		r_V_9 : 2
		r_V_10 : 2
	State 3
		r_V_1 : 1
		r_V_3 : 1
		r_V_7 : 1
	State 4
		tmp_3 : 1
		tmp_6 : 1
		tmp_10 : 1
		r_V_11 : 1
	State 5
		tmp_8 : 1
		tmp_9 : 1
		tmp_11 : 1
		tmp_12 : 1
		tmp_13 : 1
		tmp_14 : 1
		ret_V_12 : 1
		sext_ln1393_3 : 2
		ret_V_15 : 3
		sext_ln1393_6 : 2
		sext_ln1393_7 : 2
		ret_V_18 : 3
	State 6
		ret_V_13 : 1
		tmp_1 : 2
		sext_ln1048 : 3
		p_Result_s : 2
		trunc_ln1049 : 2
		tmp : 3
		icmp_ln1049 : 4
		ret_V : 4
		select_ln1048 : 5
		ret_V_14 : 6
		ret_V_16 : 1
		tmp_5 : 2
		sext_ln1048_1 : 3
		p_Result_1 : 2
		trunc_ln1049_1 : 2
		tmp_2 : 3
		icmp_ln1049_1 : 4
		ret_V_6 : 4
		select_ln1048_1 : 5
		ret_V_17 : 6
		ret_V_19 : 1
		tmp_7 : 2
		sext_ln1048_2 : 3
		p_Result_2 : 2
		trunc_ln1049_2 : 2
		tmp_4 : 3
		icmp_ln1049_2 : 4
		ret_V_10 : 4
		select_ln1048_2 : 5
		ret_V_20 : 6
		tmp_18 : 7
		tmp_20 : 7
		tmp_22 : 7
	State 7
		select_ln97 : 1
		tmp_19 : 2
		trunc_ln260 : 2
		select_ln260 : 3
		select_ln97_1 : 1
		tmp_21 : 2
		trunc_ln260_1 : 2
		select_ln260_1 : 3
		select_ln97_2 : 1
		tmp_23 : 2
		trunc_ln260_2 : 2
		select_ln260_2 : 3
	State 8
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_209        |    1    |   126   |    46   |
|          |        grp_fu_218        |    1    |   153   |    43   |
|          |        grp_fu_224        |    1    |   126   |    46   |
|          |        grp_fu_263        |    1    |   126   |    46   |
|    mul   |        grp_fu_731        |    1    |    0    |    0    |
|          |        grp_fu_738        |    1    |    0    |    0    |
|          |        grp_fu_745        |    1    |    0    |    0    |
|          |        grp_fu_752        |    1    |    0    |    0    |
|          |        grp_fu_759        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       j_V_2_fu_151       |    0    |    0    |    18   |
|          |      ret_V_12_fu_330     |    0    |    0    |    26   |
|          |      ret_V_15_fu_343     |    0    |    0    |    26   |
|          |      ret_V_18_fu_357     |    0    |    0    |    23   |
|    add   |      ret_V_13_fu_369     |    0    |    0    |    28   |
|          |       ret_V_fu_415       |    0    |    0    |    21   |
|          |      ret_V_16_fu_443     |    0    |    0    |    28   |
|          |      ret_V_6_fu_489      |    0    |    0    |    21   |
|          |      ret_V_19_fu_517     |    0    |    0    |    26   |
|          |      ret_V_10_fu_563     |    0    |    0    |    21   |
|----------|--------------------------|---------|---------|---------|
|          |   select_ln1048_fu_421   |    0    |    0    |    15   |
|          |      ret_V_14_fu_429     |    0    |    0    |    15   |
|          |  select_ln1048_1_fu_495  |    0    |    0    |    15   |
|          |      ret_V_17_fu_503     |    0    |    0    |    15   |
|          |  select_ln1048_2_fu_569  |    0    |    0    |    15   |
|  select  |      ret_V_20_fu_577     |    0    |    0    |    15   |
|          |    select_ln97_fu_629    |    0    |    0    |    15   |
|          |    select_ln260_fu_649   |    0    |    0    |    10   |
|          |   select_ln97_1_fu_662   |    0    |    0    |    15   |
|          |   select_ln260_1_fu_682  |    0    |    0    |    10   |
|          |   select_ln97_2_fu_695   |    0    |    0    |    15   |
|          |   select_ln260_2_fu_715  |    0    |    0    |    10   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln245_fu_145    |    0    |    0    |    11   |
|          |    icmp_ln1049_fu_409    |    0    |    0    |    18   |
|          |   icmp_ln1049_1_fu_483   |    0    |    0    |    18   |
|   icmp   |   icmp_ln1049_2_fu_557   |    0    |    0    |    18   |
|          |     icmp_ln97_fu_624     |    0    |    0    |    9    |
|          |    icmp_ln97_1_fu_657    |    0    |    0    |    9    |
|          |    icmp_ln97_2_fu_690    |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|   read   |  width_read_read_fu_118  |    0    |    0    |    0    |
|          |     tmp_V_read_fu_124    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_130 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_162        |    0    |    0    |    0    |
|          |    trunc_ln1049_fu_397   |    0    |    0    |    0    |
|          |   trunc_ln1049_1_fu_471  |    0    |    0    |    0    |
|   trunc  |   trunc_ln1049_2_fu_545  |    0    |    0    |    0    |
|          |    trunc_ln260_fu_645    |    0    |    0    |    0    |
|          |   trunc_ln260_1_fu_678   |    0    |    0    |    0    |
|          |   trunc_ln260_2_fu_711   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        g_V_fu_166        |    0    |    0    |    0    |
|          |        b_V_fu_176        |    0    |    0    |    0    |
|          |       tmp_3_fu_230       |    0    |    0    |    0    |
|          |       tmp_6_fu_240       |    0    |    0    |    0    |
|          |       tmp_10_fu_253      |    0    |    0    |    0    |
|          |       tmp_8_fu_269       |    0    |    0    |    0    |
|          |       tmp_9_fu_278       |    0    |    0    |    0    |
|          |       tmp_11_fu_287      |    0    |    0    |    0    |
|partselect|       tmp_12_fu_296      |    0    |    0    |    0    |
|          |       tmp_13_fu_305      |    0    |    0    |    0    |
|          |       tmp_14_fu_314      |    0    |    0    |    0    |
|          |       tmp_1_fu_375       |    0    |    0    |    0    |
|          |       tmp_5_fu_449       |    0    |    0    |    0    |
|          |       tmp_7_fu_523       |    0    |    0    |    0    |
|          |       tmp_18_fu_585      |    0    |    0    |    0    |
|          |       tmp_20_fu_595      |    0    |    0    |    0    |
|          |       tmp_22_fu_605      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    zext_ln1316_fu_186    |    0    |    0    |    0    |
|          |   zext_ln1316_1_fu_190   |    0    |    0    |    0    |
|          |   zext_ln1316_3_fu_194   |    0    |    0    |    0    |
|          |   zext_ln1316_6_fu_198   |    0    |    0    |    0    |
|          |   zext_ln1316_7_fu_202   |    0    |    0    |    0    |
|   zext   |   zext_ln1316_2_fu_206   |    0    |    0    |    0    |
|          |   zext_ln1316_4_fu_215   |    0    |    0    |    0    |
|          |   zext_ln1316_5_fu_250   |    0    |    0    |    0    |
|          |    zext_ln1393_fu_324    |    0    |    0    |    0    |
|          |   zext_ln1393_1_fu_340   |    0    |    0    |    0    |
|          |   zext_ln1393_2_fu_514   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1393_fu_327    |    0    |    0    |    0    |
|          |   sext_ln1393_3_fu_336   |    0    |    0    |    0    |
|          |   sext_ln1393_6_fu_349   |    0    |    0    |    0    |
|          |   sext_ln1393_7_fu_353   |    0    |    0    |    0    |
|          |   sext_ln1393_1_fu_363   |    0    |    0    |    0    |
|          |   sext_ln1393_2_fu_366   |    0    |    0    |    0    |
|          |    sext_ln1048_fu_385    |    0    |    0    |    0    |
|   sext   |   sext_ln1393_4_fu_437   |    0    |    0    |    0    |
|          |   sext_ln1393_5_fu_440   |    0    |    0    |    0    |
|          |   sext_ln1048_1_fu_459   |    0    |    0    |    0    |
|          |   sext_ln1393_8_fu_511   |    0    |    0    |    0    |
|          |   sext_ln1048_2_fu_533   |    0    |    0    |    0    |
|          |    sext_ln1029_fu_615    |    0    |    0    |    0    |
|          |   sext_ln1029_1_fu_618   |    0    |    0    |    0    |
|          |   sext_ln1029_2_fu_621   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_389    |    0    |    0    |    0    |
|          |     p_Result_1_fu_463    |    0    |    0    |    0    |
| bitselect|     p_Result_2_fu_537    |    0    |    0    |    0    |
|          |       tmp_19_fu_637      |    0    |    0    |    0    |
|          |       tmp_21_fu_670      |    0    |    0    |    0    |
|          |       tmp_23_fu_703      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_401        |    0    |    0    |    0    |
|bitconcatenate|       tmp_2_fu_475       |    0    |    0    |    0    |
|          |       tmp_4_fu_549       |    0    |    0    |    0    |
|          |     p_Result_4_fu_723    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    9    |   531   |   676   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      b_V_reg_787     |   10   |
|      g_V_reg_782     |   10   |
|  icmp_ln245_reg_773  |    1   |
|      j_V_reg_766     |   11   |
|      r_V_reg_777     |   10   |
|   ret_V_12_reg_863   |   21   |
|   ret_V_14_reg_878   |   15   |
|   ret_V_15_reg_868   |   21   |
|   ret_V_17_reg_883   |   15   |
|   ret_V_18_reg_873   |   21   |
|   ret_V_20_reg_888   |   15   |
|select_ln260_1_reg_913|   10   |
|select_ln260_2_reg_918|   10   |
| select_ln260_reg_908 |   10   |
|    tmp_10_reg_843    |   19   |
|    tmp_11_reg_853    |   13   |
|    tmp_14_reg_858    |   19   |
|    tmp_18_reg_893    |    5   |
|    tmp_20_reg_898    |    5   |
|    tmp_22_reg_903    |    5   |
|     tmp_3_reg_828    |   19   |
|     tmp_6_reg_833    |   19   |
|     tmp_8_reg_848    |   16   |
| zext_ln1316_1_reg_797|   36   |
| zext_ln1316_2_reg_817|   39   |
| zext_ln1316_3_reg_802|   36   |
| zext_ln1316_4_reg_822|   39   |
| zext_ln1316_5_reg_838|   39   |
| zext_ln1316_6_reg_807|   33   |
| zext_ln1316_7_reg_812|   36   |
|  zext_ln1316_reg_792 |   34   |
+----------------------+--------+
|         Total        |   592  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_209 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_218 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_224 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_263 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_731 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_738 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_745 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_752 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_759 |  p0  |   2  |  10  |   20   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   180  ||  3.843  ||    81   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   531  |   676  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   81   |
|  Register |    -   |    -   |   592  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |  1123  |   757  |
+-----------+--------+--------+--------+--------+
