INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 14:26:03 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 8.542 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.199 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 8.841 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 9.063 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.115 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.167 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.345 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.039 GB.
Execute       set_directive_top kernel -name=kernel 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'fpga/kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fpga/kernel.cpp as C++
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang fpga/kernel.cpp -foptimization-record-file=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu28dr-ffvg1517-2-e > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu28dr-ffvg1517-2-e > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/clang.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.419 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.198 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.429 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Command       ap_part_info done; 0.118 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu28dr-ffvg1517-2-e > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.805 seconds; current allocated memory: 1.040 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.g.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.188 sec.
Execute       run_link_or_opt -opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.317 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 3.593 sec.
Execute       run_link_or_opt -opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel -reflow-float-conversion -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.344 sec.
Execute       run_link_or_opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.187 sec.
Execute       run_link_or_opt -opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.188 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel -mllvm -hls-db-dir -mllvm C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_2160.000000_DSP_4272.000000_FF_850560.000000_LUT_425280.000000_SLICE_53160.000000_URAM_80.000000 -device-name-info=xczu28dr-ffvg1517-2-e > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'creating(double*)' into 'kernel(double*, bool*, unsigned int*)' (fpga/kernel.cpp:36:0)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 64 in loop 'VITIS_LOOP_27_1'(fpga/kernel.cpp:27:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fpga/kernel.cpp:27:19)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fpga/kernel.cpp:76:7)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.098 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.042 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.175 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fabs' into 'kernel' (fpga/kernel.cpp:79) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.053 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.1.bc to C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_2' (fpga/kernel.cpp:28) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_3' (fpga/kernel.cpp:71) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_5' (fpga/kernel.cpp:90) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_6' (fpga/kernel.cpp:97) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_7' (fpga/kernel.cpp:104) in function 'kernel' automatically.
INFO: [XFORM 203-602] Inlining function 'fabs' into 'kernel' (fpga/kernel.cpp:79) automatically.
Command         transform done; 0.216 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.077 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (fpga/kernel.cpp:27:19) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_2' (fpga/kernel.cpp:69:20) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_4' (fpga/kernel.cpp:88:20) in function 'kernel'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_1' (fpga/kernel.cpp:65:19) in function 'kernel' more than one sub loop.
Execute           auto_get_db
Command         transform done; 0.401 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.116 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.024 sec.
Command     elaborate done; 14.988 sec.
Execute     ap_eval exec zip -j C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.269 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
Execute       ap_set_top_model kernel 
Execute       get_model_list kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kernel 
Execute       preproc_iomode -model kernel_Pipeline_VITIS_LOOP_104_7 
Execute       preproc_iomode -model kernel_Pipeline_VITIS_LOOP_97_6 
Execute       preproc_iomode -model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
Execute       preproc_iomode -model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
Execute       preproc_iomode -model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
Execute       get_model_list kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 kernel_Pipeline_VITIS_LOOP_97_6 kernel_Pipeline_VITIS_LOOP_104_7 kernel
INFO-FLOW: Configuring Module : kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 ...
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
Execute       apply_spec_resource_limit kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
INFO-FLOW: Configuring Module : kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 ...
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
Execute       apply_spec_resource_limit kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
INFO-FLOW: Configuring Module : kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 ...
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
Execute       apply_spec_resource_limit kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
INFO-FLOW: Configuring Module : kernel_Pipeline_VITIS_LOOP_97_6 ...
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_97_6 
Execute       apply_spec_resource_limit kernel_Pipeline_VITIS_LOOP_97_6 
INFO-FLOW: Configuring Module : kernel_Pipeline_VITIS_LOOP_104_7 ...
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_104_7 
Execute       apply_spec_resource_limit kernel_Pipeline_VITIS_LOOP_104_7 
INFO-FLOW: Configuring Module : kernel ...
Execute       set_default_model kernel 
Execute       apply_spec_resource_limit kernel 
INFO-FLOW: Model list for preprocess: kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 kernel_Pipeline_VITIS_LOOP_97_6 kernel_Pipeline_VITIS_LOOP_104_7 kernel
INFO-FLOW: Preprocessing Module: kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 ...
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
Execute       cdfg_preprocess -model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
Execute       rtl_gen_preprocess kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
INFO-FLOW: Preprocessing Module: kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 ...
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
Execute       cdfg_preprocess -model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
Execute       rtl_gen_preprocess kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
INFO-FLOW: Preprocessing Module: kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 ...
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
Execute       cdfg_preprocess -model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
Execute       rtl_gen_preprocess kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
INFO-FLOW: Preprocessing Module: kernel_Pipeline_VITIS_LOOP_97_6 ...
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_97_6 
Execute       cdfg_preprocess -model kernel_Pipeline_VITIS_LOOP_97_6 
Execute       rtl_gen_preprocess kernel_Pipeline_VITIS_LOOP_97_6 
INFO-FLOW: Preprocessing Module: kernel_Pipeline_VITIS_LOOP_104_7 ...
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_104_7 
Execute       cdfg_preprocess -model kernel_Pipeline_VITIS_LOOP_104_7 
Execute       rtl_gen_preprocess kernel_Pipeline_VITIS_LOOP_104_7 
INFO-FLOW: Preprocessing Module: kernel ...
Execute       set_default_model kernel 
Execute       cdfg_preprocess -model kernel 
Execute       rtl_gen_preprocess kernel 
INFO-FLOW: Model list for synthesis: kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 kernel_Pipeline_VITIS_LOOP_97_6 kernel_Pipeline_VITIS_LOOP_104_7 kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
Execute       schedule -model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.203 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.120 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
Execute       bind -model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.122 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.bind.adb -f 
INFO-FLOW: Finish binding kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
Execute       schedule -model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_2_VITIS_LOOP_71_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' (loop 'VITIS_LOOP_69_2_VITIS_LOOP_71_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_1_read_2', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) and bus read operation ('gmem0_addr_1_read', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76).
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' (loop 'VITIS_LOOP_69_2_VITIS_LOOP_71_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_1_read_2', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) and bus read operation ('gmem0_addr_1_read', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76).
WARNING: [HLS 200-885] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' (loop 'VITIS_LOOP_69_2_VITIS_LOOP_71_3'): Unable to schedule bus read operation ('gmem0_addr_2_read', fpga/kernel.cpp:77) on port 'gmem0' (fpga/kernel.cpp:77) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' (loop 'VITIS_LOOP_69_2_VITIS_LOOP_71_3'): Unable to schedule bus read operation ('gmem0_addr_3_read', fpga/kernel.cpp:77) on port 'gmem0' (fpga/kernel.cpp:77) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 48, loop 'VITIS_LOOP_69_2_VITIS_LOOP_71_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.446 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.549 seconds; current allocated memory: 1.123 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 1.208 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
Execute       bind -model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.497 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.123 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.177 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.bind.adb -f 
INFO-FLOW: Finish binding kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
Execute       schedule -model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_4_VITIS_LOOP_90_5'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5' (loop 'VITIS_LOOP_88_4_VITIS_LOOP_90_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('w_2_write_ln90', fpga/kernel.cpp:90) of variable 'w', fpga/kernel.cpp:93 on local variable 'w' and 'load' operation ('w_2_load_1', fpga/kernel.cpp:93) on local variable 'w'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5' (loop 'VITIS_LOOP_88_4_VITIS_LOOP_90_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('w_2_write_ln90', fpga/kernel.cpp:90) of variable 'w', fpga/kernel.cpp:93 on local variable 'w' and 'load' operation ('w_2_load_1', fpga/kernel.cpp:93) on local variable 'w'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5' (loop 'VITIS_LOOP_88_4_VITIS_LOOP_90_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('w_2_write_ln90', fpga/kernel.cpp:90) of variable 'w', fpga/kernel.cpp:93 on local variable 'w' and 'load' operation ('w_2_load_1', fpga/kernel.cpp:93) on local variable 'w'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 8, loop 'VITIS_LOOP_88_4_VITIS_LOOP_90_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.447 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.124 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.216 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
Execute       bind -model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.192 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.124 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.bind.adb -f 
INFO-FLOW: Finish binding kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_VITIS_LOOP_97_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_97_6 
Execute       schedule -model kernel_Pipeline_VITIS_LOOP_97_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_6'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_97_6' (loop 'VITIS_LOOP_97_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('w_write_ln97', fpga/kernel.cpp:97) of variable 'w', fpga/kernel.cpp:101 on local variable 'w' and 'load' operation ('w_load_1', fpga/kernel.cpp:101) on local variable 'w'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_97_6' (loop 'VITIS_LOOP_97_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('w_write_ln97', fpga/kernel.cpp:97) of variable 'w', fpga/kernel.cpp:101 on local variable 'w' and 'load' operation ('w_load_1', fpga/kernel.cpp:101) on local variable 'w'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_97_6' (loop 'VITIS_LOOP_97_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('w_write_ln97', fpga/kernel.cpp:97) of variable 'w', fpga/kernel.cpp:101 on local variable 'w' and 'load' operation ('w_load_1', fpga/kernel.cpp:101) on local variable 'w'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 50, loop 'VITIS_LOOP_97_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.031 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.184 seconds; current allocated memory: 1.124 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.724 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_Pipeline_VITIS_LOOP_97_6.
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_97_6 
Execute       bind -model kernel_Pipeline_VITIS_LOOP_97_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.633 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.384 seconds; current allocated memory: 1.125 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6.bind.adb -f 
INFO-FLOW: Finish binding kernel_Pipeline_VITIS_LOOP_97_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_VITIS_LOOP_104_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_104_7 
Execute       schedule -model kernel_Pipeline_VITIS_LOOP_104_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_7'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_104_7' (loop 'VITIS_LOOP_104_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('w_write_ln104', fpga/kernel.cpp:104) of variable 'w', fpga/kernel.cpp:108 on local variable 'w' and 'load' operation ('w_load_2', fpga/kernel.cpp:108) on local variable 'w'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_104_7' (loop 'VITIS_LOOP_104_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('w_write_ln104', fpga/kernel.cpp:104) of variable 'w', fpga/kernel.cpp:108 on local variable 'w' and 'load' operation ('w_load_2', fpga/kernel.cpp:108) on local variable 'w'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_Pipeline_VITIS_LOOP_104_7' (loop 'VITIS_LOOP_104_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('w_write_ln104', fpga/kernel.cpp:104) of variable 'w', fpga/kernel.cpp:108 on local variable 'w' and 'load' operation ('w_load_2', fpga/kernel.cpp:108) on local variable 'w'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 35, loop 'VITIS_LOOP_104_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.876 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.145 seconds; current allocated memory: 1.125 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.727 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_Pipeline_VITIS_LOOP_104_7.
Execute       set_default_model kernel_Pipeline_VITIS_LOOP_104_7 
Execute       bind -model kernel_Pipeline_VITIS_LOOP_104_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 1.125 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.157 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7.bind.adb -f 
INFO-FLOW: Finish binding kernel_Pipeline_VITIS_LOOP_104_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel 
Execute       schedule -model kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.862 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.126 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.verbose.sched.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.882 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.sched.adb -f 
INFO-FLOW: Finish scheduling kernel.
Execute       set_default_model kernel 
Execute       bind -model kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.494 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.405 seconds; current allocated memory: 1.127 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.verbose.bind.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.227 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.bind.adb -f 
INFO-FLOW: Finish binding kernel.
Execute       get_model_list kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
Execute       rtl_gen_preprocess kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
Execute       rtl_gen_preprocess kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
Execute       rtl_gen_preprocess kernel_Pipeline_VITIS_LOOP_97_6 
Execute       rtl_gen_preprocess kernel_Pipeline_VITIS_LOOP_104_7 
Execute       rtl_gen_preprocess kernel 
INFO-FLOW: Model list for RTL generation: kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 kernel_Pipeline_VITIS_LOOP_97_6 kernel_Pipeline_VITIS_LOOP_104_7 kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
Command       create_rtl_model done; 0.866 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.258 seconds; current allocated memory: 1.129 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
Execute       gen_rtl kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
Execute       syn_report -csynth -model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.126 sec.
Execute       syn_report -rtlxml -model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.112 sec.
Execute       syn_report -verbosereport -model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.121 sec.
Execute       db_write -model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.adb 
Execute       db_write -model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3' pipeline 'VITIS_LOOP_69_2_VITIS_LOOP_71_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3'.
INFO: [RTMG 210-279] Implementing memory 'kernel_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_f_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.647 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.361 seconds; current allocated memory: 1.132 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
Execute       gen_rtl kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
Execute       syn_report -csynth -model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.366 sec.
Execute       syn_report -rtlxml -model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.137 sec.
Execute       syn_report -verbosereport -model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.355 sec.
Execute       db_write -model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.adb 
Command       db_write done; 0.219 sec.
Execute       db_write -model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5' pipeline 'VITIS_LOOP_88_4_VITIS_LOOP_90_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.134 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
Execute       gen_rtl kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
Execute       syn_report -csynth -model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.113 sec.
Execute       db_write -model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.adb 
Execute       db_write -model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_VITIS_LOOP_97_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_VITIS_LOOP_97_6 -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_97_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_VITIS_LOOP_97_6' pipeline 'VITIS_LOOP_97_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_VITIS_LOOP_97_6'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.137 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_VITIS_LOOP_97_6 -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_VITIS_LOOP_97_6 
Execute       gen_rtl kernel_Pipeline_VITIS_LOOP_97_6 -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_VITIS_LOOP_97_6 
Execute       syn_report -csynth -model kernel_Pipeline_VITIS_LOOP_97_6 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_VITIS_LOOP_97_6_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.258 sec.
Execute       syn_report -rtlxml -model kernel_Pipeline_VITIS_LOOP_97_6 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_VITIS_LOOP_97_6_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.133 sec.
Execute       syn_report -verbosereport -model kernel_Pipeline_VITIS_LOOP_97_6 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.355 sec.
Execute       db_write -model kernel_Pipeline_VITIS_LOOP_97_6 -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6.adb 
Command       db_write done; 0.177 sec.
Execute       db_write -model kernel_Pipeline_VITIS_LOOP_97_6 -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_VITIS_LOOP_97_6 -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_VITIS_LOOP_104_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_VITIS_LOOP_104_7 -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_104_7' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_VITIS_LOOP_104_7' pipeline 'VITIS_LOOP_104_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_VITIS_LOOP_104_7'.
Command       create_rtl_model done; 0.152 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.366 seconds; current allocated memory: 1.139 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_VITIS_LOOP_104_7 -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_VITIS_LOOP_104_7 
Execute       gen_rtl kernel_Pipeline_VITIS_LOOP_104_7 -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_VITIS_LOOP_104_7 
Execute       syn_report -csynth -model kernel_Pipeline_VITIS_LOOP_104_7 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_VITIS_LOOP_104_7_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.325 sec.
Execute       syn_report -rtlxml -model kernel_Pipeline_VITIS_LOOP_104_7 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_VITIS_LOOP_104_7_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.171 sec.
Execute       syn_report -verbosereport -model kernel_Pipeline_VITIS_LOOP_104_7 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.346 sec.
Execute       db_write -model kernel_Pipeline_VITIS_LOOP_104_7 -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7.adb 
Command       db_write done; 0.212 sec.
Execute       db_write -model kernel_Pipeline_VITIS_LOOP_104_7 -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_VITIS_LOOP_104_7 -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel -top_prefix  -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/v' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/convFPGA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/numIter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'v', 'convFPGA', 'numIter' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [RTMG 210-278] Implementing memory 'kernel_vp_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.753 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.085 seconds; current allocated memory: 1.144 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel -istop -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel 
Command       gen_rtl done; 0.103 sec.
Execute       gen_rtl kernel -istop -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel 
Execute       syn_report -csynth -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_csynth.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -rtlxml -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_csynth.xml 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -verbosereport -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.verbose.rpt 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Command       syn_report done; 0.457 sec.
Execute       db_write -model kernel -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.adb 
Execute       db_write -model kernel -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel 
Execute       export_constraint_db -f -tool general -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.constraint.tcl 
Execute       syn_report -designview -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.design.xml 
Command       syn_report done; 0.756 sec.
Execute       syn_report -csynthDesign -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/csynth.rpt -MHOut C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu28dr-ffvg1517-2-e 
Execute           ap_family_info -name xczu28dr-ffvg1517-2-e -data names 
Execute           ap_part_info -quiet -name xczu28dr-ffvg1517-2-e -data family 
Execute       syn_report -wcfg -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.protoinst 
Execute       sc_get_clocks kernel 
Execute       sc_get_portdomain kernel 
INFO-FLOW: Model list for RTL component generation: kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 kernel_Pipeline_VITIS_LOOP_97_6 kernel_Pipeline_VITIS_LOOP_104_7 kernel
INFO-FLOW: Handling components in module [kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.compgen.tcl 
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.compgen.tcl 
INFO-FLOW: Found component kernel_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model kernel_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component kernel_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_f_ROM_AUTO_1R.
INFO-FLOW: Append model kernel_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_f_ROM_AUTO_1R
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.compgen.tcl 
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_Pipeline_VITIS_LOOP_97_6] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6.compgen.tcl 
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_Pipeline_VITIS_LOOP_104_7] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7.compgen.tcl 
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.tcl 
INFO-FLOW: Found component kernel_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model kernel_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component kernel_ddiv_64ns_64ns_64_22_no_dsp_1.
INFO-FLOW: Append model kernel_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: Found component kernel_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model kernel_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component kernel_vp_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_vp_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_gmem0_m_axi.
INFO-FLOW: Append model kernel_gmem0_m_axi
INFO-FLOW: Found component kernel_gmem1_m_axi.
INFO-FLOW: Append model kernel_gmem1_m_axi
INFO-FLOW: Found component kernel_control_s_axi.
INFO-FLOW: Append model kernel_control_s_axi
INFO-FLOW: Append model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2
INFO-FLOW: Append model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3
INFO-FLOW: Append model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5
INFO-FLOW: Append model kernel_Pipeline_VITIS_LOOP_97_6
INFO-FLOW: Append model kernel_Pipeline_VITIS_LOOP_104_7
INFO-FLOW: Append model kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_flow_control_loop_pipe_sequential_init kernel_dcmp_64ns_64ns_1_2_no_dsp_1 kernel_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_f_ROM_AUTO_1R kernel_flow_control_loop_pipe_sequential_init kernel_flow_control_loop_pipe_sequential_init kernel_flow_control_loop_pipe_sequential_init kernel_flow_control_loop_pipe_sequential_init kernel_dmul_64ns_64ns_64_5_max_dsp_1 kernel_ddiv_64ns_64ns_64_22_no_dsp_1 kernel_dadddsub_64ns_64ns_64_5_full_dsp_1 kernel_vp_RAM_AUTO_1R1W kernel_gmem0_m_axi kernel_gmem1_m_axi kernel_control_s_axi kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 kernel_Pipeline_VITIS_LOOP_97_6 kernel_Pipeline_VITIS_LOOP_104_7 kernel
INFO-FLOW: Generating C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model kernel_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_f_ROM_AUTO_1R
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model kernel_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: To file: write model kernel_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model kernel_vp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_gmem0_m_axi
INFO-FLOW: To file: write model kernel_gmem1_m_axi
INFO-FLOW: To file: write model kernel_control_s_axi
INFO-FLOW: To file: write model kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2
INFO-FLOW: To file: write model kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3
INFO-FLOW: To file: write model kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5
INFO-FLOW: To file: write model kernel_Pipeline_VITIS_LOOP_97_6
INFO-FLOW: To file: write model kernel_Pipeline_VITIS_LOOP_104_7
INFO-FLOW: To file: write model kernel
INFO-FLOW: Generating C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.133 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.177 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/vlog' tclDir='C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db' modelList='kernel_flow_control_loop_pipe_sequential_init
kernel_dcmp_64ns_64ns_1_2_no_dsp_1
kernel_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_f_ROM_AUTO_1R
kernel_flow_control_loop_pipe_sequential_init
kernel_flow_control_loop_pipe_sequential_init
kernel_flow_control_loop_pipe_sequential_init
kernel_flow_control_loop_pipe_sequential_init
kernel_dmul_64ns_64ns_64_5_max_dsp_1
kernel_ddiv_64ns_64ns_64_22_no_dsp_1
kernel_dadddsub_64ns_64ns_64_5_full_dsp_1
kernel_vp_RAM_AUTO_1R1W
kernel_gmem0_m_axi
kernel_gmem1_m_axi
kernel_control_s_axi
kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2
kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3
kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5
kernel_Pipeline_VITIS_LOOP_97_6
kernel_Pipeline_VITIS_LOOP_104_7
kernel
' expOnly='0'
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.697 seconds; current allocated memory: 1.149 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_flow_control_loop_pipe_sequential_init
kernel_dcmp_64ns_64ns_1_2_no_dsp_1
kernel_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_f_ROM_AUTO_1R
kernel_flow_control_loop_pipe_sequential_init
kernel_flow_control_loop_pipe_sequential_init
kernel_flow_control_loop_pipe_sequential_init
kernel_flow_control_loop_pipe_sequential_init
kernel_dmul_64ns_64ns_64_5_max_dsp_1
kernel_ddiv_64ns_64ns_64_22_no_dsp_1
kernel_dadddsub_64ns_64ns_64_5_full_dsp_1
kernel_vp_RAM_AUTO_1R1W
kernel_gmem0_m_axi
kernel_gmem1_m_axi
kernel_control_s_axi
kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2
kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3
kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5
kernel_Pipeline_VITIS_LOOP_97_6
kernel_Pipeline_VITIS_LOOP_104_7
kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.dataonly.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.dataonly.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.dataonly.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_97_6.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_VITIS_LOOP_104_7.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.constraint.tcl 
Execute       sc_get_clocks kernel 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/impl/misc/kernel_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/impl/misc/kernel_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/impl/misc/kernel_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/impl/misc/kernel_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE kernel LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE kernel LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 8 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE kernel LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST kernel MODULE2INSTS {kernel kernel kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219 kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226 kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237 kernel_Pipeline_VITIS_LOOP_97_6 grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246 kernel_Pipeline_VITIS_LOOP_104_7 grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258} INST2MODULE {kernel kernel grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219 kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226 kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237 kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246 kernel_Pipeline_VITIS_LOOP_97_6 grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258 kernel_Pipeline_VITIS_LOOP_104_7} INSTDATA {kernel {DEPTH 1 CHILDREN {grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219 grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226 grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237 grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246 grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258}} grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219 {DEPTH 2 CHILDREN {}} grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226 {DEPTH 2 CHILDREN {}} grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237 {DEPTH 2 CHILDREN {}} grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246 {DEPTH 2 CHILDREN {}} grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258 {DEPTH 2 CHILDREN {}}} MODULEDATA {kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_97_p2 SOURCE fpga/kernel.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_1_VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_263_p2 SOURCE fpga/kernel.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_303_p2 SOURCE fpga/kernel.cpp:69 VARIABLE add_ln69_1 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_2_fu_317_p2 SOURCE fpga/kernel.cpp:69 VARIABLE add_ln69_2 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_339_p2 SOURCE fpga/kernel.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_369_p2 SOURCE fpga/kernel.cpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_398_p2 SOURCE fpga/kernel.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_452_p2 SOURCE fpga/kernel.cpp:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_2_fu_481_p2 SOURCE fpga/kernel.cpp:77 VARIABLE add_ln77_2 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_3_fu_496_p2 SOURCE fpga/kernel.cpp:77 VARIABLE add_ln77_3 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_4_fu_534_p2 SOURCE fpga/kernel.cpp:77 VARIABLE add_ln77_4 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_404_p2 SOURCE fpga/kernel.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_69_2_VITIS_LOOP_71_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME f_U SOURCE {} VARIABLE f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_177_p2 SOURCE fpga/kernel.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_203_p2 SOURCE fpga/kernel.cpp:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_244_p2 SOURCE fpga/kernel.cpp:92 VARIABLE add_ln92 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_260_p2 SOURCE fpga/kernel.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_Pipeline_VITIS_LOOP_97_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_242_p2 SOURCE fpga/kernel.cpp:97 VARIABLE add_ln97_1 LOOP VITIS_LOOP_97_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_252_p2 SOURCE fpga/kernel.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_97_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_1_fu_295_p2 SOURCE fpga/kernel.cpp:99 VARIABLE add_ln99_1 LOOP VITIS_LOOP_97_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_320_p2 SOURCE fpga/kernel.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_97_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_1_fu_324_p2 SOURCE fpga/kernel.cpp:100 VARIABLE add_ln100_1 LOOP VITIS_LOOP_97_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_258_p2 SOURCE fpga/kernel.cpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_Pipeline_VITIS_LOOP_104_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_208_p2 SOURCE fpga/kernel.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_104_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_248_p2 SOURCE fpga/kernel.cpp:106 VARIABLE add_ln106_1 LOOP VITIS_LOOP_104_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_286_p2 SOURCE fpga/kernel.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_104_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_320_p2 SOURCE fpga/kernel.cpp:107 VARIABLE add_ln107_1 LOOP VITIS_LOOP_104_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_224_p2 SOURCE fpga/kernel.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME vp_U SOURCE fpga/kernel.cpp:56 VARIABLE vp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_311_p2 SOURCE fpga/kernel.cpp:65 VARIABLE add_ln65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_316_p2 SOURCE fpga/kernel.cpp:65 VARIABLE add_ln65_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_321_p2 SOURCE fpga/kernel.cpp:65 VARIABLE add_ln65_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_2_fu_416_p2 SOURCE fpga/kernel.cpp:117 VARIABLE n_2 LOOP VITIS_LOOP_65_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U30 SOURCE fpga/kernel.cpp:111 VARIABLE w LOOP VITIS_LOOP_65_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE fpga/kernel.cpp:112 VARIABLE e_3 LOOP VITIS_LOOP_65_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}}} AREA {DSP 14 BRAM 16 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.839 seconds; current allocated memory: 1.158 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel.
Execute       syn_report -model kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 26.55 sec.
Command   csynth_design done; 41.978 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 41.978 seconds; current allocated memory: 122.348 MB.
Command ap_source done; 51.538 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 14:32:47 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 8.953 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.149 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 9.18 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 9.325 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.126 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.173 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 10.08 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.553 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.553 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 23.303 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:18:00 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 4.827 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.148 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.028 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 5.123 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.187 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.598 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 0.363 MB.
Command ap_source done; error code: 1; 5.954 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:21:11 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 6.086 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.236 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 6.322 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.212 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.51 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.336 MB.
Command ap_source done; error code: 1; 7.086 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:21:44 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 4.433 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.571 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 4.666 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.176 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.734 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.428 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.428 seconds; current allocated memory: 0.383 MB.
Command ap_source done; 9.322 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:43:28 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 4.712 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.858 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 4.964 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.176 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.531 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 0.297 MB.
Command ap_source done; error code: 1; 5.721 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:45:22 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 4.56 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.699 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 4.797 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.185 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.645 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 0.359 MB.
Command ap_source done; error code: 1; 5.665 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:46:29 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 4.458 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.612 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 4.717 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.199 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.181 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 0.402 MB.
Command ap_source done; error code: 1; 6.162 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:47:29 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 4.464 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.606 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 4.708 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.167 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.855 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 0.367 MB.
Command ap_source done; 5.776 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:50:34 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 4.496 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.624 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 4.722 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.167 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.856 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.856 seconds; current allocated memory: 0.473 MB.
Command ap_source done; 5.799 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:51:16 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 4.428 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.562 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 4.649 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.183 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Command     ap_part_info done; 0.13 sec.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.688 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 0.410 MB.
Command ap_source done; error code: 1; 5.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:53:40 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 6.431 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.109 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.611 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 6.734 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.25 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.406 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 0.441 MB.
Command ap_source done; 8.451 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:56:27 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 6.423 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.596 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 6.718 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.262 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.133 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 0.414 MB.
Command ap_source done; 8.171 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 15:58:39 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 6.243 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.429 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 6.543 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.204 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.288 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.288 seconds; current allocated memory: 0.375 MB.
Command ap_source done; 8.088 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Fri Jul 14 16:05:18 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       create_platform xczu28dr-ffvg1517-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
Command       create_platform done; 9.228 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 9.421 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 9.562 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
Execute     create_platform xczu28dr-ffvg1517-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.103 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.135 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.274 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Command     ap_part_info done; 0.122 sec.
Execute     source run_sim.tcl 
Command     ap_source done; 0.103 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.66 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.441 MB.
Command ap_source done; 11.577 sec.
Execute cleanup_all 
