--
-- Definition of a single port ROM for KCPSM program defined by 1029_s3kit_example2.ind_tabs.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 1029_s3kit_example2.ind_tabs.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 1029_s3kit_example2.ind_tabs.full_inst.asm;
--
architecture low_level_definition of 1029_s3kit_example2.ind_tabs.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "61019D0D600100FF01FF0203999B4F010F008030810241019106010801010000";
attribute INIT_01 of ram_256_x_16 : label is  "C100838D91190104C110811E40014020911E6020911B0000C0009D0B62019D0C";
attribute INIT_02 of ram_256_x_16 : label is  "C120912A010BC10081324001401091326010912C0000C010813200049524010B";
attribute INIT_03 of ram_256_x_16 : label is  "0104C13091390104C11081414001401091416010913B0000C020838D912A0104";
attribute INIT_04 of ram_256_x_16 : label is  "91480104C14091480104C12081504001401091506010914A0000C030838D9139";
attribute INIT_05 of ram_256_x_16 : label is  "838D91570104C15091570104C130815F40014010915F601091590000C040838D";
attribute INIT_06 of ram_256_x_16 : label is  "C170838D91660104C16091660104C140816E40014010916E601091680000C050";
attribute INIT_07 of ram_256_x_16 : label is  "838D917A0104C150817F40014010917F6010917C0000C060817F00049574010B";
attribute INIT_08 of ram_256_x_16 : label is  "9080000001008108838D91860104C160818B40014020918B602091880000C070";
attribute INIT_09 of ram_256_x_16 : label is  "0001E0200000E02000018197D10E90806001014081919996D106908060010101";
attribute INIT_0A of ram_256_x_16 : label is  "810A95B0005383DD95B0005383DD95B0004183DD95B0005083DDE0400000E040";
attribute INIT_0B of ram_256_x_16 : label is  "004183DD950A004683DDE0400000E0400001E0200000E020000195B1600100FF";
attribute INIT_0C of ram_256_x_16 : label is  "0218C14081CA410191CE01080101040000FF950A004C83DD950A004983DD950A";
attribute INIT_0D of ram_256_x_16 : label is  "91DD0001A00181DC81C94401600191DC000095CF610195D0620195D1630103FF";
attribute INIT_0E of ram_256_x_16 : label is  "D200C100C050D200C100C060D200C100C070D200C100C0804101C1008080A002";
attribute INIT_0F of ram_256_x_16 : label is  "81E2000080F0E280D200C100C010D200C100C020D200C100C030D200C100C040";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"61019D0D600100FF01FF0203999B4F010F008030810241019106010801010000",
               INIT_01 => X"C100838D91190104C110811E40014020911E6020911B0000C0009D0B62019D0C",
               INIT_02 => X"C120912A010BC10081324001401091326010912C0000C010813200049524010B",
               INIT_03 => X"0104C13091390104C11081414001401091416010913B0000C020838D912A0104",
               INIT_04 => X"91480104C14091480104C12081504001401091506010914A0000C030838D9139",
               INIT_05 => X"838D91570104C15091570104C130815F40014010915F601091590000C040838D",
               INIT_06 => X"C170838D91660104C16091660104C140816E40014010916E601091680000C050",
               INIT_07 => X"838D917A0104C150817F40014010917F6010917C0000C060817F00049574010B",
               INIT_08 => X"9080000001008108838D91860104C160818B40014020918B602091880000C070",
               INIT_09 => X"0001E0200000E02000018197D10E90806001014081919996D106908060010101",
               INIT_0A => X"810A95B0005383DD95B0005383DD95B0004183DD95B0005083DDE0400000E040",
               INIT_0B => X"004183DD950A004683DDE0400000E0400001E0200000E020000195B1600100FF",
               INIT_0C => X"0218C14081CA410191CE01080101040000FF950A004C83DD950A004983DD950A",
               INIT_0D => X"91DD0001A00181DC81C94401600191DC000095CF610195D0620195D1630103FF",
               INIT_0E => X"D200C100C050D200C100C060D200C100C070D200C100C0804101C1008080A002",
               INIT_0F => X"81E2000080F0E280D200C100C010D200C100C020D200C100C030D200C100C040",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 1029_s3kit_example2.ind_tabs.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

