Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Tue Apr 18 18:05:53 2017
| Host              : shirasu running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command           : report_timing -nworst 50 -file work/Ctrl_timing_synth.rpt
| Design            : Ctrl
| Device            : 7v2000t-flg1925
| Speed File        : -1  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 f  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 r  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 f  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 r  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 r_counter_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.155ns (30.598%)  route 4.888ns (69.402%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[73]/Q
                         net (fo=3, unplaced)         0.559     2.840    row/Q[71]
                         LUT3 (Prop_lut3_I0_O)        0.153     2.993 r  row/r_min[29]_i_21/O
                         net (fo=1, unplaced)         0.340     3.333    row/n_0_r_min[29]_i_21
                         LUT6 (Prop_lut6_I5_O)        0.053     3.386 f  row/r_min[29]_i_5/O
                         net (fo=47, unplaced)        0.421     3.807    row/n_0_r_min[29]_i_5
                         LUT6 (Prop_lut6_I0_O)        0.053     3.860 r  row/r_min[29]_i_2/O
                         net (fo=125, unplaced)       0.445     4.305    row/O2
                         LUT5 (Prop_lut5_I0_O)        0.053     4.358 f  row/r_min[1]_i_5/O
                         net (fo=2, unplaced)         0.351     4.709    row/O167
                         LUT5 (Prop_lut5_I4_O)        0.053     4.762 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.364     5.126    n_148_row
                         LUT1 (Prop_lut1_I0_O)        0.053     5.179 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.542    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.844 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.902 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.902    n_0_r_min_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.960 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.018 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.018    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.076 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.076    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.296 f  r_min_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.503     6.799    row/funcabs_return0[21]
                         LUT3 (Prop_lut3_I0_O)        0.169     6.968 f  row/r_min[21]_i_1/O
                         net (fo=3, unplaced)         0.260     7.228    row/funcabs_return[21]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.396 r  row/r_min[31]_i_27/O
                         net (fo=1, unplaced)         0.348     7.744    row/n_0_r_min[31]_i_27
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239     7.983 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.983    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.041 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.518     8.559    row/n_0_r_min_reg[31]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.053     8.612 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     9.028    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.672    




