# ğŸš¦ SmartTrafficFSMâ€“ Verilog Project

This project implements a 3-state traffic light controller using a Finite State Machine in Verilog.  
It cycles through RED, GREEN, and YELLOW lights using a timer-based transition system.

## ğŸ› ï¸ Technologies Used
- Verilog HDL
- Vivado ML Standard
- Vivado Simulator
- RTL Viewer & Waveform Tools

## ğŸ”„ FSM States
- **RED**: 5 cycles  
- **GREEN**: 4 cycles  
- **YELLOW**: 2 cycles

## ğŸ“ Project Files
- `traffic_light.v` â€“ Main FSM module
- `tb_traffic_light.v` â€“ Testbench
- `traffic_light.xdc` â€“ Constraints file (optional)
- `waveform.png` â€“ Simulated waveform
- `schematic.png` â€“ RTL schematic


## âœ… Simulation
Run behavioral simulation in Vivado to see light transitions and FSM state behavior.

---

Feel free to fork or improve this design!
