#Different VLSI architectures are designed in RTL style using verilog, some are synthesized to get gate level netlist and generated area and timing reports to check setup and hold violations.

