Analysis & Synthesis report for a2dv2
Wed Aug 23 19:20:10 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Top-level Entity: |a2dv2
 16. Source assignments for a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 17. Source assignments for a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 18. Source assignments for p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 19. Source assignments for ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1
 20. Source assignments for ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1
 21. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated
 22. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p
 23. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_m5c:wrptr_g1p
 24. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_lp7:rs_dgwp
 25. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_lp7:rs_dgwp|dffpipe_0v8:dffpipe8
 26. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_6u7:ws_dgrp
 27. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_6u7:ws_dgrp|dffpipe_0v8:dffpipe10
 28. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b
 29. Source assignments for sld_signaltap:CIC_20output_20only
 30. Source assignments for sld_signaltap:temp
 31. Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component
 32. Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component
 33. Parameter Settings for User Entity Instance: p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0
 34. Parameter Settings for User Entity Instance: p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 35. Parameter Settings for User Entity Instance: PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: adaptive_fir:adaptive_fir_inst
 39. Parameter Settings for User Entity Instance: CIC:u0|CIC_cic_ii_0:cic_ii_0
 40. Parameter Settings for User Entity Instance: FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 41. Parameter Settings for Inferred Entity Instance: sld_signaltap:CIC_20output_20only
 42. Parameter Settings for Inferred Entity Instance: sld_signaltap:temp
 43. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15
 44. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14
 45. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31
 46. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13
 47. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30
 48. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12
 49. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29
 50. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11
 51. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28
 52. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10
 53. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27
 54. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9
 55. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26
 56. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22
 57. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18
 58. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21
 59. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25
 60. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17
 61. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23
 62. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19
 63. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20
 64. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24
 65. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16
 66. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8
 67. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7
 68. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6
 69. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5
 70. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4
 71. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3
 72. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2
 73. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1
 74. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0
 75. altpll Parameter Settings by Entity Instance
 76. altsyncram Parameter Settings by Entity Instance
 77. lpm_mult Parameter Settings by Entity Instance
 78. Port Connectivity Checks: "sram:sram0"
 79. Port Connectivity Checks: "FIFO:fifo_1"
 80. Port Connectivity Checks: "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core"
 81. Port Connectivity Checks: "CIC:u0|CIC_cic_ii_0:cic_ii_0"
 82. Port Connectivity Checks: "CIC:u0"
 83. Port Connectivity Checks: "adaptive_fir:adaptive_fir_inst"
 84. Port Connectivity Checks: "ROM_buffer_tap:buffer_control_inst"
 85. Port Connectivity Checks: "ROM_delta_control:delta_control_inst"
 86. Port Connectivity Checks: "PLL_200MHz:PLL_200MHz_inst"
 87. Port Connectivity Checks: "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 88. Port Connectivity Checks: "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0"
 89. Port Connectivity Checks: "p_sine:p_sine_inst"
 90. Port Connectivity Checks: "a2d_data_a:a2d_data_b_inst"
 91. Port Connectivity Checks: "a2d_data_a:a2d_data_a_inst"
 92. SignalTap II Logic Analyzer Settings
 93. In-System Memory Content Editor Settings
 94. Post-Synthesis Netlist Statistics for Top Partition
 95. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
 96. Elapsed Time Per Partition
 97. Connections to In-System Debugging Instance "temp"
 98. Connections to In-System Debugging Instance "CIC_20output_20only"
 99. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 23 19:20:10 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; a2dv2                                       ;
; Top-level Entity Name              ; a2dv2                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 16,929                                      ;
;     Total combinational functions  ; 9,679                                       ;
;     Dedicated logic registers      ; 9,735                                       ;
; Total registers                    ; 9735                                        ;
; Total pins                         ; 478                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 37,648                                      ;
; Embedded Multiplier 9-bit elements ; 96                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; a2dv2              ; a2dv2              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                        ; Library     ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; sram/synthesis/sram.v                                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram/synthesis/sram.v                                              ; sram        ;
; sram/synthesis/submodules/sram_sram_0.v                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram/synthesis/submodules/sram_sram_0.v                            ; sram        ;
; CIC/synthesis/CIC.v                                                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v                                                ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_math_pkg.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd                                                                 ; yes             ; User VHDL File                               ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd                                             ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd                                             ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd                                                 ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_delay.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd                       ; CIC         ;
; CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv                                                             ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv                 ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_differentiator.vhd                                                          ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd              ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_downsample.sv                                                               ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv                   ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_integrator.vhd                                                              ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd                  ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd                                                          ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd              ; CIC         ;
; CIC/synthesis/submodules/counter_module.sv                                                                     ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/counter_module.sv                         ; CIC         ;
; CIC/synthesis/submodules/alt_cic_dec_miso.sv                                                                   ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv                       ; CIC         ;
; CIC/synthesis/submodules/alt_cic_core.sv                                                                       ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv                           ; CIC         ;
; CIC/synthesis/submodules/CIC_cic_ii_0.sv                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv                           ; CIC         ;
; adaptive_fir.v                                                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v                                                     ;             ;
; a2d_data_a.v                                                                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v                                                       ;             ;
; a2dv2.v                                                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v                                                            ;             ;
; PLL_200MHz.v                                                                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v                                                       ;             ;
; lfsr.vhd                                                                                                       ; yes             ; User VHDL File                               ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd                                                           ;             ;
; ROM_delta_control.v                                                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v                                                ;             ;
; ROM_buffer_tap.v                                                                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v                                                   ;             ;
; FIFO.v                                                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v                                                             ;             ;
; c:/users/saurabhg/desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/saurabhg/desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v                                              ; p_sine      ;
; c:/users/saurabhg/desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/saurabhg/desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v                      ; p_sine      ;
; altsource_probe.v                                                                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; altsource_probe_body.vhd                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                        ;             ;
; sld_rom_sr.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; altpll.tdf                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                      ;             ;
; aglobal160.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                  ;             ;
; stratix_pll.inc                                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                 ;             ;
; stratixii_pll.inc                                                                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                               ;             ;
; cycloneii_pll.inc                                                                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                               ;             ;
; db/pll_200mhz_altpll.v                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v                                             ;             ;
; altsyncram.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_cmb1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf                                             ;             ;
; db/altsyncram_36d2.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_36d2.tdf                                             ;             ;
; delta_control.hex                                                                                              ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/delta_control.hex                                                  ;             ;
; sld_mod_ram_rom.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                             ;             ;
; db/altsyncram_1ib1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf                                             ;             ;
; db/altsyncram_nrc2.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_nrc2.tdf                                             ;             ;
; buffer_tap.hex                                                                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/buffer_tap.hex                                                     ;             ;
; scfifo.tdf                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                                      ;             ;
; a_regfifo.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                   ;             ;
; a_dpfifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                    ;             ;
; a_i2fifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                    ;             ;
; a_fffifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                    ;             ;
; a_f2fifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                    ;             ;
; db/scfifo_6h71.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf                                                 ;             ;
; db/a_dpfifo_nmv.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf                                                ;             ;
; db/altsyncram_1bh1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf                                             ;             ;
; db/cmpr_gs8.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_gs8.tdf                                                    ;             ;
; db/cntr_r9b.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_r9b.tdf                                                    ;             ;
; db/cntr_8a7.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_8a7.tdf                                                    ;             ;
; db/cntr_s9b.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_s9b.tdf                                                    ;             ;
; db/scfifo_6i71.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6i71.tdf                                                 ;             ;
; db/a_dpfifo_3qv.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf                                                ;             ;
; db/altsyncram_5ah1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_5ah1.tdf                                             ;             ;
; db/cmpr_is8.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_is8.tdf                                                    ;             ;
; db/cntr_t9b.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_t9b.tdf                                                    ;             ;
; db/cntr_aa7.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_aa7.tdf                                                    ;             ;
; db/cntr_u9b.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_u9b.tdf                                                    ;             ;
; db/scfifo_4o51.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf                                                 ;             ;
; db/a_dpfifo_flu.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf                                                ;             ;
; db/altsyncram_9ah1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf                                             ;             ;
; dcfifo_mixed_widths.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                         ;             ;
; db/dcfifo_qhj1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_qhj1.tdf                                                 ;             ;
; db/a_graycounter_rn6.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_rn6.tdf                                           ;             ;
; db/a_graycounter_m5c.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_m5c.tdf                                           ;             ;
; db/altsyncram_g761.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_g761.tdf                                             ;             ;
; db/decode_pb7.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_pb7.tdf                                                  ;             ;
; db/mux_j78.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_j78.tdf                                                     ;             ;
; db/alt_synch_pipe_lp7.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_lp7.tdf                                          ;             ;
; db/dffpipe_0v8.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_0v8.tdf                                                 ;             ;
; db/alt_synch_pipe_6u7.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_6u7.tdf                                          ;             ;
; db/cmpr_a66.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_a66.tdf                                                    ;             ;
; db/cntr_pld.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_pld.tdf                                                    ;             ;
; db/mux_j28.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_j28.tdf                                                     ;             ;
; pzdyqx.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                                      ;             ;
; sld_signaltap.vhd                                                                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;             ;
; sld_signaltap_impl.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;             ;
; sld_ela_control.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;             ;
; lpm_shiftreg.tdf                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;             ;
; lpm_constant.inc                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;             ;
; dffeea.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                                                                      ;             ;
; sld_mbpmg.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;             ;
; sld_buffer_manager.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;             ;
; db/altsyncram_q024.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_q024.tdf                                             ;             ;
; altdpram.tdf                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;             ;
; memmodes.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;             ;
; a_hdffe.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;             ;
; alt_le_rden_reg.inc                                                                                            ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;             ;
; altsyncram.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;             ;
; lpm_mux.tdf                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;             ;
; muxlut.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                                                                      ;             ;
; bypassff.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; db/mux_psc.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;             ;
; declut.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                                                                      ;             ;
; lpm_compare.inc                                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;             ;
; db/decode_dvf.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;             ;
; lpm_add_sub.inc                                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; cmpconst.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;             ;
; lpm_counter.inc                                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;             ;
; alt_counter_stratix.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;             ;
; db/cntr_cgi.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf                                                    ;             ;
; db/altsyncram_au14.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_au14.tdf                                             ;             ;
; db/mux_tsc.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_tsc.tdf                                                     ;             ;
; db/cntr_ggi.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_hgi.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_qgc.tdf                                                    ;             ;
; sld_hub.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld56d4e773/alt_sld_fab.v                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                             ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; lpm_mult.tdf                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                    ;             ;
; multcore.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                                                                    ;             ;
; db/mult_46t.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_46t.tdf                                                    ;             ;
; db/mult_26t.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_26t.tdf                                                    ;             ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 16,929                                                                                                          ;
;                                             ;                                                                                                                 ;
; Total combinational functions               ; 9679                                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                                 ;
;     -- 4 input functions                    ; 5539                                                                                                            ;
;     -- 3 input functions                    ; 2463                                                                                                            ;
;     -- <=2 input functions                  ; 1677                                                                                                            ;
;                                             ;                                                                                                                 ;
; Logic elements by mode                      ;                                                                                                                 ;
;     -- normal mode                          ; 7522                                                                                                            ;
;     -- arithmetic mode                      ; 2157                                                                                                            ;
;                                             ;                                                                                                                 ;
; Total registers                             ; 9735                                                                                                            ;
;     -- Dedicated logic registers            ; 9735                                                                                                            ;
;     -- I/O registers                        ; 0                                                                                                               ;
;                                             ;                                                                                                                 ;
; I/O pins                                    ; 478                                                                                                             ;
; Total memory bits                           ; 37648                                                                                                           ;
;                                             ;                                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 96                                                                                                              ;
;                                             ;                                                                                                                 ;
; Total PLLs                                  ; 1                                                                                                               ;
;     -- PLLs                                 ; 1                                                                                                               ;
;                                             ;                                                                                                                 ;
; Maximum fan-out node                        ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ;
; Maximum fan-out                             ; 5020                                                                                                            ;
; Total fan-out                               ; 71046                                                                                                           ;
; Average fan-out                             ; 3.36                                                                                                            ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |a2dv2                                                                                                                                  ; 9679 (883)        ; 9735 (1332)  ; 37648       ; 96           ; 0       ; 48        ; 478  ; 0            ; |a2dv2                                                                                                                                                                                                                                                                                                                                            ; a2dv2                                 ; work         ;
;    |CIC:u0|                                                                                                                             ; 1655 (0)          ; 1125 (0)     ; 10880       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0                                                                                                                                                                                                                                                                                                                                     ; CIC                                   ; CIC          ;
;       |CIC_cic_ii_0:cic_ii_0|                                                                                                           ; 1655 (16)         ; 1125 (0)     ; 10880       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                                               ; CIC_cic_ii_0                          ; CIC          ;
;          |alt_cic_core:core|                                                                                                            ; 1639 (0)          ; 1125 (0)     ; 10880       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                                             ; alt_cic_core                          ; CIC          ;
;             |alt_cic_dec_miso:dec_mul|                                                                                                  ; 1537 (209)        ; 1067 (27)    ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul                                                                                                                                                                                                                                                                    ; alt_cic_dec_miso                      ; CIC          ;
;                |auk_dspip_channel_buffer:integrator[0].fifo_regulator|                                                                  ; 42 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 42 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 42 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 42 (25)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[10].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[11].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[12].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[13].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[14].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[15].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[1].fifo_regulator|                                                                  ; 43 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 43 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 43 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 43 (26)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[2].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[3].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[4].fifo_regulator|                                                                  ; 42 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 42 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 42 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 42 (25)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[5].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[6].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[7].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[8].fifo_regulator|                                                                  ; 42 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 42 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 42 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 42 (25)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                              ; work         ;
;                |auk_dspip_channel_buffer:integrator[9].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                           ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                          ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                       ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                              ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                              ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                              ; work         ;
;                |auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|                                                                    ; 291 (18)          ; 289 (17)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff                                                                                                                                                                                                                ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 273 (273)         ; 272 (272)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                     ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|                                                           ; 16 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample                                                                                                                                                                                                       ; auk_dspip_downsample                  ; CIC          ;
;                   |counter_module:counter_fs_inst|                                                                                      ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                                                                                        ; counter_module                        ; CIC          ;
;                |auk_dspip_integrator:integrator[0].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[10].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[11].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[12].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[13].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[14].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[15].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[1].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[2].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[3].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[4].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[5].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[6].integrator_inner[0].integration|                                                     ; 23 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 23 (23)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[7].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[8].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[9].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                       ; cic          ;
;                |counter_module:int_channel_cnt_inst|                                                                                    ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst                                                                                                                                                                                                                                ; counter_module                        ; CIC          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|                                                                   ; 27 (1)            ; 16 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                                                     ; auk_dspip_avalon_streaming_controller ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|                                                                       ; 26 (26)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                                                                                                    ; auk_dspip_avalon_streaming_small_fifo ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                                                                                ; 33 (0)            ; 17 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                                                  ; auk_dspip_avalon_streaming_sink       ; cic          ;
;                |scfifo:sink_FIFO|                                                                                                       ; 33 (0)            ; 17 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                                                                                                                                                 ; scfifo                                ; work         ;
;                   |scfifo_6h71:auto_generated|                                                                                          ; 33 (1)            ; 17 (1)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated                                                                                                                                                                                                      ; scfifo_6h71                           ; work         ;
;                      |a_dpfifo_nmv:dpfifo|                                                                                              ; 32 (21)           ; 16 (8)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo                                                                                                                                                                                  ; a_dpfifo_nmv                          ; work         ;
;                         |altsyncram_1bh1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram                                                                                                                                                          ; altsyncram_1bh1                       ; work         ;
;                         |cntr_8a7:usedw_counter|                                                                                        ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_8a7:usedw_counter                                                                                                                                                           ; cntr_8a7                              ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                                                                           ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb                                                                                                                                                              ; cntr_r9b                              ; work         ;
;                         |cntr_s9b:wr_ptr|                                                                                               ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr                                                                                                                                                                  ; cntr_s9b                              ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_1|                                                                         ; 42 (1)            ; 25 (1)       ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1                                                                                                                                                                                                                                           ; auk_dspip_avalon_streaming_source     ; cic          ;
;                |scfifo:source_FIFO|                                                                                                     ; 41 (0)            ; 24 (0)       ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO                                                                                                                                                                                                                        ; scfifo                                ; work         ;
;                   |scfifo_6i71:auto_generated|                                                                                          ; 41 (0)            ; 24 (0)       ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated                                                                                                                                                                                             ; scfifo_6i71                           ; work         ;
;                      |a_dpfifo_3qv:dpfifo|                                                                                              ; 41 (24)           ; 24 (10)      ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo                                                                                                                                                                         ; a_dpfifo_3qv                          ; work         ;
;                         |altsyncram_5ah1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram                                                                                                                                                 ; altsyncram_5ah1                       ; work         ;
;                         |cntr_aa7:usedw_counter|                                                                                        ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_aa7:usedw_counter                                                                                                                                                  ; cntr_aa7                              ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                                                                           ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                                                     ; cntr_t9b                              ; work         ;
;                         |cntr_u9b:wr_ptr|                                                                                               ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr                                                                                                                                                         ; cntr_u9b                              ; work         ;
;    |FIFO:fifo_1|                                                                                                                        ; 3997 (0)          ; 4722 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1                                                                                                                                                                                                                                                                                                                                ; FIFO                                  ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                               ; 3997 (0)          ; 4722 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                              ; dcfifo_mixed_widths                   ; work         ;
;          |dcfifo_qhj1:auto_generated|                                                                                                   ; 3997 (6)          ; 4722 (28)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated                                                                                                                                                                                                                                                   ; dcfifo_qhj1                           ; work         ;
;             |a_graycounter_m5c:wrptr_g1p|                                                                                               ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_m5c:wrptr_g1p                                                                                                                                                                                                                       ; a_graycounter_m5c                     ; work         ;
;             |a_graycounter_rn6:rdptr_g1p|                                                                                               ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p                                                                                                                                                                                                                       ; a_graycounter_rn6                     ; work         ;
;             |altsyncram_g761:fifo_ram|                                                                                                  ; 3929 (11)         ; 4670 (4670)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram                                                                                                                                                                                                                          ; altsyncram_g761                       ; work         ;
;                |decode_pb7:address_decoder|                                                                                             ; 146 (146)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|decode_pb7:address_decoder                                                                                                                                                                                               ; decode_pb7                            ; work         ;
;                |mux_j78:output_mux|                                                                                                     ; 3772 (3772)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|mux_j78:output_mux                                                                                                                                                                                                       ; mux_j78                               ; work         ;
;             |cmpr_a66:rdempty_eq_comp1_lsb|                                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb                                                                                                                                                                                                                     ; cmpr_a66                              ; work         ;
;             |cmpr_a66:rdempty_eq_comp1_msb|                                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb                                                                                                                                                                                                                     ; cmpr_a66                              ; work         ;
;             |cmpr_a66:wrfull_eq_comp1_lsb|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cmpr_a66:wrfull_eq_comp1_lsb                                                                                                                                                                                                                      ; cmpr_a66                              ; work         ;
;             |cmpr_a66:wrfull_eq_comp1_msb|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb                                                                                                                                                                                                                      ; cmpr_a66                              ; work         ;
;             |cntr_pld:cntr_b|                                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b                                                                                                                                                                                                                                   ; cntr_pld                              ; work         ;
;             |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                     ; mux_j28                               ; work         ;
;             |mux_j28:rdemp_eq_comp_msb_mux|                                                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                     ; mux_j28                               ; work         ;
;             |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                    ; mux_j28                               ; work         ;
;             |mux_j28:wrfull_eq_comp_msb_mux|                                                                                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                    ; mux_j28                               ; work         ;
;    |PLL_200MHz:PLL_200MHz_inst|                                                                                                         ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst                                                                                                                                                                                                                                                                                                                 ; PLL_200MHz                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; altpll                                ; work         ;
;          |PLL_200MHz_altpll:auto_generated|                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated                                                                                                                                                                                                                                                        ; PLL_200MHz_altpll                     ; work         ;
;    |ROM_buffer_tap:buffer_control_inst|                                                                                                 ; 50 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst                                                                                                                                                                                                                                                                                                         ; ROM_buffer_tap                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 50 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                            ; work         ;
;          |altsyncram_1ib1:auto_generated|                                                                                               ; 50 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_1ib1                       ; work         ;
;             |altsyncram_nrc2:altsyncram1|                                                                                               ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1                                                                                                                                                                                                              ; altsyncram_nrc2                       ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 50 (28)           ; 24 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                            ; work         ;
;    |ROM_delta_control:delta_control_inst|                                                                                               ; 49 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst                                                                                                                                                                                                                                                                                                       ; ROM_delta_control                     ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 49 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                            ; work         ;
;          |altsyncram_cmb1:auto_generated|                                                                                               ; 49 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_cmb1                       ; work         ;
;             |altsyncram_36d2:altsyncram1|                                                                                               ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1                                                                                                                                                                                                            ; altsyncram_36d2                       ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 49 (27)           ; 24 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                            ; work         ;
;    |a2d_data_a:a2d_data_a_inst|                                                                                                         ; 41 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst                                                                                                                                                                                                                                                                                                                 ; a2d_data_a                            ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 41 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                       ; altsource_probe                       ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 41 (3)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                        ; altsource_probe_body                  ; work         ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                    ; 38 (20)           ; 22 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                                 ; altsource_probe_impl                  ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                       ; sld_rom_sr                            ; work         ;
;    |a2d_data_a:a2d_data_b_inst|                                                                                                         ; 41 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_b_inst                                                                                                                                                                                                                                                                                                                 ; a2d_data_a                            ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 41 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                       ; altsource_probe                       ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 41 (3)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                        ; altsource_probe_body                  ; work         ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                    ; 38 (20)           ; 22 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                                 ; altsource_probe_impl                  ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                       ; sld_rom_sr                            ; work         ;
;    |adaptive_fir:adaptive_fir_inst|                                                                                                     ; 1640 (1016)       ; 773 (773)    ; 0           ; 96           ; 0       ; 48        ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst                                                                                                                                                                                                                                                                                                             ; adaptive_fir                          ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                              ; work         ;
;       |lpm_mult:Mult10|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                              ; work         ;
;       |lpm_mult:Mult11|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                              ; work         ;
;       |lpm_mult:Mult12|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                              ; work         ;
;       |lpm_mult:Mult13|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                              ; work         ;
;       |lpm_mult:Mult14|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                              ; work         ;
;       |lpm_mult:Mult15|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                              ; work         ;
;       |lpm_mult:Mult16|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult17|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult18|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult19|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                              ; work         ;
;       |lpm_mult:Mult20|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult21|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult22|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult23|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult24|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult25|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult26|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult27|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult28|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult29|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                              ; work         ;
;       |lpm_mult:Mult30|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult31|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31                                                                                                                                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                              ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3                                                                                                                                                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                              ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4                                                                                                                                                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                              ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5                                                                                                                                                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                              ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6                                                                                                                                                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                              ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7                                                                                                                                                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                              ; work         ;
;       |lpm_mult:Mult8|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8                                                                                                                                                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                              ; work         ;
;       |lpm_mult:Mult9|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9                                                                                                                                                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                              ; work         ;
;    |lfsr:lfsrs_inst|                                                                                                                    ; 10 (10)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|lfsr:lfsrs_inst                                                                                                                                                                                                                                                                                                                            ; lfsr                                  ; work         ;
;    |p_sine:p_sine_inst|                                                                                                                 ; 35 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst                                                                                                                                                                                                                                                                                                                         ; p_sine                                ; p_sine       ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 35 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                          ; altsource_probe_top                   ; p_sine       ;
;          |altsource_probe:issp_impl|                                                                                                    ; 35 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                ; altsource_probe                       ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 35 (3)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                 ; altsource_probe_body                  ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                 ; 32 (20)           ; 21 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                          ; altsource_probe_impl                  ; work         ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                        ; 12 (12)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                             ; sld_rom_sr                            ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 121 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 121 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                           ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                              ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                              ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                              ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                              ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 320 (1)           ; 192 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 319 (0)           ; 192 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 319 (0)           ; 192 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 319 (1)           ; 192 (12)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 318 (0)           ; 180 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 318 (269)         ; 180 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 31 (31)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                        ; altera_sld   ;
;    |sld_signaltap:CIC_20output_20only|                                                                                                  ; 405 (2)           ; 582 (42)     ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only                                                                                                                                                                                                                                                                                                          ; sld_signaltap                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 403 (0)           ; 540 (0)      ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                    ; sld_signaltap_impl                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 403 (88)          ; 540 (164)    ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                             ; sld_signaltap_implb                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                              ; altdpram                              ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                          ; lpm_decode                            ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                ; decode_dvf                            ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                  ; lpm_mux                               ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                           ; mux_psc                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                             ; altsyncram                            ; work         ;
;                |altsyncram_q024:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated                                                                                                                                              ; altsyncram_q024                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                              ; lpm_shiftreg                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                ; lpm_shiftreg                          ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                     ; serial_crc_16                         ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                  ; sld_buffer_manager                    ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 51 (1)            ; 121 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                 ; sld_ela_control                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                         ; lpm_shiftreg                          ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 42 (0)            ; 105 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                          ; sld_ela_basic_multi_level_trigger     ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                               ; lpm_shiftreg                          ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 42 (0)            ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                           ; sld_mbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1     ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1     ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1     ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1     ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1     ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1     ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1     ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1     ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1     ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1     ; sld_sbpmg                             ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                   ; sld_ela_trigger_flow_mgr              ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                           ; lpm_shiftreg                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 100 (10)          ; 84 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                            ; sld_offload_buffer_mgr                ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                  ; lpm_counter                           ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cgi:auto_generated                                                          ; cntr_cgi                              ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                           ; lpm_counter                           ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                   ; cntr_89j                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                 ; lpm_counter                           ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                         ; cntr_cgi                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                    ; lpm_counter                           ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                            ; cntr_23j                              ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                           ; lpm_shiftreg                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                            ; lpm_shiftreg                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                         ; lpm_shiftreg                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                       ; sld_rom_sr                            ; work         ;
;    |sld_signaltap:temp|                                                                                                                 ; 430 (2)           ; 765 (82)     ; 5248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 428 (0)           ; 683 (0)      ; 5248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 428 (89)          ; 683 (238)    ; 5248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                            ; sld_signaltap_implb                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                             ; altdpram                              ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                         ; lpm_decode                            ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                               ; decode_dvf                            ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                 ; lpm_mux                               ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                                          ; mux_tsc                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 5248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                            ; altsyncram                            ; work         ;
;                |altsyncram_au14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 5248        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated                                                                                                                                                             ; altsyncram_au14                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                             ; lpm_shiftreg                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                               ; lpm_shiftreg                          ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                    ; serial_crc_16                         ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                 ; sld_buffer_manager                    ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 97 (1)            ; 221 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                ; sld_ela_control                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                        ; lpm_shiftreg                          ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 82 (0)            ; 205 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                         ; sld_ela_basic_multi_level_trigger     ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 123 (123)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                              ; lpm_shiftreg                          ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 82 (0)            ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                          ; sld_mbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                   ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                    ; sld_sbpmg                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                    ; sld_sbpmg                             ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 14 (14)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                  ; sld_ela_trigger_flow_mgr              ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                          ; lpm_shiftreg                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 105 (10)          ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                           ; sld_offload_buffer_mgr                ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                 ; lpm_counter                           ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated                                                                         ; cntr_ggi                              ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                          ; lpm_counter                           ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                                  ; cntr_i6j                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                ; lpm_counter                           ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                                        ; cntr_hgi                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                   ; lpm_counter                           ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                           ; cntr_23j                              ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                          ; lpm_shiftreg                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                           ; lpm_shiftreg                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                        ; lpm_shiftreg                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                            ; work         ;
;    |sram:sram0|                                                                                                                         ; 1 (0)             ; 41 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram:sram0                                                                                                                                                                                                                                                                                                                                 ; sram                                  ; sram         ;
;       |sram_sram_0:sram_0|                                                                                                              ; 1 (1)             ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram:sram0|sram_sram_0:sram_0                                                                                                                                                                                                                                                                                                              ; sram_sram_0                           ; sram         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 8            ; 258          ; 8            ; 258          ; 2064  ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 20           ; 32           ; 20           ; 640   ; None              ;
; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ALTSYNCRAM                                                                                            ; AUTO ; True Dual Port   ; 1            ; 8            ; 1            ; 8            ; 8     ; buffer_tap.hex    ;
; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ALTSYNCRAM                                                                                          ; AUTO ; True Dual Port   ; 1            ; 8            ; 1            ; 8            ; 8     ; delta_control.hex ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 1024         ; 21           ; 1024         ; 21           ; 21504 ; None              ;
; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 128          ; 41           ; 128          ; 41           ; 5248  ; None              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 48          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 96          ;
; Signed Embedded Multipliers           ; 32          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 16          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File                                                              ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; ALTPLL                          ; 16.0    ; N/A          ; N/A           ; |a2dv2|PLL_200MHz:PLL_200MHz_inst                                                                                                                                                                                                                                          ; PLL_200MHz.v                                                                 ;
; Altera ; In-System Sources and Probes    ; 16.0    ; N/A          ; N/A           ; |a2dv2|a2d_data_a:a2d_data_a_inst                                                                                                                                                                                                                                          ; a2d_data_a.v                                                                 ;
; Altera ; In-System Sources and Probes    ; 16.0    ; N/A          ; N/A           ; |a2dv2|a2d_data_a:a2d_data_b_inst                                                                                                                                                                                                                                          ; a2d_data_a.v                                                                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                              ;
; Altera ; ROM: 1-PORT                     ; 16.0    ; N/A          ; N/A           ; |a2dv2|ROM_buffer_tap:buffer_control_inst                                                                                                                                                                                                                                  ; ROM_buffer_tap.v                                                             ;
; Altera ; ROM: 1-PORT                     ; 16.0    ; N/A          ; N/A           ; |a2dv2|ROM_delta_control:delta_control_inst                                                                                                                                                                                                                                ; ROM_delta_control.v                                                          ;
; Altera ; FIFO                            ; 16.0    ; N/A          ; N/A           ; |a2dv2|FIFO:fifo_1                                                                                                                                                                                                                                                         ; FIFO.v                                                                       ;
; N/A    ; altera_in_system_sources_probes ; 16.0    ; N/A          ; N/A           ; |a2dv2|p_sine:p_sine_inst                                                                                                                                                                                                                                                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/p_sine.qsys ;
; N/A    ; Qsys                            ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram:sram0                                                                                                                                                                                                                                                          ; sram.qsys                                                                    ;
; N/A    ; altera_cic_ii                   ; 16.0    ; N/A          ; N/A           ; |a2dv2|CIC:u0                                                                                                                                                                                                                                                              ; CIC.qsys                                                                     ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                      ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul                                                                                                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst                                                                                                                                                               ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst                                                                                                                                                         ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator                                                                                                                                       ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration                                                                                                                          ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample                                                                                                                                ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                                 ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                 ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator                                                                                                                                       ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration                                                                                                                          ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample                                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator                                                                                                                                       ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration                                                                                                                          ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample                                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator                                                                                                                                       ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration                                                                                                                          ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample                                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator                                                                                                                                       ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration                                                                                                                          ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample                                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator                                                                                                                                       ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration                                                                                                                          ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample                                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator                                                                                                                                       ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration                                                                                                                          ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample                                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator                                                                                                                                       ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration                                                                                                                          ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample                                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator                                                                                                                                       ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration                                                                                                                          ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample                                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator                                                                                                                                       ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration                                                                                                                          ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[9].jplus.vrc_en_0.first_dsample                                                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[9].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[9].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator                                                                                                                                      ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration                                                                                                                         ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[10].jplus.vrc_en_0.first_dsample                                                                                                                            ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[10].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[10].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator                                                                                                                                      ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration                                                                                                                         ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[11].jplus.vrc_en_0.first_dsample                                                                                                                            ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[11].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[11].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator                                                                                                                                      ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration                                                                                                                         ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[12].jplus.vrc_en_0.first_dsample                                                                                                                            ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[12].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[12].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator                                                                                                                                      ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration                                                                                                                         ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[13].jplus.vrc_en_0.first_dsample                                                                                                                            ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[13].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[13].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator                                                                                                                                      ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration                                                                                                                         ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[14].jplus.vrc_en_0.first_dsample                                                                                                                            ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[14].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[14].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator                                                                                                                                      ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration                                                                                                                         ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[15].jplus.vrc_en_0.first_dsample                                                                                                                            ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[15].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[15].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff                                                                                                                                         ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                           ;                                                                              ;
; Altera ; CIC Compiler                    ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1                                                                                                                                                                    ;                                                                              ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                ; Reason for Removal                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sram:sram0|sram_sram_0:sram_0|SRAM_OE_N                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                    ;
; adaptive_fir:adaptive_fir_inst|f_0[0..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_1[0..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_2[0..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_3[0..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_4[0..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_5[0..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_6[0..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_7[0..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_8[0..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_9[0..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_10[0..3]                                                                                                                                    ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_11[0..3]                                                                                                                                    ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_12[0..3]                                                                                                                                    ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_13[0..3]                                                                                                                                    ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_14[0..3]                                                                                                                                    ; Lost fanout                                                                                                                                                                               ;
; adaptive_fir:adaptive_fir_inst|f_15[0..3]                                                                                                                                    ; Lost fanout                                                                                                                                                                               ;
; o_sine_p[1..9]                                                                                                                                                               ; Merged with o_sine_p[10]                                                                                                                                                                  ;
; cic_encoded_data[8,20,32]                                                                                                                                                    ; Merged with cic_encoded_data[44]                                                                                                                                                          ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[1..9,11..31]                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[10]                                                                                             ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[1..9,11..31]                                                                            ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[10]                                                                                      ;
; cic_encoded_data[4,28,40]                                                                                                                                                    ; Merged with cic_encoded_data[16]                                                                                                                                                          ;
; cic_encoded_data[5,29,41]                                                                                                                                                    ; Merged with cic_encoded_data[17]                                                                                                                                                          ;
; cic_encoded_data[6,30,42]                                                                                                                                                    ; Merged with cic_encoded_data[18]                                                                                                                                                          ;
; cic_encoded_data[7,31,43]                                                                                                                                                    ; Merged with cic_encoded_data[19]                                                                                                                                                          ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[10]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[10]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0] ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|dffe_af                       ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[2]                                                               ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2]  ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[1]                                                               ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]  ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[0]                                                               ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0]  ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[3]                                                               ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3]  ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[4]                                                               ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4]  ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[5]                                                               ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5]  ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[6]                                                               ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[6]  ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[7]                                                               ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[7]  ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[8]                                                               ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[8]  ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[9]                                                               ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[9]  ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[10]                                                              ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[10] ;
; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; Total Number of Removed Registers = 166                                                                                                                                      ;                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9735  ;
; Number of registers using Synchronous Clear  ; 539   ;
; Number of registers using Synchronous Load   ; 376   ;
; Number of registers using Asynchronous Clear ; 1374  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6917  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lfsr:lfsrs_inst|state[15]                                                                                                                                                                                                                                                                                                       ; 2       ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                  ; 14      ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                  ; 14      ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                                                                                                                                                                                                       ; 3       ;
; lfsr:lfsrs_inst|state[13]                                                                                                                                                                                                                                                                                                       ; 2       ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                                                                                                                                                                                              ; 1       ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                                                                                                                                                                                 ; 7       ;
; lfsr:lfsrs_inst|state[11]                                                                                                                                                                                                                                                                                                       ; 1       ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                                                                                                                                                                                                    ; 4       ;
; lfsr:lfsrs_inst|state[10]                                                                                                                                                                                                                                                                                                       ; 2       ;
; lfsr:lfsrs_inst|state[7]                                                                                                                                                                                                                                                                                                        ; 1       ;
; lfsr:lfsrs_inst|state[6]                                                                                                                                                                                                                                                                                                        ; 1       ;
; lfsr:lfsrs_inst|state[5]                                                                                                                                                                                                                                                                                                        ; 1       ;
; lfsr:lfsrs_inst|state[0]                                                                                                                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                               ; 2       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                ; 1       ;
; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                               ; 1       ;
; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                               ; 1       ;
; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                               ; 1       ;
; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                               ; 1       ;
; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                               ; 1       ;
; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                               ; 1       ;
; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                               ; 1       ;
; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                               ; 1       ;
; Total number of inverted registers = 35                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                ;
; 3:1                ; 288 bits  ; 576 LEs       ; 288 LEs              ; 288 LEs                ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[14][5]                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|latency_cnt[0]                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                                          ;
; 3:1                ; 354 bits  ; 708 LEs       ; 354 LEs              ; 354 LEs                ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[2]                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst|count[1]                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[8]                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0]                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[6]                                                                                                                                                 ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                       ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |a2dv2|a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |a2dv2|p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                                ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |a2dv2|a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]                                ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                      ;
; 76:1               ; 12 bits   ; 600 LEs       ; 600 LEs              ; 0 LEs                  ; Yes        ; |a2dv2|adaptive_fir:adaptive_fir_inst|x[0][0]                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                     ;
; 16:1               ; 17 bits   ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; No         ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|Mux10                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for Top-level Entity: |a2dv2                     ;
+------------------------------+-------+------+-----------------------+
; Assignment                   ; Value ; From ; To                    ;
+------------------------------+-------+------+-----------------------+
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][15]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][15]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][14]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][14]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][13]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][13]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][12]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][12]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][11]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][11]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][10]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][10]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][9]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][9]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][8]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][8]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][7]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][7]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][6]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][6]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][5]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][5]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[15][0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[15][0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[2][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[2][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[3][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[3][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[4][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[4][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[5][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[5][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[6][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[6][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[7][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[7][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[8][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[8][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[9][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[9][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[10][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[10][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[11][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[11][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[12][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[12][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[13][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[13][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[14][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[14][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data_valid[15][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data_valid[15][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][5]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][5]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][6]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][6]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][7]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][7]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][8]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][8]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][9]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][9]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][10]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][10]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][11]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][11]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][12]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][12]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][13]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][13]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][14]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][14]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[14][15]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[14][15]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][5]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][5]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][6]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][6]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][7]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][7]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][8]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][8]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][9]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][9]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][10]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][10]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][11]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][11]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][12]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][12]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][13]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][13]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][14]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][14]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[13][15]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[13][15]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][5]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][5]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][6]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][6]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][7]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][7]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][8]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][8]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][9]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][9]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][10]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][10]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][11]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][11]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][12]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][12]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][13]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][13]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][14]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][14]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[12][15]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[12][15]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][5]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][5]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][6]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][6]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][7]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][7]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][8]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][8]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][9]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][9]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][10]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][10]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][11]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][11]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][12]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][12]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][13]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][13]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][14]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][14]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[11][15]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[11][15]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][5]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][5]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][6]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][6]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][7]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][7]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][8]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][8]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][9]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][9]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][10]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][10]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][11]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][11]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][12]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][12]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][13]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][13]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][14]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][14]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[10][15]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[10][15]      ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[9][15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[9][15]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[8][15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[8][15]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[7][15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[7][15]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[6][15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[6][15]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[5][15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[5][15]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[4][15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[4][15]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[3][15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[3][15]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[2][15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[2][15]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[1][15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[1][15]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][12]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][12]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][13]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][13]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][14]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][14]       ;
; PRESERVE_REGISTER            ; on    ; -    ; CIC_data[0][15]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; CIC_data[0][15]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[0]               ;
+------------------------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                       ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                    ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                    ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity2a0                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity1                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_lp7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                  ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                   ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_lp7:rs_dgwp|dffpipe_0v8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_6u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                  ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                   ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_6u7:ws_dgrp|dffpipe_0v8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_signaltap:CIC_20output_20only ;
+-----------------+-------+------+-------------------------+
; Assignment      ; Value ; From ; To                      ;
+-----------------+-------+------+-------------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                       ;
+-----------------+-------+------+-------------------------+


+-------------------------------------------+
; Source assignments for sld_signaltap:temp ;
+-----------------+-------+------+----------+
; Assignment      ; Value ; From ; To       ;
+-----------------+-------+------+----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -        ;
+-----------------+-------+------+----------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                  ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                        ;
; instance_id             ; a2da            ; String                                                                ;
; probe_width             ; 12              ; Signed Integer                                                        ;
; source_width            ; 1               ; Signed Integer                                                        ;
; source_initial_value    ;  0              ; String                                                                ;
; enable_metastability    ; NO              ; String                                                                ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                  ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                        ;
; instance_id             ; a2da            ; String                                                                ;
; probe_width             ; 12              ; Signed Integer                                                        ;
; source_width            ; 1               ; Signed Integer                                                        ;
; source_initial_value    ;  0              ; String                                                                ;
; enable_metastability    ; NO              ; String                                                                ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+--------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                               ;
+-------------------------+-----------------+--------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                             ;
; lpm_hint                ; UNUSED          ; String                                                             ;
; sld_auto_instance_index ; YES             ; String                                                             ;
; sld_instance_index      ; 0               ; Signed Integer                                                     ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                     ;
; sld_ir_width            ; 4               ; Signed Integer                                                     ;
; instance_id             ;                 ; String                                                             ;
; probe_width             ; 12              ; Signed Integer                                                     ;
; source_width            ; 1               ; Signed Integer                                                     ;
; source_initial_value    ; 0               ; String                                                             ;
; enable_metastability    ; NO              ; String                                                             ;
+-------------------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                         ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                       ;
; lpm_hint                ; UNUSED          ; String                                                                                       ;
; sld_auto_instance_index ; YES             ; String                                                                                       ;
; sld_instance_index      ; 0               ; Signed Integer                                                                               ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                               ;
; sld_ir_width            ; 4               ; Signed Integer                                                                               ;
; instance_id             ;                 ; String                                                                                       ;
; probe_width             ; 12              ; Signed Integer                                                                               ;
; source_width            ; 1               ; Signed Integer                                                                               ;
; source_initial_value    ; 0               ; String                                                                                       ;
; enable_metastability    ; NO              ; String                                                                                       ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------+
; Parameter Name                ; Value                        ; Type                             ;
+-------------------------------+------------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_200MHz ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                          ;
; LOCK_LOW                      ; 1                            ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                          ;
; BANDWIDTH                     ; 0                            ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 50                           ; Signed Integer                   ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK0_DIVIDE_BY                ; 25                           ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; VCO_MIN                       ; 0                            ; Untyped                          ;
; VCO_MAX                       ; 0                            ; Untyped                          ;
; VCO_CENTER                    ; 0                            ; Untyped                          ;
; PFD_MIN                       ; 0                            ; Untyped                          ;
; PFD_MAX                       ; 0                            ; Untyped                          ;
; M_INITIAL                     ; 0                            ; Untyped                          ;
; M                             ; 0                            ; Untyped                          ;
; N                             ; 1                            ; Untyped                          ;
; M2                            ; 1                            ; Untyped                          ;
; N2                            ; 1                            ; Untyped                          ;
; SS                            ; 1                            ; Untyped                          ;
; C0_HIGH                       ; 0                            ; Untyped                          ;
; C1_HIGH                       ; 0                            ; Untyped                          ;
; C2_HIGH                       ; 0                            ; Untyped                          ;
; C3_HIGH                       ; 0                            ; Untyped                          ;
; C4_HIGH                       ; 0                            ; Untyped                          ;
; C5_HIGH                       ; 0                            ; Untyped                          ;
; C6_HIGH                       ; 0                            ; Untyped                          ;
; C7_HIGH                       ; 0                            ; Untyped                          ;
; C8_HIGH                       ; 0                            ; Untyped                          ;
; C9_HIGH                       ; 0                            ; Untyped                          ;
; C0_LOW                        ; 0                            ; Untyped                          ;
; C1_LOW                        ; 0                            ; Untyped                          ;
; C2_LOW                        ; 0                            ; Untyped                          ;
; C3_LOW                        ; 0                            ; Untyped                          ;
; C4_LOW                        ; 0                            ; Untyped                          ;
; C5_LOW                        ; 0                            ; Untyped                          ;
; C6_LOW                        ; 0                            ; Untyped                          ;
; C7_LOW                        ; 0                            ; Untyped                          ;
; C8_LOW                        ; 0                            ; Untyped                          ;
; C9_LOW                        ; 0                            ; Untyped                          ;
; C0_INITIAL                    ; 0                            ; Untyped                          ;
; C1_INITIAL                    ; 0                            ; Untyped                          ;
; C2_INITIAL                    ; 0                            ; Untyped                          ;
; C3_INITIAL                    ; 0                            ; Untyped                          ;
; C4_INITIAL                    ; 0                            ; Untyped                          ;
; C5_INITIAL                    ; 0                            ; Untyped                          ;
; C6_INITIAL                    ; 0                            ; Untyped                          ;
; C7_INITIAL                    ; 0                            ; Untyped                          ;
; C8_INITIAL                    ; 0                            ; Untyped                          ;
; C9_INITIAL                    ; 0                            ; Untyped                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                          ;
; C0_PH                         ; 0                            ; Untyped                          ;
; C1_PH                         ; 0                            ; Untyped                          ;
; C2_PH                         ; 0                            ; Untyped                          ;
; C3_PH                         ; 0                            ; Untyped                          ;
; C4_PH                         ; 0                            ; Untyped                          ;
; C5_PH                         ; 0                            ; Untyped                          ;
; C6_PH                         ; 0                            ; Untyped                          ;
; C7_PH                         ; 0                            ; Untyped                          ;
; C8_PH                         ; 0                            ; Untyped                          ;
; C9_PH                         ; 0                            ; Untyped                          ;
; L0_HIGH                       ; 1                            ; Untyped                          ;
; L1_HIGH                       ; 1                            ; Untyped                          ;
; G0_HIGH                       ; 1                            ; Untyped                          ;
; G1_HIGH                       ; 1                            ; Untyped                          ;
; G2_HIGH                       ; 1                            ; Untyped                          ;
; G3_HIGH                       ; 1                            ; Untyped                          ;
; E0_HIGH                       ; 1                            ; Untyped                          ;
; E1_HIGH                       ; 1                            ; Untyped                          ;
; E2_HIGH                       ; 1                            ; Untyped                          ;
; E3_HIGH                       ; 1                            ; Untyped                          ;
; L0_LOW                        ; 1                            ; Untyped                          ;
; L1_LOW                        ; 1                            ; Untyped                          ;
; G0_LOW                        ; 1                            ; Untyped                          ;
; G1_LOW                        ; 1                            ; Untyped                          ;
; G2_LOW                        ; 1                            ; Untyped                          ;
; G3_LOW                        ; 1                            ; Untyped                          ;
; E0_LOW                        ; 1                            ; Untyped                          ;
; E1_LOW                        ; 1                            ; Untyped                          ;
; E2_LOW                        ; 1                            ; Untyped                          ;
; E3_LOW                        ; 1                            ; Untyped                          ;
; L0_INITIAL                    ; 1                            ; Untyped                          ;
; L1_INITIAL                    ; 1                            ; Untyped                          ;
; G0_INITIAL                    ; 1                            ; Untyped                          ;
; G1_INITIAL                    ; 1                            ; Untyped                          ;
; G2_INITIAL                    ; 1                            ; Untyped                          ;
; G3_INITIAL                    ; 1                            ; Untyped                          ;
; E0_INITIAL                    ; 1                            ; Untyped                          ;
; E1_INITIAL                    ; 1                            ; Untyped                          ;
; E2_INITIAL                    ; 1                            ; Untyped                          ;
; E3_INITIAL                    ; 1                            ; Untyped                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                          ;
; L0_PH                         ; 0                            ; Untyped                          ;
; L1_PH                         ; 0                            ; Untyped                          ;
; G0_PH                         ; 0                            ; Untyped                          ;
; G1_PH                         ; 0                            ; Untyped                          ;
; G2_PH                         ; 0                            ; Untyped                          ;
; G3_PH                         ; 0                            ; Untyped                          ;
; E0_PH                         ; 0                            ; Untyped                          ;
; E1_PH                         ; 0                            ; Untyped                          ;
; E2_PH                         ; 0                            ; Untyped                          ;
; E3_PH                         ; 0                            ; Untyped                          ;
; M_PH                          ; 0                            ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK4                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                          ;
; CBXI_PARAMETER                ; PLL_200MHz_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                   ;
+-------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; delta_control.hex    ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_cmb1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; buffer_tap.hex       ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_1ib1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adaptive_fir:adaptive_fir_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W1             ; 12    ; Signed Integer                                     ;
; W2             ; 32    ; Signed Integer                                     ;
; L              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CIC:u0|CIC_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+----------------------------------------+
; Parameter Name    ; Value        ; Type                                   ;
+-------------------+--------------+----------------------------------------+
; DEVICE_FAMILY     ; Cyclone IV E ; String                                 ;
; FILTER_TYPE       ; decimator    ; String                                 ;
; STAGES            ; 1            ; Signed Integer                         ;
; D_DELAY           ; 1            ; Signed Integer                         ;
; VRC_EN            ; 0            ; Signed Integer                         ;
; RCF_MAX           ; 1024         ; Signed Integer                         ;
; RCF_MIN           ; 1024         ; Signed Integer                         ;
; INTERFACES        ; 16           ; Signed Integer                         ;
; CH_PER_INT        ; 1            ; Signed Integer                         ;
; INT_USE_MEM       ; false        ; String                                 ;
; INT_MEM           ; auto         ; String                                 ;
; DIF_USE_MEM       ; false        ; String                                 ;
; DIF_MEM           ; auto         ; String                                 ;
; IN_WIDTH          ; 16           ; Signed Integer                         ;
; OUT_WIDTH         ; 16           ; Signed Integer                         ;
; ROUND_TYPE        ; H_PRUNE      ; String                                 ;
; PIPELINING        ; 0            ; Signed Integer                         ;
; C_STAGE_0_WIDTH   ; 17           ; Signed Integer                         ;
; C_STAGE_1_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_2_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_3_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_4_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_5_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_6_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_7_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_8_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_9_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_10_WIDTH  ; 0            ; Signed Integer                         ;
; C_STAGE_11_WIDTH  ; 0            ; Signed Integer                         ;
; MAX_C_STAGE_WIDTH ; 26           ; Signed Integer                         ;
; I_STAGE_0_WIDTH   ; 22           ; Signed Integer                         ;
; I_STAGE_1_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_2_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_3_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_4_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_5_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_6_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_7_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_8_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_9_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_10_WIDTH  ; 0            ; Signed Integer                         ;
; I_STAGE_11_WIDTH  ; 0            ; Signed Integer                         ;
; MAX_I_STAGE_WIDTH ; 26           ; Signed Integer                         ;
+-------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                             ;
+-------------------------------------------+-------------+--------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                          ;
; LPM_NUMWORDS                              ; 128         ; Signed Integer                                   ;
; LPM_SHOWAHEAD                             ; ON          ; Untyped                                          ;
; LPM_WIDTH                                 ; 48          ; Signed Integer                                   ;
; LPM_WIDTH_R                               ; 12          ; Signed Integer                                   ;
; LPM_WIDTHU                                ; 7           ; Signed Integer                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                          ;
; RDSYNC_DELAYPIPE                          ; 3           ; Signed Integer                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                          ;
; USE_EAB                                   ; OFF         ; Untyped                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                          ;
; WRSYNC_DELAYPIPE                          ; 3           ; Signed Integer                                   ;
; CBXI_PARAMETER                            ; dcfifo_qhj1 ; Untyped                                          ;
+-------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:CIC_20output_20only                                                                         ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                           ; String         ;
; sld_node_info                                   ; 805334537                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 21                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 21                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                    ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 87                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 21                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:temp                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334540                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 41                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 41                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 144                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 41                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 1                                                  ;
; Entity Instance               ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                    ;
; Entity Instance                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 32                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram:sram0"                                                                                                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address       ; Input  ; Warning  ; Input port expression (21 bits) is wider than the input port (20 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; byteenable    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; read          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; writedata     ; Input  ; Warning  ; Input port expression (20 bits) is wider than the input port (16 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; readdatavalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:fifo_1"                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rdreq    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wrreq    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[11..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core" ;
+------------------+-------+----------+--------------------------------------+
; Port             ; Type  ; Severity ; Details                              ;
+------------------+-------+----------+--------------------------------------+
; rate             ; Input ; Info     ; Stuck at GND                         ;
; in_startofpacket ; Input ; Info     ; Stuck at VCC                         ;
; in_endofpacket   ; Input ; Info     ; Stuck at VCC                         ;
+------------------+-------+----------+--------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "CIC:u0|CIC_cic_ii_0:cic_ii_0" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                  ;
+-------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CIC:u0"                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_ready         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adaptive_fir:adaptive_fir_inst"                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_in ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_buffer_tap:buffer_control_inst"                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; address ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[7]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_delta_control:delta_control_inst" ;
+---------+-------+----------+-------------------------------------+
; Port    ; Type  ; Severity ; Details                             ;
+---------+-------+----------+-------------------------------------+
; address ; Input ; Info     ; Stuck at GND                        ;
+---------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_200MHz:PLL_200MHz_inst"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0"                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p_sine:p_sine_inst"                                                                                                                                                                  ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; probe  ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; source ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "a2d_data_a:a2d_data_b_inst"                                                                                                                                                          ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; probe  ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; source ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "a2d_data_a:a2d_data_a_inst"                                                                                                                                                          ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; probe  ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; source ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                       ;
+----------------+---------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name       ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 9              ; CIC_20output_20only ; 21                  ; 21               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 12             ; temp                ; 41                  ; 41               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                        ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; 0              ; Mu          ; 8     ; 1     ; Read/Write ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated ;
; 1              ; BUFF        ; 8     ; 1     ; Read/Write ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated   ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 659                         ;
; cycloneiii_ff         ; 8124                        ;
;     CLR               ; 732                         ;
;     ENA               ; 5406                        ;
;     ENA CLR           ; 33                          ;
;     ENA SCLR          ; 406                         ;
;     ENA SLD           ; 246                         ;
;     SCLR              ; 29                          ;
;     plain             ; 1272                        ;
; cycloneiii_io_obuf    ; 84                          ;
; cycloneiii_lcell_comb ; 8404                        ;
;     arith             ; 1997                        ;
;         2 data inputs ; 577                         ;
;         3 data inputs ; 1420                        ;
;     normal            ; 6407                        ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 301                         ;
;         2 data inputs ; 485                         ;
;         3 data inputs ; 638                         ;
;         4 data inputs ; 4964                        ;
; cycloneiii_mac_mult   ; 48                          ;
; cycloneiii_mac_out    ; 48                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 500                         ;
;                       ;                             ;
; Max LUT depth         ; 26.90                       ;
; Average LUT depth     ; 6.62                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 9                                     ;
;     ENA CLR SLD       ; 4                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 121                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 117                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 19                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 52                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.99                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:56     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "temp"                                                                                                                                                                  ;
+-------------------------------+---------------+-----------+--------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name     ; Netlist Type Used ; Actual Connection                                                                                    ; Details ;
+-------------------------------+---------------+-----------+--------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; PLL_200MHz:PLL_200MHz_inst|c0 ; pre-synthesis ; connected ; Top                ; post-synthesis    ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; sram_address[0]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[0]                                                                                      ; N/A     ;
; sram_address[0]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[0]                                                                                      ; N/A     ;
; sram_address[10]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[10]                                                                                     ; N/A     ;
; sram_address[10]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[10]                                                                                     ; N/A     ;
; sram_address[11]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[11]                                                                                     ; N/A     ;
; sram_address[11]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[11]                                                                                     ; N/A     ;
; sram_address[12]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[12]                                                                                     ; N/A     ;
; sram_address[12]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[12]                                                                                     ; N/A     ;
; sram_address[13]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[13]                                                                                     ; N/A     ;
; sram_address[13]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[13]                                                                                     ; N/A     ;
; sram_address[14]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[14]                                                                                     ; N/A     ;
; sram_address[14]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[14]                                                                                     ; N/A     ;
; sram_address[15]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[15]                                                                                     ; N/A     ;
; sram_address[15]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[15]                                                                                     ; N/A     ;
; sram_address[16]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[16]                                                                                     ; N/A     ;
; sram_address[16]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[16]                                                                                     ; N/A     ;
; sram_address[17]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[17]                                                                                     ; N/A     ;
; sram_address[17]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[17]                                                                                     ; N/A     ;
; sram_address[18]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[18]                                                                                     ; N/A     ;
; sram_address[18]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[18]                                                                                     ; N/A     ;
; sram_address[19]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[19]                                                                                     ; N/A     ;
; sram_address[19]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[19]                                                                                     ; N/A     ;
; sram_address[1]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[1]                                                                                      ; N/A     ;
; sram_address[1]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[1]                                                                                      ; N/A     ;
; sram_address[20]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[20]                                                                                     ; N/A     ;
; sram_address[20]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[20]                                                                                     ; N/A     ;
; sram_address[2]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[2]                                                                                      ; N/A     ;
; sram_address[2]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[2]                                                                                      ; N/A     ;
; sram_address[3]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[3]                                                                                      ; N/A     ;
; sram_address[3]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[3]                                                                                      ; N/A     ;
; sram_address[4]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[4]                                                                                      ; N/A     ;
; sram_address[4]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[4]                                                                                      ; N/A     ;
; sram_address[5]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[5]                                                                                      ; N/A     ;
; sram_address[5]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[5]                                                                                      ; N/A     ;
; sram_address[6]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[6]                                                                                      ; N/A     ;
; sram_address[6]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[6]                                                                                      ; N/A     ;
; sram_address[7]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[7]                                                                                      ; N/A     ;
; sram_address[7]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[7]                                                                                      ; N/A     ;
; sram_address[8]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[8]                                                                                      ; N/A     ;
; sram_address[8]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[8]                                                                                      ; N/A     ;
; sram_address[9]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[9]                                                                                      ; N/A     ;
; sram_address[9]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; sram_address[9]                                                                                      ; N/A     ;
; temp_counter[0]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[0]                                                                                      ; N/A     ;
; temp_counter[0]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[0]                                                                                      ; N/A     ;
; temp_counter[10]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[10]                                                                                     ; N/A     ;
; temp_counter[10]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[10]                                                                                     ; N/A     ;
; temp_counter[11]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[11]                                                                                     ; N/A     ;
; temp_counter[11]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[11]                                                                                     ; N/A     ;
; temp_counter[12]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[12]                                                                                     ; N/A     ;
; temp_counter[12]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[12]                                                                                     ; N/A     ;
; temp_counter[13]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[13]                                                                                     ; N/A     ;
; temp_counter[13]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[13]                                                                                     ; N/A     ;
; temp_counter[14]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[14]                                                                                     ; N/A     ;
; temp_counter[14]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[14]                                                                                     ; N/A     ;
; temp_counter[15]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[15]                                                                                     ; N/A     ;
; temp_counter[15]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[15]                                                                                     ; N/A     ;
; temp_counter[16]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[16]                                                                                     ; N/A     ;
; temp_counter[16]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[16]                                                                                     ; N/A     ;
; temp_counter[17]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[17]                                                                                     ; N/A     ;
; temp_counter[17]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[17]                                                                                     ; N/A     ;
; temp_counter[18]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[18]                                                                                     ; N/A     ;
; temp_counter[18]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[18]                                                                                     ; N/A     ;
; temp_counter[19]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[19]                                                                                     ; N/A     ;
; temp_counter[19]              ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[19]                                                                                     ; N/A     ;
; temp_counter[1]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[1]                                                                                      ; N/A     ;
; temp_counter[1]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[1]                                                                                      ; N/A     ;
; temp_counter[2]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[2]                                                                                      ; N/A     ;
; temp_counter[2]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[2]                                                                                      ; N/A     ;
; temp_counter[3]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[3]                                                                                      ; N/A     ;
; temp_counter[3]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[3]                                                                                      ; N/A     ;
; temp_counter[4]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[4]                                                                                      ; N/A     ;
; temp_counter[4]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[4]                                                                                      ; N/A     ;
; temp_counter[5]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[5]                                                                                      ; N/A     ;
; temp_counter[5]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[5]                                                                                      ; N/A     ;
; temp_counter[6]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[6]                                                                                      ; N/A     ;
; temp_counter[6]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[6]                                                                                      ; N/A     ;
; temp_counter[7]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[7]                                                                                      ; N/A     ;
; temp_counter[7]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[7]                                                                                      ; N/A     ;
; temp_counter[8]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[8]                                                                                      ; N/A     ;
; temp_counter[8]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[8]                                                                                      ; N/A     ;
; temp_counter[9]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[9]                                                                                      ; N/A     ;
; temp_counter[9]               ; pre-synthesis ; connected ; Top                ; post-synthesis    ; temp_counter[9]                                                                                      ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|gnd                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~GND                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
; temp|vcc                      ; post-fitting  ; connected ; sld_signaltap:temp ; post-synthesis    ; sld_signaltap:temp|~VCC                                                                              ; N/A     ;
+-------------------------------+---------------+-----------+--------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "CIC_20output_20only"                                                                                                                                                                                                                                                                ;
+-------------------------------+---------------+-----------+-----------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name                    ; Netlist Type Used ; Actual Connection                                                                                                                                                                                  ; Details ;
+-------------------------------+---------------+-----------+-----------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CIC:u0|out_channel[0]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[16] ; N/A     ;
; CIC:u0|out_channel[0]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[16] ; N/A     ;
; CIC:u0|out_channel[1]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[17] ; N/A     ;
; CIC:u0|out_channel[1]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[17] ; N/A     ;
; CIC:u0|out_channel[2]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[18] ; N/A     ;
; CIC:u0|out_channel[2]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[18] ; N/A     ;
; CIC:u0|out_channel[3]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[19] ; N/A     ;
; CIC:u0|out_channel[3]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[19] ; N/A     ;
; CIC:u0|out_data[0]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[0]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[0]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[0]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[10]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[10]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[10]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[10]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[11]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[11]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[11]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[11]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[12]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[12]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[12]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[12]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[13]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[13]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[13]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[13]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[14]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[14]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[14]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[14]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[15]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[15]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[15]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[15]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[1]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[1]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[1]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[1]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[2]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[2]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[2]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[2]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[3]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[3]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[3]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[3]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[4]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[4]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[4]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[4]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[5]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[5]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[5]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[5]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[6]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[6]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[6]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[6]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[7]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[7]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[7]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[7]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[8]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[8]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[8]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[8]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[9]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[9]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[9]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[9]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_valid              ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s                                                                                    ; N/A     ;
; CIC:u0|out_valid              ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s                                                                                    ; N/A     ;
; PLL_200MHz:PLL_200MHz_inst|c0 ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0]                                                                                               ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
+-------------------------------+---------------+-----------+-----------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Aug 23 19:18:15 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "p_sine.qsys"
Info (12250): 2017.08.23.19:18:28 Progress: Loading a2dv2/p_sine.qsys
Info (12250): 2017.08.23.19:18:29 Progress: Reading input file
Info (12250): 2017.08.23.19:18:29 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 16.0]
Info (12250): 2017.08.23.19:18:29 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2017.08.23.19:18:29 Progress: Building connections
Info (12250): 2017.08.23.19:18:29 Progress: Parameterizing connections
Info (12250): 2017.08.23.19:18:29 Progress: Validating
Info (12250): 2017.08.23.19:18:30 Progress: Done reading input file
Info (12250): P_sine: Generating p_sine "p_sine" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "p_sine" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): P_sine: Done "p_sine" with 2 modules, 2 files
Info (12249): Finished elaborating Qsys system entity "p_sine.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file sram/synthesis/sram.v
    Info (12023): Found entity 1: sram File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram/synthesis/sram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sram/synthesis/submodules/sram_sram_0.v
    Info (12023): Found entity 1: sram_sram_0 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram/synthesis/submodules/sram_sram_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v
    Info (12023): Found entity 1: CIC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 50
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_small_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 53
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_delay-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 87
    Info (12023): Found entity 1: auk_dspip_fastaddsub File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastadd.vhd Line: 36
    Info (12023): Found entity 1: auk_dspip_fastadd File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastadd.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_pipelined_adder-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_pipelined_adder File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv
    Info (12022): Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CIC) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd Line: 82
    Info (12023): Found entity 1: auk_dspip_differentiator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv
    Info (12023): Found entity 1: auk_dspip_downsample File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_integrator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_upsample.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_upsample File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_upsample.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd
    Info (12022): Found design unit 1: auk_dspip_channel_buffer-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_channel_buffer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv
    Info (12023): Found entity 1: auk_dspip_variable_downsample File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_variable_downsample.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv
    Info (12023): Found entity 1: alt_cic_int_siso File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_int_siso.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv
    Info (12023): Found entity 1: alt_cic_dec_siso File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv
    Info (12023): Found entity 1: alt_cic_int_simo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_int_simo.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv
    Info (12023): Found entity 1: alt_cic_dec_miso File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv
    Info (12023): Found entity 1: alt_cic_core File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv
    Info (12023): Found entity 1: CIC_cic_ii_0 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file adaptive_fir.v
    Info (12023): Found entity 1: adaptive_fir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file nco.vhd
    Info (12022): Found design unit 1: nco-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd Line: 18
    Info (12023): Found entity 1: nco File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file a2d_data_a.v
    Info (12023): Found entity 1: a2d_data_a File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at a2dv2.v(536): ignored dangling comma in List of Port Connections File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 536
Info (12021): Found 1 design units, including 1 entities, in source file a2dv2.v
    Info (12023): Found entity 1: a2dv2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file fir_ip.v
    Info (12023): Found entity 1: fir_IP File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir_ip/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file fir_ip/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file fir_ip/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir_ip/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir_ip/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_IP_0002_rtl_core-normal File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: fir_IP_0002_rtl_core File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_ast.vhd
    Info (12022): Found design unit 1: fir_IP_0002_ast-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: fir_IP_0002_ast File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002.vhd
    Info (12022): Found design unit 1: fir_IP_0002-syn File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 33
    Info (12023): Found entity 1: fir_IP_0002 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd Line: 19
    Info (12023): Found entity 1: debouncer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file pll_200mhz.v
    Info (12023): Found entity 1: PLL_200MHz File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file just_fir.v
    Info (12023): Found entity 1: just_fir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: lfsr-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd Line: 12
    Info (12023): Found entity 1: lfsr File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rom_delta_control.v
    Info (12023): Found entity 1: ROM_delta_control File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_buffer_tap.v
    Info (12023): Found entity 1: ROM_buffer_tap File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/p_sine/p_sine.v
    Info (12023): Found entity 1: p_sine File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/p_sine/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "a2dv2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at a2dv2.v(293): object "ast_sink_error" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 293
Warning (10036): Verilog HDL or VHDL warning at a2dv2.v(312): object "i" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 312
Warning (10036): Verilog HDL or VHDL warning at a2dv2.v(324): object "phasecounterselect" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 324
Warning (10036): Verilog HDL or VHDL warning at a2dv2.v(1005): object "CIC_data" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 1005
Warning (10036): Verilog HDL or VHDL warning at a2dv2.v(1006): object "CIC_data_valid" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 1006
Warning (10034): Output port "LEDG[8..5]" at a2dv2.v(148) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
Warning (10034): Output port "LEDG[2]" at a2dv2.v(148) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
Warning (10034): Output port "LEDG[0]" at a2dv2.v(148) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
Warning (10034): Output port "LEDR" at a2dv2.v(149) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
Warning (10034): Output port "HEX0" at a2dv2.v(158) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
Warning (10034): Output port "HEX1" at a2dv2.v(159) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
Warning (10034): Output port "HEX2" at a2dv2.v(160) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
Warning (10034): Output port "HEX3" at a2dv2.v(161) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
Warning (10034): Output port "HEX4" at a2dv2.v(162) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
Warning (10034): Output port "HEX5" at a2dv2.v(163) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 163
Warning (10034): Output port "HEX6" at a2dv2.v(164) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
Warning (10034): Output port "HEX7" at a2dv2.v(165) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
Warning (10034): Output port "FL_ADDR" at a2dv2.v(198) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
Warning (10034): Output port "DB" at a2dv2.v(230) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
Warning (10034): Output port "test_out_data" at a2dv2.v(314) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
Warning (10034): Output port "LCD_BLON" at a2dv2.v(168) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
Warning (10034): Output port "LCD_EN" at a2dv2.v(170) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
Warning (10034): Output port "LCD_ON" at a2dv2.v(171) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
Warning (10034): Output port "LCD_RS" at a2dv2.v(172) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
Warning (10034): Output port "LCD_RW" at a2dv2.v(173) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
Warning (10034): Output port "SD_CLK" at a2dv2.v(176) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 176
Warning (10034): Output port "I2C_SCLK" at a2dv2.v(194) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 194
Warning (10034): Output port "FL_CE_N" at a2dv2.v(199) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 199
Warning (10034): Output port "FL_OE_N" at a2dv2.v(201) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 201
Warning (10034): Output port "FL_RST_N" at a2dv2.v(202) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 202
Warning (10034): Output port "FL_WE_N" at a2dv2.v(204) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 204
Warning (10034): Output port "FL_WP_N" at a2dv2.v(205) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 205
Warning (10034): Output port "AIC_DIN" at a2dv2.v(221) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 221
Warning (10034): Output port "AIC_SPI_CS" at a2dv2.v(225) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 225
Warning (10034): Output port "AIC_XCLK" at a2dv2.v(226) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 226
Warning (10034): Output port "CLKOUT0" at a2dv2.v(228) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 228
Warning (10034): Output port "ast_source_valid" at a2dv2.v(296) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 296
Info (12128): Elaborating entity "a2d_data_a" for hierarchy "a2d_data_a:a2d_data_a_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 506
Info (12128): Elaborating entity "altsource_probe" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 73
Info (12130): Elaborated megafunction instantiation "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 73
Info (12133): Instantiated megafunction "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 73
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "a2da"
    Info (12134): Parameter "probe_width" = "12"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "p_sine" for hierarchy "p_sine:p_sine_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 514
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = ""
    Info (12134): Parameter "probe_width" = "12"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Warning (10296): VHDL warning at altsource_probe_body.vhd(322): ignored assignment of value to null range File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 322
Warning (10296): VHDL warning at altsource_probe_body.vhd(516): ignored assignment of value to null range File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 516
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Warning (10296): VHDL warning at altsource_probe_body.vhd(613): ignored assignment of value to null range File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 613
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (12128): Elaborating entity "PLL_200MHz" for hierarchy "PLL_200MHz:PLL_200MHz_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 536
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 108
Info (12130): Elaborated megafunction instantiation "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 108
Info (12133): Instantiated megafunction "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "50"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_200MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_200mhz_altpll.v
    Info (12023): Found entity 1: PLL_200MHz_altpll File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_200MHz_altpll" for hierarchy "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsr:lfsrs_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 746
Info (12128): Elaborating entity "ROM_delta_control" for hierarchy "ROM_delta_control:delta_control_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 750
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 82
Info (12133): Instantiated megafunction "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "delta_control.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Mu"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cmb1.tdf
    Info (12023): Found entity 1: altsyncram_cmb1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cmb1" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_36d2.tdf
    Info (12023): Found entity 1: altsyncram_36d2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_36d2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_36d2" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "delta_control.hex" was read in the word-addressed format File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/delta_control.hex Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 36
Info (12133): Instantiated megafunction "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1299513344"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ROM_buffer_tap" for hierarchy "ROM_buffer_tap:buffer_control_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 754
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 82
Info (12133): Instantiated megafunction "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "buffer_tap.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BUFF"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ib1.tdf
    Info (12023): Found entity 1: altsyncram_1ib1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1ib1" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nrc2.tdf
    Info (12023): Found entity 1: altsyncram_nrc2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_nrc2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nrc2" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "buffer_tap.hex" was read in the word-addressed format File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/buffer_tap.hex Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 36
Info (12133): Instantiated megafunction "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1112884806"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "adaptive_fir" for hierarchy "adaptive_fir:adaptive_fir_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 793
Warning (10230): Verilog HDL assignment warning at adaptive_fir.v(219): truncated value with size 43 to match size of target (33) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 219
Info (12128): Elaborating entity "CIC" for hierarchy "CIC:u0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 997
Info (12128): Elaborating entity "CIC_cic_ii_0" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v Line: 67
Info (12128): Elaborating entity "alt_cic_core" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv Line: 261
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 326
Info (12128): Elaborating entity "scfifo" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6h71.tdf
    Info (12023): Found entity 1: scfifo_6h71 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf Line: 25
Info (12128): Elaborating entity "scfifo_6h71" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_nmv.tdf
    Info (12023): Found entity 1: a_dpfifo_nmv File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_nmv" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1bh1.tdf
    Info (12023): Found entity 1: altsyncram_1bh1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1bh1" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_gs8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cmpr_gs8:almost_full_comparer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 53
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cmpr_gs8:two_comparison" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf
    Info (12023): Found entity 1: cntr_r9b File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_r9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_r9b" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf
    Info (12023): Found entity 1: cntr_8a7 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_8a7.tdf Line: 26
Info (12128): Elaborating entity "cntr_8a7" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_8a7:usedw_counter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf
    Info (12023): Found entity 1: cntr_s9b File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_s9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_s9b" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 382
Info (12128): Elaborating entity "scfifo" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6i71.tdf
    Info (12023): Found entity 1: scfifo_6i71 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6i71.tdf Line: 25
Info (12128): Elaborating entity "scfifo_6i71" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3qv.tdf
    Info (12023): Found entity 1: a_dpfifo_3qv File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_3qv" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6i71.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ah1.tdf
    Info (12023): Found entity 1: altsyncram_5ah1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_5ah1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5ah1" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_is8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cmpr_is8:almost_full_comparer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 53
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cmpr_is8:two_comparison" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf
    Info (12023): Found entity 1: cntr_t9b File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_t9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_t9b" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf
    Info (12023): Found entity 1: cntr_aa7 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_aa7.tdf Line: 26
Info (12128): Elaborating entity "cntr_aa7" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_aa7:usedw_counter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf
    Info (12023): Found entity 1: cntr_u9b File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_u9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_u9b" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 408
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_small_fifo" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 196
Info (12128): Elaborating entity "alt_cic_dec_miso" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 602
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "D_fs" into its bus
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 304
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_downsample" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 341
Info (12128): Elaborating entity "counter_module" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Info (12128): Elaborating entity "counter_module" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Info (12128): Elaborating entity "auk_dspip_channel_buffer" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 394
Info (12128): Elaborating entity "scfifo" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_4o51.tdf
    Info (12023): Found entity 1: scfifo_4o51 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf Line: 25
Info (12128): Elaborating entity "scfifo_4o51" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_flu.tdf
    Info (12023): Found entity 1: a_dpfifo_flu File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_flu" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ah1.tdf
    Info (12023): Found entity 1: altsyncram_9ah1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9ah1" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf Line: 43
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf Line: 51
Info (12128): Elaborating entity "counter_module" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 467
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 695
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:fifo_1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 1126
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v Line: 80
Info (12130): Elaborated megafunction instantiation "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v Line: 80
Info (12133): Instantiated megafunction "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v Line: 80
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "48"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qhj1.tdf
    Info (12023): Found entity 1: dcfifo_qhj1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_qhj1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_qhj1" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_rn6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_qhj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info (12023): Found entity 1: a_graycounter_m5c File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_m5c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_m5c" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_m5c:wrptr_g1p" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_qhj1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g761.tdf
    Info (12023): Found entity 1: altsyncram_g761 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_g761.tdf Line: 29
Info (12128): Elaborating entity "altsyncram_g761" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_qhj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_pb7.tdf
    Info (12023): Found entity 1: decode_pb7 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_pb7.tdf Line: 23
Info (12128): Elaborating entity "decode_pb7" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|decode_pb7:address_decoder" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_g761.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j78.tdf
    Info (12023): Found entity 1: mux_j78 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_j78.tdf Line: 23
Info (12128): Elaborating entity "mux_j78" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|mux_j78:output_mux" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_g761.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lp7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lp7 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_lp7.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_lp7" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_lp7:rs_dgwp" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_qhj1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_0v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_lp7:rs_dgwp|dffpipe_0v8:dffpipe8" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_lp7.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_6u7 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_6u7.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_6u7" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|alt_synch_pipe_6u7:ws_dgrp" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_qhj1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_qhj1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pld.tdf
    Info (12023): Found entity 1: cntr_pld File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_pld.tdf Line: 28
Info (12128): Elaborating entity "cntr_pld" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_qhj1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_j28.tdf Line: 23
Info (12128): Elaborating entity "mux_j28" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_qhj1.tdf Line: 82
Info (12128): Elaborating entity "sram" for hierarchy "sram:sram0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 1162
Info (12128): Elaborating entity "sram_sram_0" for hierarchy "sram:sram0|sram_sram_0:sram_0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram/synthesis/sram.v Line: 42
Warning (12020): Port "counter_max" on the entity instantiation of "clock_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 532
Warning (12020): Port "counter_max" on the entity instantiation of "int_channel_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 467
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q024.tdf
    Info (12023): Found entity 1: altsyncram_q024 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_q024.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf
    Info (12023): Found entity 1: altsyncram_au14 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_au14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_tsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ggi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_sgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_hgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_qgc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "CIC_20output_20only"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "temp"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.08.23.19:18:58 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 352
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "f_0[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
        Warning (14320): Synthesized away node "f_0[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
        Warning (14320): Synthesized away node "f_0[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
        Warning (14320): Synthesized away node "f_0[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
        Warning (14320): Synthesized away node "f_1[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
        Warning (14320): Synthesized away node "f_1[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
        Warning (14320): Synthesized away node "f_1[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
        Warning (14320): Synthesized away node "f_1[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
        Warning (14320): Synthesized away node "f_2[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
        Warning (14320): Synthesized away node "f_2[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
        Warning (14320): Synthesized away node "f_2[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
        Warning (14320): Synthesized away node "f_2[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
        Warning (14320): Synthesized away node "f_3[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
        Warning (14320): Synthesized away node "f_3[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
        Warning (14320): Synthesized away node "f_3[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
        Warning (14320): Synthesized away node "f_3[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
        Warning (14320): Synthesized away node "f_4[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
        Warning (14320): Synthesized away node "f_4[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
        Warning (14320): Synthesized away node "f_4[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
        Warning (14320): Synthesized away node "f_4[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
        Warning (14320): Synthesized away node "f_5[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
        Warning (14320): Synthesized away node "f_5[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
        Warning (14320): Synthesized away node "f_5[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
        Warning (14320): Synthesized away node "f_5[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
        Warning (14320): Synthesized away node "f_6[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
        Warning (14320): Synthesized away node "f_6[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
        Warning (14320): Synthesized away node "f_6[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
        Warning (14320): Synthesized away node "f_6[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
        Warning (14320): Synthesized away node "f_7[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
        Warning (14320): Synthesized away node "f_7[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
        Warning (14320): Synthesized away node "f_7[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
        Warning (14320): Synthesized away node "f_7[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
        Warning (14320): Synthesized away node "f_8[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
        Warning (14320): Synthesized away node "f_8[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
        Warning (14320): Synthesized away node "f_8[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
        Warning (14320): Synthesized away node "f_8[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
        Warning (14320): Synthesized away node "f_9[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
        Warning (14320): Synthesized away node "f_9[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
        Warning (14320): Synthesized away node "f_9[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
        Warning (14320): Synthesized away node "f_9[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
        Warning (14320): Synthesized away node "f_10[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
        Warning (14320): Synthesized away node "f_10[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
        Warning (14320): Synthesized away node "f_10[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
        Warning (14320): Synthesized away node "f_10[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
        Warning (14320): Synthesized away node "f_11[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
        Warning (14320): Synthesized away node "f_11[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
        Warning (14320): Synthesized away node "f_11[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
        Warning (14320): Synthesized away node "f_11[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
        Warning (14320): Synthesized away node "f_12[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
        Warning (14320): Synthesized away node "f_12[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
        Warning (14320): Synthesized away node "f_12[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
        Warning (14320): Synthesized away node "f_12[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
        Warning (14320): Synthesized away node "f_13[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
        Warning (14320): Synthesized away node "f_13[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
        Warning (14320): Synthesized away node "f_13[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
        Warning (14320): Synthesized away node "f_13[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
        Warning (14320): Synthesized away node "f_14[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
        Warning (14320): Synthesized away node "f_14[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
        Warning (14320): Synthesized away node "f_14[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
        Warning (14320): Synthesized away node "f_14[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
        Warning (14320): Synthesized away node "f_15[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
        Warning (14320): Synthesized away node "f_15[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
        Warning (14320): Synthesized away node "f_15[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
        Warning (14320): Synthesized away node "f_15[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[16]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 552
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[17]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 584
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[18]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 616
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[19]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 648
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[32]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1064
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[33]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1096
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[34]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1128
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[35]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1160
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[48]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1576
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[49]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1608
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[50]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1640
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[51]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1672
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[64]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2088
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[65]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2120
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[66]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2152
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[67]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2184
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[80]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2600
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[81]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2632
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[82]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2664
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[83]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2696
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[96]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3112
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[97]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3144
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[98]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3176
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[99]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3208
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[112]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3624
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[113]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3656
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[114]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3688
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[115]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3720
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[128]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[129]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[130]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4200
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[131]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4232
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[144]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4648
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[145]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4680
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[146]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4712
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[147]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4744
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[160]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5160
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[161]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5192
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[162]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5224
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[163]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5256
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[176]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5672
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[177]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5704
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[178]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5736
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[179]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5768
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[192]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6184
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[193]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6216
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[194]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6248
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[195]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6280
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[208]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6696
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[209]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6728
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[210]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6760
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[211]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6792
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[224]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7208
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[225]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7240
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[226]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7272
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[227]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7304
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[240]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7720
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[241]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7752
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[242]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7784
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[243]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7816
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[256]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 8232
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[257]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 8264
Info (278001): Inferred 32 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult15" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult14" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult31" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult13" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult30" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult12" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult29" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult11" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult28" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult10" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult27" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult9" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult26" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult22" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult18" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult21" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult25" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult17" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult23" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult19" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult20" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult24" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult16" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult8" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult7" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult6" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult5" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult4" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult3" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
Info (12130): Elaborated megafunction instantiation "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
Info (12133): Instantiated megafunction "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 214
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_46t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
Info (12133): Instantiated megafunction "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 225
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "45"
    Info (12134): Parameter "LPM_WIDTHR" = "45"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_26t.tdf
    Info (12023): Found entity 1: mult_26t File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_26t.tdf Line: 31
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "CIC Compiler" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature altera_cic_ii
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 1200 buffer(s)
    Info (13019): Ignored 1200 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_N" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 231
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_P" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 232
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_B_N" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 233
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_B_P" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 234
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 177
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 195
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 200
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 200
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 200
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 200
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 200
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 200
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 200
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 200
    Warning (13040): bidirectional pin "AIC_BCLK" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 220
    Warning (13040): bidirectional pin "AIC_LRCIN" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 223
    Warning (13040): bidirectional pin "AIC_LRCOUT" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 224
    Warning (13040): bidirectional pin "J1_152" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 235
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "AD_SCLK" is fed by VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 208
    Warning (13033): The pin "AD_SDIO" is fed by VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 209
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13010): Node "GPIO[1]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13010): Node "GPIO[2]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13010): Node "GPIO[3]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13010): Node "GPIO[4]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13010): Node "GPIO[5]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13010): Node "GPIO[6]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13010): Node "GPIO[7]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13010): Node "GPIO[10]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13010): Node "GPIO[11]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13010): Node "AD_SCLK~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 208
    Warning (13010): Node "AD_SDIO~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 209
    Warning (13010): Node "FPGA_CLK_A_N~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 231
    Warning (13010): Node "FPGA_CLK_A_P~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 232
    Warning (13010): Node "FPGA_CLK_B_N~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 233
    Warning (13010): Node "FPGA_CLK_B_P~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 234
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 160
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 163
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 163
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 163
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 163
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 163
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 163
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 163
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
    Warning (13410): Pin "LCD_ON" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 176
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 194
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 198
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 199
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 201
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 202
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 204
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 205
    Warning (13410): Pin "SRAM_OE_N" is stuck at VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 189
    Warning (13410): Pin "ADA_OE" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 212
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 214
    Warning (13410): Pin "ADB_OE" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 217
    Warning (13410): Pin "ADB_SPI_CS" is stuck at VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 219
    Warning (13410): Pin "AIC_DIN" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 221
    Warning (13410): Pin "AIC_SPI_CS" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 225
    Warning (13410): Pin "AIC_XCLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 226
    Warning (13410): Pin "CLKOUT0" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 228
    Warning (13410): Pin "DB[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "DB[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 230
    Warning (13410): Pin "ast_source_valid" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 296
    Warning (13410): Pin "test_out_data[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[14]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[15]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[16]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[17]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[18]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[19]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[20]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[21]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[22]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[23]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[24]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[25]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[26]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[27]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[28]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[29]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[30]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
    Warning (13410): Pin "test_out_data[31]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 314
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 64 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "f_10[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_10[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_10[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_10[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_10[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_10[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_10[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_6[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_6[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_6[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_6[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_6[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_6[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_6[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_14[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_14[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_14[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_14[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_14[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_14[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_14[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_2[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_2[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_2[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_2[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_2[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_2[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_2[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_11[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_11[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_11[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_11[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_11[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_11[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_11[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_7[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_7[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_7[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_7[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_7[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_7[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_7[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_15[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_15[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_15[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_15[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_15[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_15[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_15[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_3[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_3[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_3[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_3[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_3[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_3[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_3[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_5[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_5[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_5[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_5[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_5[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_5[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_5[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_9[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_9[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_9[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_9[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_9[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_9[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_9[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_13[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_13[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_13[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_13[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_13[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_13[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_13[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_1[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_1[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_1[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_1[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_1[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_1[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_1[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_4[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_4[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_4[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_4[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_4[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_4[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_4[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_8[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_8[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_8[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_8[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_8[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_8[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_8[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_12[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_12[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_12[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_12[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_12[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_12[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_12[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_0[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_0[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_0[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_0[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_0[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_0[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_0[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_6[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_6[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_6[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_6[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_6[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 946
    Info (17048): Logic cell "f_12[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_12[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_12[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_12[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_12[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 952
    Info (17048): Logic cell "f_14[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_14[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_14[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_14[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_14[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 954
    Info (17048): Logic cell "f_4[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_4[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_4[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_4[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_4[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 944
    Info (17048): Logic cell "f_3[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_3[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_3[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_3[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_3[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 943
    Info (17048): Logic cell "f_9[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_9[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_9[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_9[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_9[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 949
    Info (17048): Logic cell "f_11[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_11[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_11[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_11[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_11[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 951
    Info (17048): Logic cell "f_1[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_1[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_1[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_1[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_1[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 941
    Info (17048): Logic cell "f_7[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_7[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_7[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_7[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_7[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 947
    Info (17048): Logic cell "f_13[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_13[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_13[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_13[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_13[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 953
    Info (17048): Logic cell "f_15[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_15[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_15[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_15[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_15[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 955
    Info (17048): Logic cell "f_5[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_5[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_5[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_5[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_5[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 945
    Info (17048): Logic cell "f_2[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_2[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_2[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_2[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_2[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 942
    Info (17048): Logic cell "f_8[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_8[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_8[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_8[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_8[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 948
    Info (17048): Logic cell "f_10[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_10[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_10[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_10[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_10[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 950
    Info (17048): Logic cell "f_0[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_0[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_0[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_0[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
    Info (17048): Logic cell "f_0[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 940
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Warning (20013): Ignored 16 assignments for entity "fir_IP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
Warning (20013): Ignored 71 assignments for entity "fir_IP_0002" -- entity does not exist in design
Info (35024): Successfully connected in-system debug instance "temp" to all 115 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "CIC_20output_20only" to all 75 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v Line: 51
Warning (21074): Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 144
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 145
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 152
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 152
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 203
    Warning (15610): No output dependent on input pin "ADB_D[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 215
    Warning (15610): No output dependent on input pin "ADB_D[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 215
    Warning (15610): No output dependent on input pin "AIC_DOUT" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 222
    Warning (15610): No output dependent on input pin "CLKIN1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 227
    Warning (15610): No output dependent on input pin "XT_IN_N" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 236
    Warning (15610): No output dependent on input pin "XT_IN_P" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 237
Info (21057): Implemented 18194 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 332 output pins
    Info (21060): Implemented 84 bidirectional pins
    Info (21061): Implemented 17052 logic cells
    Info (21064): Implemented 562 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 96 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 594 warnings
    Info: Peak virtual memory: 1147 megabytes
    Info: Processing ended: Wed Aug 23 19:20:10 2017
    Info: Elapsed time: 00:01:55
    Info: Total CPU time (on all processors): 00:02:37


