// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_tupleSplitter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng_tupleShortCutFifo_V_dout,
        txEng_tupleShortCutFifo_V_empty_n,
        txEng_tupleShortCutFifo_V_read,
        sLookup2txEng_rev_rsp_V_dout,
        sLookup2txEng_rev_rsp_V_empty_n,
        sLookup2txEng_rev_rsp_V_read,
        txEng_isLookUpFifo_V_dout,
        txEng_isLookUpFifo_V_empty_n,
        txEng_isLookUpFifo_V_read,
        txEng_ipTupleFifo_V_din,
        txEng_ipTupleFifo_V_full_n,
        txEng_ipTupleFifo_V_write,
        txEng_tcpTupleFifo_V_din,
        txEng_tcpTupleFifo_V_full_n,
        txEng_tcpTupleFifo_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] txEng_tupleShortCutFifo_V_dout;
input   txEng_tupleShortCutFifo_V_empty_n;
output   txEng_tupleShortCutFifo_V_read;
input  [95:0] sLookup2txEng_rev_rsp_V_dout;
input   sLookup2txEng_rev_rsp_V_empty_n;
output   sLookup2txEng_rev_rsp_V_read;
input  [0:0] txEng_isLookUpFifo_V_dout;
input   txEng_isLookUpFifo_V_empty_n;
output   txEng_isLookUpFifo_V_read;
output  [63:0] txEng_ipTupleFifo_V_din;
input   txEng_ipTupleFifo_V_full_n;
output   txEng_ipTupleFifo_V_write;
output  [95:0] txEng_tcpTupleFifo_V_din;
input   txEng_tcpTupleFifo_V_full_n;
output   txEng_tcpTupleFifo_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng_tupleShortCutFifo_V_read;
reg sLookup2txEng_rev_rsp_V_read;
reg txEng_isLookUpFifo_V_read;
reg[63:0] txEng_ipTupleFifo_V_din;
reg txEng_ipTupleFifo_V_write;
reg[95:0] txEng_tcpTupleFifo_V_din;
reg txEng_tcpTupleFifo_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] brmerge_demorgan_fu_177_p2;
wire   [0:0] brmerge_fu_189_p2;
wire   [0:0] tmp_nbreadreq_fu_134_p3;
reg    ap_sig_bdd_75;
reg   [0:0] ts_getMeta_load_reg_215;
reg   [0:0] brmerge_demorgan_reg_219;
reg   [0:0] brmerge_reg_223;
reg    ap_sig_bdd_104;
reg   [0:0] ts_getMeta = 1'b1;
reg   [0:0] ts_isLookUp = 1'b0;
reg   [95:0] tmp_3_reg_227;
wire   [63:0] tmp_4_fu_195_p1;
reg   [63:0] tmp_4_reg_232;
reg   [95:0] tmp61_reg_237;
wire   [63:0] tmp_1_fu_199_p1;
reg   [63:0] tmp_1_reg_242;
wire   [0:0] brmerge_demorgan_fu_177_p1;
wire   [0:0] tmp_119_not_fu_183_p0;
wire   [0:0] tmp_119_not_fu_183_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_185;
reg    ap_sig_bdd_184;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ts_getMeta == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_134_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ts_getMeta <= ap_const_lv1_0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ts_getMeta == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_demorgan_fu_177_p2) & (ap_const_lv1_0 == brmerge_fu_189_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ts_getMeta == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_demorgan_fu_177_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ts_getMeta <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ts_getMeta == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        brmerge_demorgan_reg_219 <= brmerge_demorgan_fu_177_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ts_getMeta == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_demorgan_fu_177_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        brmerge_reg_223 <= brmerge_fu_189_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ts_getMeta == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_demorgan_fu_177_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp61_reg_237 <= sLookup2txEng_rev_rsp_V_dout;
        tmp_1_reg_242 <= tmp_1_fu_199_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ts_getMeta == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_demorgan_fu_177_p2) & (ap_const_lv1_0 == brmerge_fu_189_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_3_reg_227 <= txEng_tupleShortCutFifo_V_dout;
        tmp_4_reg_232 <= tmp_4_fu_195_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ts_getMeta_load_reg_215 <= ts_getMeta;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ts_getMeta == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_134_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ts_isLookUp <= txEng_isLookUpFifo_V_dout;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ap_sig_bdd_104)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ap_sig_bdd_104)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// sLookup2txEng_rev_rsp_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or brmerge_demorgan_fu_177_p2 or ap_sig_bdd_75 or ap_sig_bdd_104 or ts_getMeta)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ts_getMeta == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_demorgan_fu_177_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        sLookup2txEng_rev_rsp_V_read = ap_const_logic_1;
    end else begin
        sLookup2txEng_rev_rsp_V_read = ap_const_logic_0;
    end
end

/// txEng_ipTupleFifo_V_din assign process. ///
always @ (brmerge_demorgan_reg_219 or tmp_4_reg_232 or tmp_1_reg_242 or ap_sig_bdd_185 or ap_sig_bdd_184)
begin
    if (ap_sig_bdd_184) begin
        if (~(ap_const_lv1_0 == brmerge_demorgan_reg_219)) begin
            txEng_ipTupleFifo_V_din = tmp_1_reg_242;
        end else if (ap_sig_bdd_185) begin
            txEng_ipTupleFifo_V_din = tmp_4_reg_232;
        end else begin
            txEng_ipTupleFifo_V_din = 'bx;
        end
    end else begin
        txEng_ipTupleFifo_V_din = 'bx;
    end
end

/// txEng_ipTupleFifo_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ts_getMeta_load_reg_215 or brmerge_demorgan_reg_219 or brmerge_reg_223 or ap_sig_bdd_104)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ts_getMeta_load_reg_215) & (ap_const_lv1_0 == brmerge_demorgan_reg_219) & (ap_const_lv1_0 == brmerge_reg_223) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ts_getMeta_load_reg_215) & ~(ap_const_lv1_0 == brmerge_demorgan_reg_219) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        txEng_ipTupleFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_ipTupleFifo_V_write = ap_const_logic_0;
    end
end

/// txEng_isLookUpFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_134_p3 or ap_sig_bdd_75 or ap_sig_bdd_104 or ts_getMeta)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ts_getMeta == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_134_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        txEng_isLookUpFifo_V_read = ap_const_logic_1;
    end else begin
        txEng_isLookUpFifo_V_read = ap_const_logic_0;
    end
end

/// txEng_tcpTupleFifo_V_din assign process. ///
always @ (brmerge_demorgan_reg_219 or tmp_3_reg_227 or tmp61_reg_237 or ap_sig_bdd_185 or ap_sig_bdd_184)
begin
    if (ap_sig_bdd_184) begin
        if (~(ap_const_lv1_0 == brmerge_demorgan_reg_219)) begin
            txEng_tcpTupleFifo_V_din = tmp61_reg_237;
        end else if (ap_sig_bdd_185) begin
            txEng_tcpTupleFifo_V_din = tmp_3_reg_227;
        end else begin
            txEng_tcpTupleFifo_V_din = 'bx;
        end
    end else begin
        txEng_tcpTupleFifo_V_din = 'bx;
    end
end

/// txEng_tcpTupleFifo_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ts_getMeta_load_reg_215 or brmerge_demorgan_reg_219 or brmerge_reg_223 or ap_sig_bdd_104)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ts_getMeta_load_reg_215) & (ap_const_lv1_0 == brmerge_demorgan_reg_219) & (ap_const_lv1_0 == brmerge_reg_223) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ts_getMeta_load_reg_215) & ~(ap_const_lv1_0 == brmerge_demorgan_reg_219) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        txEng_tcpTupleFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_tcpTupleFifo_V_write = ap_const_logic_0;
    end
end

/// txEng_tupleShortCutFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or brmerge_demorgan_fu_177_p2 or brmerge_fu_189_p2 or ap_sig_bdd_75 or ap_sig_bdd_104 or ts_getMeta)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ts_getMeta == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_demorgan_fu_177_p2) & (ap_const_lv1_0 == brmerge_fu_189_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        txEng_tupleShortCutFifo_V_read = ap_const_logic_1;
    end else begin
        txEng_tupleShortCutFifo_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ap_sig_bdd_104 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_104 assign process. ///
always @ (txEng_ipTupleFifo_V_full_n or ts_getMeta_load_reg_215 or brmerge_demorgan_reg_219 or brmerge_reg_223 or txEng_tcpTupleFifo_V_full_n)
begin
    ap_sig_bdd_104 = (((txEng_ipTupleFifo_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ts_getMeta_load_reg_215) & (ap_const_lv1_0 == brmerge_demorgan_reg_219) & (ap_const_lv1_0 == brmerge_reg_223)) | ((ap_const_lv1_0 == ts_getMeta_load_reg_215) & (ap_const_lv1_0 == brmerge_demorgan_reg_219) & (ap_const_lv1_0 == brmerge_reg_223) & (txEng_tcpTupleFifo_V_full_n == ap_const_logic_0)) | ((txEng_ipTupleFifo_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ts_getMeta_load_reg_215) & ~(ap_const_lv1_0 == brmerge_demorgan_reg_219)) | ((ap_const_lv1_0 == ts_getMeta_load_reg_215) & (txEng_tcpTupleFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == brmerge_demorgan_reg_219)));
end

/// ap_sig_bdd_184 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ts_getMeta_load_reg_215 or ap_sig_bdd_104)
begin
    ap_sig_bdd_184 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ts_getMeta_load_reg_215) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_104 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_185 assign process. ///
always @ (brmerge_demorgan_reg_219 or brmerge_reg_223)
begin
    ap_sig_bdd_185 = ((ap_const_lv1_0 == brmerge_demorgan_reg_219) & (ap_const_lv1_0 == brmerge_reg_223));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_75 assign process. ///
always @ (ap_start or ap_done_reg or txEng_tupleShortCutFifo_V_empty_n or brmerge_demorgan_fu_177_p2 or brmerge_fu_189_p2 or sLookup2txEng_rev_rsp_V_empty_n or txEng_isLookUpFifo_V_empty_n or tmp_nbreadreq_fu_134_p3 or ts_getMeta)
begin
    ap_sig_bdd_75 = (((txEng_tupleShortCutFifo_V_empty_n == ap_const_logic_0) & (ts_getMeta == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_demorgan_fu_177_p2) & (ap_const_lv1_0 == brmerge_fu_189_p2)) | ((ts_getMeta == ap_const_lv1_0) & (sLookup2txEng_rev_rsp_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == brmerge_demorgan_fu_177_p2)) | ((txEng_isLookUpFifo_V_empty_n == ap_const_logic_0) & ~(ts_getMeta == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_134_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign brmerge_demorgan_fu_177_p1 = sLookup2txEng_rev_rsp_V_empty_n;
assign brmerge_demorgan_fu_177_p2 = (ts_isLookUp & brmerge_demorgan_fu_177_p1);
assign brmerge_fu_189_p2 = (ts_isLookUp | tmp_119_not_fu_183_p2);
assign tmp_119_not_fu_183_p0 = txEng_tupleShortCutFifo_V_empty_n;
assign tmp_119_not_fu_183_p2 = (tmp_119_not_fu_183_p0 ^ ap_const_lv1_1);
assign tmp_1_fu_199_p1 = sLookup2txEng_rev_rsp_V_dout[63:0];
assign tmp_4_fu_195_p1 = txEng_tupleShortCutFifo_V_dout[63:0];
assign tmp_nbreadreq_fu_134_p3 = txEng_isLookUpFifo_V_empty_n;


endmodule //toe_tupleSplitter

