Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Fri May  2 01:43:37 2025
| Host             : DESKTOP-36ONVEV running 64-bit major release  (build 9200)
| Command          : report_power -file nes_power_routed.rpt -pb nes_power_summary_routed.pb -rpx nes_power_routed.rpx
| Design           : nes
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.652        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.577        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 81.8         |
| Junction Temperature (C) | 28.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |       16 |       --- |             --- |
| Slice Logic              |     0.006 |     8398 |       --- |             --- |
|   LUT as Logic           |     0.005 |     3336 |     32600 |           10.23 |
|   LUT as Distributed RAM |    <0.001 |      172 |      9600 |            1.79 |
|   Register               |    <0.001 |     2866 |     65200 |            4.40 |
|   CARRY4                 |    <0.001 |      117 |      8150 |            1.44 |
|   F7/F8 Muxes            |    <0.001 |       72 |     32600 |            0.22 |
|   LUT as Shift Register  |    <0.001 |      110 |      9600 |            1.15 |
|   Others                 |     0.000 |      872 |       --- |             --- |
| Signals                  |     0.008 |     6062 |       --- |             --- |
| Block RAM                |     0.002 |       34 |        75 |           45.33 |
| MMCM                     |     0.413 |        4 |         5 |           80.00 |
| DSPs                     |     0.002 |        3 |       120 |            2.50 |
| I/O                      |     0.132 |       17 |       210 |            8.10 |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     0.652 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.034 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.241 |       0.228 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| Clock                                                                 | Domain                                                             | Constraint (ns) |
+-----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| Clk                                                                   | Clk                                                                |            10.0 |
| clk_buf_out_clk_wiz_1                                                 | clock_buf/inst/clk_buf_out                                         |            10.0 |
| clk_buf_out_clk_wiz_1                                                 | clock_buf/inst/clk_buf_out_clk_wiz_1                               |            10.0 |
| clk_out1_mb_block_clk_wiz_1_0                                         | controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0 |            10.0 |
| clkfbout_clk_wiz_0                                                    | clk_inst/clk_wiz_inst/inst/clkfbout_clk_wiz_0                      |            50.0 |
| clkfbout_clk_wiz_1                                                    | clock_buf/inst/clkfbout_clk_wiz_1                                  |            10.0 |
| clkfbout_mb_block_clk_wiz_1_0                                         | controller/mb_block_i/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0 |            10.0 |
| clkfbout_vga_clk_wiz                                                  | ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_vga_clk_wiz          |            10.0 |
| controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                 |            33.3 |
| controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0         |            33.3 |
| master_clk_clk_wiz_0                                                  | clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0                    |            46.6 |
| ppu_clk_clk_wiz_0                                                     | clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0                       |           186.2 |
| vga_clk_5_vga_clk_wiz                                                 | ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz         |             8.0 |
| vga_clk_vga_clk_wiz                                                   | ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz           |            40.0 |
+-----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| nes                           |     0.577 |
|   clk_inst                    |     0.095 |
|     clk_wiz_inst              |     0.095 |
|       inst                    |     0.095 |
|   clock_buf                   |     0.106 |
|     inst                      |     0.106 |
|   controller                  |     0.132 |
|     mb_block_i                |     0.132 |
|       clk_wiz_1               |     0.107 |
|       microblaze_0            |     0.013 |
|       microblaze_0_axi_intc   |     0.001 |
|       microblaze_0_axi_periph |     0.001 |
|       spi_usb                 |     0.004 |
|       timer_usb_axi           |     0.002 |
|   ppu_inst                    |     0.242 |
|     ppu_hdmi_inst             |     0.242 |
|       clk_inst                |     0.107 |
|       vga_to_hdmi             |     0.134 |
+-------------------------------+-----------+


