# SemiconductorDesign

This repository is for storing Verilog HDL code that I wrote while studying.

Use Gates with delay to proceed with the design.
[Gates Delay]
1. AND Gate : 10ns
2. OR Gate : 10ns
3. NOT Gate : 5ns
