Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 19 03:55:08 2021
| Host         : capstone running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file capstone_wrapper_utilization_placed.rpt -pb capstone_wrapper_utilization_placed.pb
| Design       : capstone_wrapper
| Device       : xczu19egffvc1760-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 10297 |     0 |    522720 |  1.97 |
|   LUT as Logic             |  9672 |     0 |    522720 |  1.85 |
|   LUT as Memory            |   625 |     0 |    161280 |  0.39 |
|     LUT as Distributed RAM |    66 |     0 |           |       |
|     LUT as Shift Register  |   559 |     0 |           |       |
| CLB Registers              |  9772 |     0 |   1045440 |  0.93 |
|   Register as Flip Flop    |  9772 |     0 |   1045440 |  0.93 |
|   Register as Latch        |     0 |     0 |   1045440 |  0.00 |
| CARRY8                     |   171 |     0 |     65340 |  0.26 |
| F7 Muxes                   |   616 |     0 |    261360 |  0.24 |
| F8 Muxes                   |   189 |     0 |    130680 |  0.14 |
| F9 Muxes                   |     0 |     0 |     65340 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 42    |          Yes |           - |          Set |
| 379   |          Yes |           - |        Reset |
| 83    |          Yes |         Set |            - |
| 9268  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 2043 |     0 |     65340 |  3.13 |
|   CLBL                                     |  937 |     0 |           |       |
|   CLBM                                     | 1106 |     0 |           |       |
| LUT as Logic                               | 9672 |     0 |    522720 |  1.85 |
|   using O5 output only                     |  182 |       |           |       |
|   using O6 output only                     | 7905 |       |           |       |
|   using O5 and O6                          | 1585 |       |           |       |
| LUT as Memory                              |  625 |     0 |    161280 |  0.39 |
|   LUT as Distributed RAM                   |   66 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    2 |       |           |       |
|     using O5 and O6                        |   64 |       |           |       |
|   LUT as Shift Register                    |  559 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  409 |       |           |       |
|     using O5 and O6                        |  150 |       |           |       |
| CLB Registers                              | 9772 |     0 |   1045440 |  0.93 |
|   Register driven from within the CLB      | 5018 |       |           |       |
|   Register driven from outside the CLB     | 4754 |       |           |       |
|     LUT in front of the register is unused | 2904 |       |           |       |
|     LUT in front of the register is used   | 1850 |       |           |       |
| Unique Control Sets                        |  511 |       |    130680 |  0.39 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 31.5 |     0 |       984 |  3.20 |
|   RAMB36/FIFO*    |    6 |     0 |       984 |  0.61 |
|     RAMB36E2 only |    6 |       |           |       |
|   RAMB18          |   51 |     0 |      1968 |  2.59 |
|     RAMB18E2 only |   51 |       |           |       |
| URAM              |    0 |     0 |       128 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       512 |  0.00 |
| HPIOB_M          |    0 |     0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       940 |  0.21 |
|   BUFGCE             |    1 |     0 |       280 |  0.36 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         4 |   0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |   0.00 |
| PCIE40E4        |    0 |     0 |         5 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 9268 |            Register |
| LUT6     | 3938 |                 CLB |
| LUT5     | 2394 |                 CLB |
| LUT2     | 1723 |                 CLB |
| LUT4     | 1512 |                 CLB |
| LUT3     | 1507 |                 CLB |
| MUXF7    |  616 |                 CLB |
| SRLC32E  |  404 |                 CLB |
| FDCE     |  379 |            Register |
| SRL16E   |  303 |                 CLB |
| MUXF8    |  189 |                 CLB |
| LUT1     |  183 |                 CLB |
| CARRY8   |  171 |                 CLB |
| RAMD32   |  114 |                 CLB |
| FDSE     |   83 |            Register |
| RAMB18E2 |   51 |           Block Ram |
| FDPE     |   42 |            Register |
| RAMS32   |   16 |                 CLB |
| RAMB36E2 |    6 |           Block Ram |
| SRLC16E  |    2 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| dbg_hub                           |    1 |
| capstone_zynq_ultra_ps_e_0_0      |    1 |
| capstone_system_ila_0_0           |    1 |
| capstone_smartconnect_0_0         |    1 |
| capstone_input_0_0                |    1 |
| capstone_debug_bridge_0_0         |    1 |
| capstone_axistream_packetfilt_0_0 |    1 |
| capstone_axi_fifo_mm_s_0_0        |    1 |
| bd_43ca_bsip_0                    |    1 |
| bd_43ca_axi_jtag_0                |    1 |
+-----------------------------------+------+


