\I\\{\_delay\_us}, 28.
\I\.{ACBG}, 26.
\I\.{ACIE}, 26, 28.
\I\.{ACIS1}, 26.
\I\.{ACME}, 26.
\I\.{ACSR}, 26, 28.
\I\.{ADCSRB}, 26.
\I\.{ADMUX}, 26.
\I\.{AIN0D}, 26.
\I\.{AIN1D}, 26.
\I\\{ANA\_COMP\_vect}, 30.
\I\\{Ancillary}, 1.
\I\.{ARM}, \[5], 22, 31.
\I\.{ARMTHRESHOLD}, \[9], 20.
\I\\{armwait}, \[20], 22.
\I\\{chirp}, \[12], 22, \[24].
\I\.{CHIRPLENGTH}, \[10], 24.
\I\.{CHIRPPERIOD}, \[10], 24.
\I\.{CLEAR}, \[4].
\I\\{count}, \[24].
\I\.{CS10}, 25.
\I\.{CS11}, 25.
\I\.{CS12}, 25.
\I\.{CS13}, 25.
\I\.{DDB0}, 23.
\I\.{DDB1}, 23.
\I\.{DDRB}, 23.
\I\.{DIDR0}, 26.
\I\.{F\_CPU}, \[3].
\I\\{f\_state}, \[13], 22, 29, 30, 31.
\I\.{GIMSK}, 23.
\I\.{ISR}, \[29], \[30], \[31].
\I\\{ledcntl}, \[12], 15, 22, \[24].
\I\\{main}, \[14].
\I\.{MCUCR}, 27.
\I\.{MUX0}, 26.
\I\.{NOWAVES}, \[5], 22, 29.
\I\.{OFF}, \[4], 22, 24.
\I\.{ON}, \[4], 15, 22, 24.
\I\.{PCIE}, 23.
\I\\{PCINT0\_vect}, 31.
\I\.{PCINT3}, 23.
\I\.{PCMSK}, 23.
\I\.{PORTB}, 24, 31.
\I\.{PORTB0}, 24.
\I\.{PORTB1}, 24.
\I\.{PORTB3}, 31.
\I\\{sei}, 18.
\I\\{Service}, 1.
\I\.{SET}, \[4].
\I\\{sirencntl}, \[12], \[24].
\I\\{sleep\_mode}, 20, 21.
\I\.{SM0}, 27.
\I\.{SM1}, 27.
\I\\{state}, \[12], \[24].
\I\.{TCCR1}, 25.
\I\.{TCNT1}, 22.
\I\\{TIMER1\_OVF\_vect}, 29.
\I\.{TIMESTART}, \[7], 22.
\I\.{TIMSK}, 25.
\I\.{TOIE1}, 25.
\I\.{WAVEHOLDOFFTIME}, \[8], 28.
\I\\{waveless}, \[20], 22.
\I\.{WAVES}, \[5], 22, 30.
\I\.{WAVETHRESHOLD}, \[6], 20, 22.

