{
  "design": {
    "design_info": {
      "boundary_crc": "0xE251CDEDBBE72B11",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../coma_flotante.gen/sources_1/bd/multiplicador_design",
      "name": "multiplicador_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "multi_flotante_0": "",
      "vio_0": "",
      "clk_wiz": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "multiplicador_design_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "multi_flotante_0": {
        "vlnv": "xilinx.com:module_ref:multi_flotante:1.0",
        "xci_name": "multiplicador_design_multi_flotante_0_0",
        "xci_path": "ip\\multiplicador_design_multi_flotante_0_0\\multiplicador_design_multi_flotante_0_0.xci",
        "inst_hier_path": "multi_flotante_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "multi_flotante",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "c": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "multiplicador_design_vio_0_0",
        "xci_path": "ip\\multiplicador_design_vio_0_0\\multiplicador_design_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_OUT": {
            "value": "3"
          },
          "C_PROBE_OUT1_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "32"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "multiplicador_design_clk_wiz_0",
        "xci_path": "ip\\multiplicador_design_clk_wiz_0\\multiplicador_design_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "clk_wiz/clk_out1",
          "vio_0/clk",
          "multi_flotante_0/clk"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "multi_flotante_0/reset"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "multi_flotante_0/a"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out2",
          "multi_flotante_0/b"
        ]
      },
      "multi_flotante_0_c": {
        "ports": [
          "multi_flotante_0/c",
          "vio_0/probe_in0"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset"
        ]
      }
    }
  }
}