
---------- Begin Simulation Statistics ----------
final_tick                                  247496500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 161974                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663240                       # Number of bytes of host memory used
host_op_rate                                   207981                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.26                       # Real time elapsed on the host
host_tick_rate                              196619403                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      203861                       # Number of instructions simulated
sim_ops                                        261791                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000247                       # Number of seconds simulated
sim_ticks                                   247496500                       # Number of ticks simulated
system.cpu.committedInsts                      203861                       # Number of instructions committed
system.cpu.committedOps                        261791                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.428091                       # CPI: cycles per instruction
system.cpu.discardedOps                          9510                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          186576                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.411846                       # IPC: instructions per cycle
system.cpu.numCycles                           494993                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  167982     64.17%     64.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                    779      0.30%     64.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    196      0.07%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    194      0.07%     64.61% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    152      0.06%     64.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    29      0.01%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd               258      0.10%     64.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 4      0.00%     64.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt               538      0.21%     64.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv               149      0.06%     65.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc             1814      0.69%     65.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult              508      0.19%     65.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc          1016      0.39%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.32% # Class of committed instruction
system.cpu.op_class_0::MemRead                  33492     12.79%     79.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 54680     20.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   261791                       # Class of committed instruction
system.cpu.tickCycles                          308417                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    31                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1432                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          901                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2659                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   42434                       # Number of BP lookups
system.cpu.branchPred.condPredicted             29515                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3192                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                18353                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   14853                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             80.929548                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    4306                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            1074                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                168                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              906                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          182                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data        72665                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            72665                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        72952                       # number of overall hits
system.cpu.dcache.overall_hits::total           72952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          503                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            503                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          565                       # number of overall misses
system.cpu.dcache.overall_misses::total           565                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37529000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37529000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37529000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37529000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        73168                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        73168                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        73517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        73517                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007685                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007685                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74610.337972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74610.337972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66423.008850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66423.008850                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          112                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33397500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33397500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006053                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73776.649746                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73776.649746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75050.561798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75050.561798                       # average overall mshr miss latency
system.cpu.dcache.replacements                     38                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        33914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           33914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20670500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20670500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        34198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        34198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72783.450704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72783.450704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18023000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18023000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007398                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007398                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71237.154150                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71237.154150                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        38751                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          38751                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16858500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16858500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        38970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        38970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005620                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005620                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76979.452055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76979.452055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           78                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11045000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11045000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78333.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78333.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          287                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           287                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           62                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           62                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          349                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          349                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.177650                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.177650                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           51                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           51                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4329500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4329500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.146132                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.146132                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84892.156863                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84892.156863                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          115                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          115                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.008621                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008621                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.008621                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008621                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           288.911973                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               73629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            165.087444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   288.911973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.282141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.282141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.398438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            147944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           147944                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions              131931                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions              31392                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions             10468                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst        61651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            61651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        61651                       # number of overall hits
system.cpu.icache.overall_hits::total           61651                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1338                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1338                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1338                       # number of overall misses
system.cpu.icache.overall_misses::total          1338                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     85561000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     85561000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     85561000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     85561000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        62989                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        62989                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        62989                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        62989                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021242                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021242                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021242                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021242                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63946.935725                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63946.935725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63946.935725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63946.935725                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          837                       # number of writebacks
system.cpu.icache.writebacks::total               837                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1338                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1338                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1338                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1338                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     84223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     84223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     84223000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     84223000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62946.935725                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62946.935725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62946.935725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62946.935725                       # average overall mshr miss latency
system.cpu.icache.replacements                    837                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        61651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           61651                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1338                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1338                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     85561000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     85561000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        62989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        62989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63946.935725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63946.935725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     84223000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     84223000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62946.935725                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62946.935725                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           413.597033                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               62989                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1338                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.076981                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   413.597033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.807807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.807807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            127316                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           127316                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    247496500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                    203861                       # Number of Instructions committed
system.cpu.thread0.numOps                      261791                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   39                       # number of demand (read+write) hits
system.l2.demand_hits::total                      348                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 309                       # number of overall hits
system.l2.overall_hits::.cpu.data                  39                       # number of overall hits
system.l2.overall_hits::total                     348                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1029                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                407                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1436                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1029                       # number of overall misses
system.l2.overall_misses::.cpu.data               407                       # number of overall misses
system.l2.overall_misses::total                  1436                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     78908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     32370000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        111278000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     78908000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     32370000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       111278000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              446                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1784                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             446                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1784                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.769058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.912556                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.804933                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.769058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.912556                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.804933                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76684.159378                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79533.169533                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77491.643454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76684.159378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79533.169533                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77491.643454                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1432                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     68564000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     28132500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     96696500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68564000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     28132500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     96696500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.768311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.905830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.802691                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.768311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.905830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.802691                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66696.498054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69634.900990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67525.488827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66696.498054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69634.900990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67525.488827                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               11                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          798                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              798                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          798                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          798                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             141                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 141                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76819.148936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76819.148936                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      9421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66819.148936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66819.148936                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1029                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1029                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     78908000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78908000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.769058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.769058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76684.159378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76684.159378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68564000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68564000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.768311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.768311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66696.498054                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66696.498054                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            39                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                39                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21538500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21538500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.872131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.872131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80971.804511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80971.804511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.862295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.862295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71144.486692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71144.486692                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1041.325766                       # Cycle average of tags in use
system.l2.tags.total_refs                        2611                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1432                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.823324                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       759.620610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       281.705156                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.008597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.031779                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1432                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1320                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043701                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     22352                       # Number of tag accesses
system.l2.tags.data_accesses                    22352                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1432                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   91648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    370.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     246965500                       # Total gap between requests
system.mem_ctrls.avgGap                     172461.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        65792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        25856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 265830021.838692665100                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 104470164.224544584751                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1028                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          404                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26478250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     11492250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25757.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28446.16                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        65792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        25856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         91648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        65792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        65792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          404                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1432                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    265830022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    104470164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        370300186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    265830022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    265830022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    265830022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    104470164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       370300186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1432                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           92                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                11120500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               7160000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           37970500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7765.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26515.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1075                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   257.258427                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   166.030331                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   262.955918                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          137     38.48%     38.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           77     21.63%     60.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           58     16.29%     76.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           32      8.99%     85.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           13      3.65%     89.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            9      2.53%     91.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            6      1.69%     93.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      1.40%     94.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           19      5.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 91648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              370.300186                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1492260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          789360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        6176100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     98140890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     12394080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     138046530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   557.771645                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     31346250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      8060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    208090250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1056720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          561660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        4048380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     71379390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     34930080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     131030070                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.421911                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     90196750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      8060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    149239750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1291                       # Transaction distribution
system.membus.trans_dist::ReadExReq               141                       # Transaction distribution
system.membus.trans_dist::ReadExResp              141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2864                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2864                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        91648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   91648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1432                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1648500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7631500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1643                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          837                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             141                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1338                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3513                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          930                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  4443                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       139200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        29248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 168448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1784                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039238                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.194214                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1714     96.08%     96.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     70      3.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1784                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    247496500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            2177500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2007499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            670497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
