<?xml version="1.0" encoding="ISO-8859-1"?>
<source>
	
<!-- MAIN INFO ********************************************************** -->


<!-- Component name -->
<component>Align</component>


<!-- Authors -->
<authors>
       <author login="solanka">Lukas Solanka</author>
       <author login="polcak_l">Libor Polcak</author>
</authors>


<!-- Features -->
<features>
   <item>Aligns incoming SDR XGMII protocol</item>
   <item>Detects start of packet</item>
</features>


<!-- Bugs -->
<!--<bugs>
	<item>Known bug 1</item>
	<item>Known bug 2</item>
</bugs>-->


<!-- Things to do -->
<todo>
		<item>HW tests</item>
</todo>


<!-- Short Block description -->
<description>
   <p>
		 This component makes working with SDR XGMII protocol easier. At the
		 output of the component data are aligned in 64-bit wide words.
   </p>
</description>


<!-- COMPONENT INTERFACE ************************************************ -->
<interface>

	<!-- Port description -->
	<port_map>

      <divider>Common signals</divider>		
      <port  name="CLK" dir="in" width="1">
         XGMII clock
      </port>
      <port  name="RESET" dir="in" width="1">
         Global reset
      </port>

      <divider>Input SDR XGMII interface</divider>
      <port name="RXD" dir="in" width="64">
         Data
      </port>
      <port name="RXC" dir="in" width="8">
         Control information
      </port>
  	
      <divider>Output Aligned SDR XGMII interface</divider>
      <port name="RXD_ALIGNED" dir="out" width="64">
         Aligned data.
      </port>
      <port name="RXC_ALIGNED" dir="out" width="8">
         Aligned control information.
      </port>
      <port name="SOP_ALIGNED" dir="out" width="1">
         Start of the packet. Active in '1'.
      </port>
      
   </port_map>
</interface>

<!-- HW BODY SECTION **************************************************** -->
<body>

<h1>Align information</h1>

	<h2>General info</h2>
	<p>
    Unaligned SDR XGMII protocol is driven to the input of the Align unit.
    This component is divided into 4 pipelines shown in the figure below.
		First pipeline is used to produce important signals for other pipelines
		that are connected to the output of the unit. The Align unit produces
		Aligned SDR XGMII protocol.
	</p>

		
<h1>Frequency and Resources usage</h1>

  <h2>Precision</h2>
	<p>
        <!--Resources usage and max. frequency by Precision-->
		<tab sloupce="cccc">
			<tr>
				<th>Slices (% of C6X slices)</th>
				<th>BlockRams (+ % of C6X BRAMs)</th>
				<th>Max.frequency by Precision</th>
				<th>Frequency tested in HW</th>
			</tr>
			<tr>
				<td>111 (0.47%)</td>
				<td>0 (0.00%)</td>
				<td>458.5 MHz</td>
				<td>None</td>
			</tr>
		<nazev>Precision chip utilization and maximal frequency</nazev>
		</tab> 
	
  </p> 

  <h2>XST</h2>
	<p>
        <!--Resources usage and max. frequency by XST-->
		<tab sloupce="ccc">
			<tr>
				<th>Slices (% of C6X slices)</th>
				<th>Max.frequency by XST</th>
				<th>Frequency tested in HW</th>
			</tr>
			<tr>
				<td>130 (0%)</td>
				<td>414.2 MHz</td>
				<td>None</td>
			</tr>
		<nazev>XST chip utilization and maximal frequency</nazev>
		</tab> 
	
  </p> 

<h1>Schemes</h1>
	
	<p>
		The block structure of the component is in the following figure.
		<obr src="./fig/align.fig">Align architecture</obr>
	</p>

</body>

</source>
