CORE
../../verilog/SVA/s_until1.sv
--buechi --bdd
^\[.*\] \$past\(main\.counter\) <= main\.counter s_until main\.counter == 10: PROVED$
^\[.*\] 1 s_until main\.counter == 11: REFUTED$
^EXIT=10$
^SIGNAL=0$
--
