Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.169 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls opened at Sun Nov 23 22:53:10 +0100 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.193 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../../Matlab/FIR_multirate_cascade_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_multirate_cascade_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_multirate_cascade_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_cascade_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_multirate_cascade.res' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate_cascade.res' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_multirate_cascade.dat' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate_cascade.dat' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=FIR_Cascade_v2' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_Cascade_v2' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(13)
Execute     set_top FIR_Cascade_v2 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.233 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.368 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=FIR_Cascade_v2' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=FIR_Cascade_v2' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(14)
Execute     config_export -display_name=FIR_Cascade_v2 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.43 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.928 seconds; current allocated memory: 273.348 MB.
Execute       set_directive_top FIR_Cascade_v2 -name=FIR_Cascade_v2 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FIR_HLS.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang FIR_HLS.cpp -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMD/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/clang.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/.systemc_flag -fix-errors C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.867 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/all.directive.json -fix-errors C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.007 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.186 sec.
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.409 seconds; current allocated memory: 275.996 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.g.bc"  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_HLS.g.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.0.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.899 sec.
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR_Cascade_v2 -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR_Cascade_v2 -reflow-float-conversion -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.777 sec.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR_Cascade_v2 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR_Cascade_v2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FIR_Cascade_v2 -mllvm -hls-db-dir -mllvm C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,440 Compile/Link C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,440 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,191 Unroll/Inline (step 1) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,191 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,274 Unroll/Inline (step 2) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,274 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,049 Unroll/Inline (step 3) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,049 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 933 Unroll/Inline (step 4) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 933 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 845 Array/Struct (step 1) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 845 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 845 Array/Struct (step 2) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 845 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 845 Array/Struct (step 3) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 845 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 845 Array/Struct (step 4) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 845 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 989 Array/Struct (step 5) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 989 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 851 Performance (step 1) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 851 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 851 Performance (step 2) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 851 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 817 Performance (step 3) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 817 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 817 Performance (step 4) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 817 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 819 HW Transforms (step 1) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 819 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 810 HW Transforms (step 2) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 810 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.324 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_2' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:68:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:65:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_1' (FIR_HLS.cpp:85:19) in function 'FIR_filter_transposed' completely with a factor of 123 (FIR_HLS.cpp:79:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_2' (FIR_HLS.cpp:68:19) in function 'FIR_filter' completely with a factor of 4 (FIR_HLS.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (FIR_HLS.cpp:65:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_2' (FIR_HLS.cpp:68:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (FIR_HLS.cpp:65:19) in function 'FIR_filter' completely with a factor of 6 (FIR_HLS.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_2' (FIR_HLS.cpp:68:19) in function 'FIR_filter' completely with a factor of 2 (FIR_HLS.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (FIR_HLS.cpp:65:19) in function 'FIR_filter' completely with a factor of 3 (FIR_HLS.cpp:58:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL21H_filter_FIR_dec_1_20' completely based on array size. (./../../Matlab/FIR_multirate_cascade_HLS.h:28:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL21H_filter_FIR_dec_2_20' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_cascade_HLS.h:32:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL21H_filter_FIR_int_2_20' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_cascade_HLS.h:34:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL21H_filter_FIR_dec_2_21' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_cascade_HLS.h:33:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL21H_filter_FIR_int_2_21' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_cascade_HLS.h:35:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL21H_filter_FIR_int_1_20' completely based on array size. (./../../Matlab/FIR_multirate_cascade_HLS.h:30:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL21H_filter_FIR_dec_1_21' completely based on array size. (./../../Matlab/FIR_multirate_cascade_HLS.h:29:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL21H_filter_FIR_int_1_21' completely based on array size. (./../../Matlab/FIR_multirate_cascade_HLS.h:31:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR' due to pipeline pragma (./FIR_HLS.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_1_20' due to pipeline pragma (./../../Matlab/FIR_multirate_cascade_HLS.h:28:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_1_21' due to pipeline pragma (./../../Matlab/FIR_multirate_cascade_HLS.h:29:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_2_20' due to pipeline pragma (./../../Matlab/FIR_multirate_cascade_HLS.h:32:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_2_21' due to pipeline pragma (./../../Matlab/FIR_multirate_cascade_HLS.h:33:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_1_20' due to pipeline pragma (./../../Matlab/FIR_multirate_cascade_HLS.h:30:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_1_21' due to pipeline pragma (./../../Matlab/FIR_multirate_cascade_HLS.h:31:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_2_20' due to pipeline pragma (./../../Matlab/FIR_multirate_cascade_HLS.h:34:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_2_21' due to pipeline pragma (./../../Matlab/FIR_multirate_cascade_HLS.h:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_int_2_21': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_cascade_HLS.h:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_int_2_20': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_cascade_HLS.h:34:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_int_1_21': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_cascade_HLS.h:31:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_int_1_20': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_cascade_HLS.h:30:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_dec_2_21': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_cascade_HLS.h:33:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_dec_2_20': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_cascade_HLS.h:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_dec_1_21': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_cascade_HLS.h:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_dec_1_20': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_cascade_HLS.h:28:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL10H_accu_FIR': Complete partitioning on dimension 1. (./FIR_HLS.h:7:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.755 seconds; current allocated memory: 278.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 278.391 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FIR_Cascade_v2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.0.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.156 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 282.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.1.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.2.prechk.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 285.098 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.g.1.bc to C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.o.1.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.13 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.o.1.tmp.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 306.867 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.o.2.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.215 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.o.3.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 336.828 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.777 sec.
Command     elaborate done; 17.971 sec.
Execute     ap_eval exec zip -j C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.148 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FIR_Cascade_v2' ...
Execute       ap_set_top_model FIR_Cascade_v2 
WARNING: [SYN 201-103] Legalizing function name 'FIR_filter.2' to 'FIR_filter_2'.
WARNING: [SYN 201-103] Legalizing function name 'FIR_filter.1' to 'FIR_filter_1'.
Execute       get_model_list FIR_Cascade_v2 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FIR_Cascade_v2 
Execute       preproc_iomode -model FIR_filter.1 
Execute       preproc_iomode -model FIR_filter_transposed 
Execute       preproc_iomode -model FIR_filter.2 
Execute       preproc_iomode -model FIR_filter 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list FIR_Cascade_v2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: FIR_filter FIR_filter.2 FIR_filter_transposed FIR_filter.1 FIR_Cascade_v2
INFO-FLOW: Configuring Module : FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       apply_spec_resource_limit FIR_filter 
INFO-FLOW: Configuring Module : FIR_filter.2 ...
Execute       set_default_model FIR_filter.2 
Execute       apply_spec_resource_limit FIR_filter.2 
INFO-FLOW: Configuring Module : FIR_filter_transposed ...
Execute       set_default_model FIR_filter_transposed 
Execute       apply_spec_resource_limit FIR_filter_transposed 
INFO-FLOW: Configuring Module : FIR_filter.1 ...
Execute       set_default_model FIR_filter.1 
Execute       apply_spec_resource_limit FIR_filter.1 
INFO-FLOW: Configuring Module : FIR_Cascade_v2 ...
Execute       set_default_model FIR_Cascade_v2 
Execute       apply_spec_resource_limit FIR_Cascade_v2 
INFO-FLOW: Model list for preprocess: FIR_filter FIR_filter.2 FIR_filter_transposed FIR_filter.1 FIR_Cascade_v2
INFO-FLOW: Preprocessing Module: FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       cdfg_preprocess -model FIR_filter 
Execute       rtl_gen_preprocess FIR_filter 
INFO-FLOW: Preprocessing Module: FIR_filter.2 ...
Execute       set_default_model FIR_filter.2 
Execute       cdfg_preprocess -model FIR_filter.2 
Execute       rtl_gen_preprocess FIR_filter.2 
INFO-FLOW: Preprocessing Module: FIR_filter_transposed ...
Execute       set_default_model FIR_filter_transposed 
Execute       cdfg_preprocess -model FIR_filter_transposed 
Execute       rtl_gen_preprocess FIR_filter_transposed 
INFO-FLOW: Preprocessing Module: FIR_filter.1 ...
Execute       set_default_model FIR_filter.1 
Execute       cdfg_preprocess -model FIR_filter.1 
Execute       rtl_gen_preprocess FIR_filter.1 
INFO-FLOW: Preprocessing Module: FIR_Cascade_v2 ...
Execute       set_default_model FIR_Cascade_v2 
Execute       cdfg_preprocess -model FIR_Cascade_v2 
Execute       rtl_gen_preprocess FIR_Cascade_v2 
INFO-FLOW: Model list for synthesis: FIR_filter FIR_filter.2 FIR_filter_transposed FIR_filter.1 FIR_Cascade_v2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter 
Execute       schedule -model FIR_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=FIR_accu32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'FIR_filter'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 340.348 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter.
Execute       set_default_model FIR_filter 
Execute       bind -model FIR_filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.683 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 341.402 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter.2 
Execute       schedule -model FIR_filter.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=FIR_accu32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'FIR_filter.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 341.508 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter.2.
Execute       set_default_model FIR_filter.2 
Execute       bind -model FIR_filter.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 341.516 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_transposed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter_transposed 
Execute       schedule -model FIR_filter_transposed 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'FIR_filter_transposed'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'FIR_filter_transposed'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.463 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.526 seconds; current allocated memory: 345.184 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter_transposed.
Execute       set_default_model FIR_filter_transposed 
Execute       bind -model FIR_filter_transposed 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 345.527 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.bind.adb -f 
Command       db_write done; 0.101 sec.
INFO-FLOW: Finish binding FIR_filter_transposed.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter.1 
Execute       schedule -model FIR_filter.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=FIR_accu32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'FIR_filter.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 345.824 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter.1.
Execute       set_default_model FIR_filter.1 
Execute       bind -model FIR_filter.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 345.824 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_Cascade_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_Cascade_v2 
Execute       schedule -model FIR_Cascade_v2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 346.527 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_Cascade_v2.
Execute       set_default_model FIR_Cascade_v2 
Execute       bind -model FIR_Cascade_v2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 347.137 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.bind.adb -f 
INFO-FLOW: Finish binding FIR_Cascade_v2.
Execute       get_model_list FIR_Cascade_v2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FIR_filter 
Execute       rtl_gen_preprocess FIR_filter.2 
Execute       rtl_gen_preprocess FIR_filter_transposed 
Execute       rtl_gen_preprocess FIR_filter.1 
Execute       rtl_gen_preprocess FIR_Cascade_v2 
INFO-FLOW: Model list for RTL generation: FIR_filter FIR_filter.2 FIR_filter_transposed FIR_filter.1 FIR_Cascade_v2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter -top_prefix FIR_Cascade_v2_ -sub_prefix FIR_Cascade_v2_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_30s_32_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_29_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
Command       create_rtl_model done; 0.111 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 349.379 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/vhdl/FIR_Cascade_v2_FIR_filter 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/verilog/FIR_Cascade_v2_FIR_filter 
Execute       syn_report -csynth -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/FIR_filter_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/FIR_filter_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_filter -f -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.adb 
Execute       db_write -model FIR_filter -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter -p C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter.2 -top_prefix FIR_Cascade_v2_ -sub_prefix FIR_Cascade_v2_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_15ns_32_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10ns_32s_32_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_14s_32s_32_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 350.828 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter.2 -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/vhdl/FIR_Cascade_v2_FIR_filter_2 
Execute       gen_rtl FIR_filter.2 -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/verilog/FIR_Cascade_v2_FIR_filter_2 
Execute       syn_report -csynth -model FIR_filter.2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/FIR_filter_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_filter.2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/FIR_filter_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter.2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_filter.2 -f -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.adb 
Execute       db_write -model FIR_filter.2 -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter.2 -p C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_transposed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter_transposed -top_prefix FIR_Cascade_v2_ -sub_prefix FIR_Cascade_v2_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_122' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_29_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_transposed'.
Command       create_rtl_model done; 5.785 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.931 seconds; current allocated memory: 355.840 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter_transposed -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/vhdl/FIR_Cascade_v2_FIR_filter_transposed 
Execute       gen_rtl FIR_filter_transposed -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/verilog/FIR_Cascade_v2_FIR_filter_transposed 
Execute       syn_report -csynth -model FIR_filter_transposed -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/FIR_filter_transposed_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_filter_transposed -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/FIR_filter_transposed_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter_transposed -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_filter_transposed -f -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.adb 
Command       db_write done; 0.113 sec.
Execute       db_write -model FIR_filter_transposed -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter_transposed -p C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter.1 -top_prefix FIR_Cascade_v2_ -sub_prefix FIR_Cascade_v2_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_32s_32_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16ns_26s_32_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 364.859 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter.1 -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/vhdl/FIR_Cascade_v2_FIR_filter_1 
Execute       gen_rtl FIR_filter.1 -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/verilog/FIR_Cascade_v2_FIR_filter_1 
Execute       syn_report -csynth -model FIR_filter.1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/FIR_filter_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_filter.1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/FIR_filter_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter.1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_filter.1 -f -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.adb 
Execute       db_write -model FIR_filter.1 -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter.1 -p C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_Cascade_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_Cascade_v2 -top_prefix  -sub_prefix FIR_Cascade_v2_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_Cascade_v2/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_Cascade_v2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR_Cascade_v2' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'mod_value1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_1_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_1_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mod_value2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_20_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_20_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_20_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y2_phase1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_20_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_20_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_20_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_1_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_1_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_1_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_1_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_1_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_1_21_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_Cascade_v2'.
Command       create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.012 seconds; current allocated memory: 365.957 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_Cascade_v2 -istop -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/vhdl/FIR_Cascade_v2 
Execute       gen_rtl FIR_Cascade_v2 -istop -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/verilog/FIR_Cascade_v2 
Execute       syn_report -csynth -model FIR_Cascade_v2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/FIR_Cascade_v2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_Cascade_v2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/FIR_Cascade_v2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_Cascade_v2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_Cascade_v2 -f -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.adb 
Execute       db_write -model FIR_Cascade_v2 -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_Cascade_v2 -p C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2 
Execute       export_constraint_db -f -tool general -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.constraint.tcl 
Execute       syn_report -designview -model FIR_Cascade_v2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.design.xml 
Execute       syn_report -csynthDesign -model FIR_Cascade_v2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth.rpt -MHOut C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model FIR_Cascade_v2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model FIR_Cascade_v2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.protoinst 
Execute       sc_get_clocks FIR_Cascade_v2 
Execute       sc_get_portdomain FIR_Cascade_v2 
INFO-FLOW: Model list for RTL component generation: FIR_filter FIR_filter.2 FIR_filter_transposed FIR_filter.1 FIR_Cascade_v2
INFO-FLOW: Handling components in module [FIR_filter] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.compgen.tcl 
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_13s_29_1_0.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_13s_29_1_0
INFO-FLOW: Found component FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0.
INFO-FLOW: Append model FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0
INFO-FLOW: Found component FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0.
INFO-FLOW: Append model FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0
INFO-FLOW: Handling components in module [FIR_filter_2] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.compgen.tcl 
INFO-FLOW: Found component FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0.
INFO-FLOW: Append model FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0
INFO-FLOW: Found component FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0.
INFO-FLOW: Append model FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0
INFO-FLOW: Found component FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0.
INFO-FLOW: Append model FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0
INFO-FLOW: Handling components in module [FIR_filter_transposed] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.compgen.tcl 
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_8ns_23_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_8ns_23_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_7ns_23_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_7ns_23_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_8s_24_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_8s_24_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_8ns_24_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_8ns_24_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_9ns_25_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_9ns_25_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_9s_25_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_9s_25_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_7s_23_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_7s_23_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_6ns_22_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_6ns_22_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_10s_26_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_10s_26_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_10ns_26_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_10ns_26_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_11ns_27_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_11ns_27_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_11s_27_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_11s_27_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_12ns_28_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_12ns_28_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_12s_28_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_12s_28_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_13ns_29_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_13ns_29_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_14s_30_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_14s_30_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_15ns_31_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_15ns_31_1_1
INFO-FLOW: Found component FIR_Cascade_v2_mul_16s_16ns_32_1_1.
INFO-FLOW: Append model FIR_Cascade_v2_mul_16s_16ns_32_1_1
INFO-FLOW: Handling components in module [FIR_filter_1] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.compgen.tcl 
INFO-FLOW: Found component FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0.
INFO-FLOW: Append model FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0
INFO-FLOW: Found component FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0.
INFO-FLOW: Append model FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0
INFO-FLOW: Handling components in module [FIR_Cascade_v2] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.compgen.tcl 
INFO-FLOW: Found component FIR_Cascade_v2_regslice_both.
INFO-FLOW: Append model FIR_Cascade_v2_regslice_both
INFO-FLOW: Found component FIR_Cascade_v2_regslice_both.
INFO-FLOW: Append model FIR_Cascade_v2_regslice_both
INFO-FLOW: Append model FIR_filter
INFO-FLOW: Append model FIR_filter_2
INFO-FLOW: Append model FIR_filter_transposed
INFO-FLOW: Append model FIR_filter_1
INFO-FLOW: Append model FIR_Cascade_v2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FIR_Cascade_v2_mul_16s_13s_29_1_0 FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0 FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0 FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0 FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0 FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0 FIR_Cascade_v2_mul_16s_8ns_23_1_1 FIR_Cascade_v2_mul_16s_7ns_23_1_1 FIR_Cascade_v2_mul_16s_8s_24_1_1 FIR_Cascade_v2_mul_16s_8ns_24_1_1 FIR_Cascade_v2_mul_16s_9ns_25_1_1 FIR_Cascade_v2_mul_16s_9s_25_1_1 FIR_Cascade_v2_mul_16s_7s_23_1_1 FIR_Cascade_v2_mul_16s_6ns_22_1_1 FIR_Cascade_v2_mul_16s_10s_26_1_1 FIR_Cascade_v2_mul_16s_10ns_26_1_1 FIR_Cascade_v2_mul_16s_11ns_27_1_1 FIR_Cascade_v2_mul_16s_11s_27_1_1 FIR_Cascade_v2_mul_16s_12ns_28_1_1 FIR_Cascade_v2_mul_16s_12s_28_1_1 FIR_Cascade_v2_mul_16s_13ns_29_1_1 FIR_Cascade_v2_mul_16s_14s_30_1_1 FIR_Cascade_v2_mul_16s_15ns_31_1_1 FIR_Cascade_v2_mul_16s_16ns_32_1_1 FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0 FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0 FIR_Cascade_v2_regslice_both FIR_Cascade_v2_regslice_both FIR_filter FIR_filter_2 FIR_filter_transposed FIR_filter_1 FIR_Cascade_v2
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_13s_29_1_0
INFO-FLOW: To file: write model FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0
INFO-FLOW: To file: write model FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0
INFO-FLOW: To file: write model FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0
INFO-FLOW: To file: write model FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0
INFO-FLOW: To file: write model FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_8ns_23_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_7ns_23_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_8s_24_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_8ns_24_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_9ns_25_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_9s_25_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_7s_23_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_6ns_22_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_10s_26_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_10ns_26_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_11ns_27_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_11s_27_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_12ns_28_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_12s_28_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_13ns_29_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_14s_30_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_15ns_31_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mul_16s_16ns_32_1_1
INFO-FLOW: To file: write model FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0
INFO-FLOW: To file: write model FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0
INFO-FLOW: To file: write model FIR_Cascade_v2_regslice_both
INFO-FLOW: To file: write model FIR_Cascade_v2_regslice_both
INFO-FLOW: To file: write model FIR_filter
INFO-FLOW: To file: write model FIR_filter_2
INFO-FLOW: To file: write model FIR_filter_transposed
INFO-FLOW: To file: write model FIR_filter_1
INFO-FLOW: To file: write model FIR_Cascade_v2
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/vhdl' dstVlogDir='C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/vlog' tclDir='C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db' modelList='FIR_Cascade_v2_mul_16s_13s_29_1_0
FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0
FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0
FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0
FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0
FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0
FIR_Cascade_v2_mul_16s_8ns_23_1_1
FIR_Cascade_v2_mul_16s_7ns_23_1_1
FIR_Cascade_v2_mul_16s_8s_24_1_1
FIR_Cascade_v2_mul_16s_8ns_24_1_1
FIR_Cascade_v2_mul_16s_9ns_25_1_1
FIR_Cascade_v2_mul_16s_9s_25_1_1
FIR_Cascade_v2_mul_16s_7s_23_1_1
FIR_Cascade_v2_mul_16s_6ns_22_1_1
FIR_Cascade_v2_mul_16s_10s_26_1_1
FIR_Cascade_v2_mul_16s_10ns_26_1_1
FIR_Cascade_v2_mul_16s_11ns_27_1_1
FIR_Cascade_v2_mul_16s_11s_27_1_1
FIR_Cascade_v2_mul_16s_12ns_28_1_1
FIR_Cascade_v2_mul_16s_12s_28_1_1
FIR_Cascade_v2_mul_16s_13ns_29_1_1
FIR_Cascade_v2_mul_16s_14s_30_1_1
FIR_Cascade_v2_mul_16s_15ns_31_1_1
FIR_Cascade_v2_mul_16s_16ns_32_1_1
FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0
FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0
FIR_Cascade_v2_regslice_both
FIR_Cascade_v2_regslice_both
FIR_filter
FIR_filter_2
FIR_filter_transposed
FIR_filter_1
FIR_Cascade_v2
' expOnly='0'
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.316 seconds; current allocated memory: 370.820 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FIR_Cascade_v2_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FIR_Cascade_v2_mul_16s_13s_29_1_0
FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0
FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0
FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0
FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0
FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0
FIR_Cascade_v2_mul_16s_8ns_23_1_1
FIR_Cascade_v2_mul_16s_7ns_23_1_1
FIR_Cascade_v2_mul_16s_8s_24_1_1
FIR_Cascade_v2_mul_16s_8ns_24_1_1
FIR_Cascade_v2_mul_16s_9ns_25_1_1
FIR_Cascade_v2_mul_16s_9s_25_1_1
FIR_Cascade_v2_mul_16s_7s_23_1_1
FIR_Cascade_v2_mul_16s_6ns_22_1_1
FIR_Cascade_v2_mul_16s_10s_26_1_1
FIR_Cascade_v2_mul_16s_10ns_26_1_1
FIR_Cascade_v2_mul_16s_11ns_27_1_1
FIR_Cascade_v2_mul_16s_11s_27_1_1
FIR_Cascade_v2_mul_16s_12ns_28_1_1
FIR_Cascade_v2_mul_16s_12s_28_1_1
FIR_Cascade_v2_mul_16s_13ns_29_1_1
FIR_Cascade_v2_mul_16s_14s_30_1_1
FIR_Cascade_v2_mul_16s_15ns_31_1_1
FIR_Cascade_v2_mul_16s_16ns_32_1_1
FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0
FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0
FIR_Cascade_v2_regslice_both
FIR_Cascade_v2_regslice_both
FIR_filter
FIR_filter_2
FIR_filter_transposed
FIR_filter_1
FIR_Cascade_v2
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.rtl_wrap.cfg.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.compgen.dataonly.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.constraint.tcl 
Execute       sc_get_clocks FIR_Cascade_v2 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST FIR_Cascade_v2 MODULE2INSTS {FIR_Cascade_v2 FIR_Cascade_v2 FIR_filter {grp_FIR_filter_fu_405 grp_FIR_filter_fu_419} FIR_filter_2 grp_FIR_filter_2_fu_430 FIR_filter_1 grp_FIR_filter_1_fu_440 FIR_filter_transposed ref_tmp_FIR_filter_transposed_fu_449} INST2MODULE {FIR_Cascade_v2 FIR_Cascade_v2 grp_FIR_filter_fu_405 FIR_filter grp_FIR_filter_fu_419 FIR_filter grp_FIR_filter_2_fu_430 FIR_filter_2 grp_FIR_filter_1_fu_440 FIR_filter_1 ref_tmp_FIR_filter_transposed_fu_449 FIR_filter_transposed} INSTDATA {FIR_Cascade_v2 {DEPTH 1 CHILDREN {grp_FIR_filter_fu_405 grp_FIR_filter_fu_419 grp_FIR_filter_2_fu_430 grp_FIR_filter_1_fu_440 ref_tmp_FIR_filter_transposed_fu_449}} grp_FIR_filter_fu_405 {DEPTH 2 CHILDREN {}} grp_FIR_filter_fu_419 {DEPTH 2 CHILDREN {}} grp_FIR_filter_2_fu_430 {DEPTH 2 CHILDREN {}} grp_FIR_filter_1_fu_440 {DEPTH 2 CHILDREN {}} ref_tmp_FIR_filter_transposed_fu_449 {DEPTH 2 CHILDREN {}}} MODULEDATA {FIR_filter {BINDINFO {{BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_13s_29s_29_4_0_U2 SOURCE FIR_HLS.cpp:58 VARIABLE FIR_accu32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_30s_32_4_0_U3 SOURCE FIR_HLS.cpp:66 VARIABLE mul_ln66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_29_1_0_U1 SOURCE FIR_HLS.cpp:58 VARIABLE mul_ln66_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_13s_29s_29_4_0_U2 SOURCE FIR_HLS.cpp:58 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_30s_32_4_0_U3 SOURCE FIR_HLS.cpp:66 VARIABLE FIR_accu32_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} FIR_filter_2 {BINDINFO {{BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_0_U12 SOURCE FIR_HLS.cpp:66 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_0_U12 SOURCE FIR_HLS.cpp:66 VARIABLE tmp_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_0_U12 SOURCE FIR_HLS.cpp:66 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 SOURCE FIR_HLS.cpp:66 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 SOURCE FIR_HLS.cpp:66 VARIABLE tmp2_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 SOURCE FIR_HLS.cpp:66 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 SOURCE FIR_HLS.cpp:66 VARIABLE tmp3_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 SOURCE FIR_HLS.cpp:58 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 SOURCE FIR_HLS.cpp:58 VARIABLE tmp4_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 SOURCE FIR_HLS.cpp:58 VARIABLE tmp5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 SOURCE FIR_HLS.cpp:66 VARIABLE sext_ln66_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 SOURCE FIR_HLS.cpp:66 VARIABLE add_ln66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 SOURCE FIR_HLS.cpp:66 VARIABLE FIR_accu32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} FIR_filter_transposed {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_23_1_1_U24 SOURCE FIR_HLS.cpp:83 VARIABLE mul_ln83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_466_p2 SOURCE FIR_HLS.cpp:83 VARIABLE add_ln83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_fu_510_p2 SOURCE FIR_HLS.cpp:86 VARIABLE sub_ln86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_520_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U25 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_1_fu_556_p2 SOURCE FIR_HLS.cpp:86 VARIABLE sub_ln86_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_2_fu_582_p2 SOURCE FIR_HLS.cpp:86 VARIABLE sub_ln86_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U26 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U27 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U28 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U29 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_122_fu_704_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_5_fu_730_p2 SOURCE FIR_HLS.cpp:86 VARIABLE sub_ln86_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U30 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U31 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U32 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U33 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U34 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U35 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U36 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_123_fu_822_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U37 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U38 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U39 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U40 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U41 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U42 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U43 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U44 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U45 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U46 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U47 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U48 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U49 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U50 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U51 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U52 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U53 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U54 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U55 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U56 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U57 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U58 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U59 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_8_fu_1102_p2 SOURCE FIR_HLS.cpp:86 VARIABLE sub_ln86_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U60 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U61 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U62 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_124_fu_1158_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_29_1_1_U63 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U64 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_29_1_0_U65 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U66 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_9_fu_1224_p2 SOURCE FIR_HLS.cpp:86 VARIABLE sub_ln86_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13s_29_1_0_U67 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_30_1_1_U68 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_31_1_1_U69 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U70 SOURCE FIR_HLS.cpp:86 VARIABLE mul_ln86_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_1274_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_2_fu_1284_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_3_fu_1294_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_4_fu_1304_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_5_fu_1314_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_6_fu_1324_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_7_fu_1334_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_8_fu_1344_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_9_fu_1354_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_10_fu_1364_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_11_fu_1374_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_12_fu_1384_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_13_fu_1394_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_14_fu_1404_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_15_fu_1414_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_16_fu_1424_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_17_fu_1434_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_18_fu_1444_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_19_fu_1454_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_20_fu_1464_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_21_fu_1474_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_22_fu_1484_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_23_fu_1494_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_24_fu_1504_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_25_fu_1514_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_26_fu_1524_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_27_fu_1534_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_28_fu_1544_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_29_fu_1554_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_30_fu_1564_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_31_fu_1574_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_32_fu_1584_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_33_fu_1594_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_34_fu_1604_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_35_fu_1614_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_36_fu_1624_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_37_fu_1634_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_38_fu_1644_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_39_fu_1654_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_40_fu_1664_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_41_fu_1674_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_42_fu_1684_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_43_fu_1694_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_44_fu_1704_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_45_fu_1714_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_46_fu_1724_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_47_fu_1734_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_48_fu_1744_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_49_fu_1754_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_50_fu_1764_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_51_fu_1774_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_52_fu_1784_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_53_fu_1794_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_54_fu_1804_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_55_fu_1814_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_56_fu_1824_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_57_fu_1834_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_58_fu_1844_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_59_fu_1854_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_60_fu_1864_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_61_fu_1874_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_62_fu_1884_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_63_fu_1894_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_64_fu_1904_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_65_fu_1914_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_66_fu_1924_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_67_fu_1934_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_68_fu_1944_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_69_fu_1954_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_70_fu_1964_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_71_fu_1974_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_72_fu_1984_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_73_fu_1994_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_74_fu_2004_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_75_fu_2014_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_76_fu_2024_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_77_fu_2034_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_78_fu_2044_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_79_fu_2054_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_80_fu_2064_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_81_fu_2074_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_82_fu_2084_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_83_fu_2094_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_84_fu_2104_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_85_fu_2114_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_86_fu_2124_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_87_fu_2134_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_88_fu_2144_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_89_fu_2154_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_90_fu_2164_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_91_fu_2174_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_92_fu_2184_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_93_fu_2194_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_94_fu_2204_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_95_fu_2214_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_96_fu_2224_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_97_fu_2234_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_98_fu_2244_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_99_fu_2254_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_100_fu_2264_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_101_fu_2274_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_102_fu_2284_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_103_fu_2294_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_104_fu_2304_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_105_fu_2314_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_106_fu_2324_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_107_fu_2334_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_108_fu_2344_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_109_fu_2354_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_110_fu_2364_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_111_fu_2378_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_112_fu_2392_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_113_fu_2406_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_114_fu_2420_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_115_fu_2434_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_116_fu_2444_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_117_fu_2458_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_118_fu_2468_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_119_fu_2482_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_120_fu_2492_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_121_fu_2506_p2 SOURCE FIR_HLS.cpp:86 VARIABLE add_ln86_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 47 BRAM 0 URAM 0}} FIR_filter_1 {BINDINFO {{BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16ns_26s_32_4_0_U90 SOURCE FIR_HLS.cpp:66 VARIABLE mul_ln66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 SOURCE FIR_HLS.cpp:66 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 SOURCE FIR_HLS.cpp:66 VARIABLE tmp_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 SOURCE FIR_HLS.cpp:66 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 SOURCE FIR_HLS.cpp:66 VARIABLE tmp1_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_86_p2 SOURCE FIR_HLS.cpp:58 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3_fu_116_p2 SOURCE FIR_HLS.cpp:58 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16ns_26s_32_4_0_U90 SOURCE FIR_HLS.cpp:66 VARIABLE add_ln66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 SOURCE FIR_HLS.cpp:66 VARIABLE FIR_accu32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} FIR_Cascade_v2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_812_p2 SOURCE FIR_HLS.cpp:28 VARIABLE add_ln28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_907_p2 SOURCE FIR_HLS.cpp:32 VARIABLE add_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 58 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.791 seconds; current allocated memory: 375.703 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR_Cascade_v2.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR_Cascade_v2.
Execute       syn_report -model FIR_Cascade_v2 -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 147.32 MHz
Command     autosyn done; 13.634 sec.
Command   csynth_design done; 31.869 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.166 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls opened at Sun Nov 23 22:56:32 +0100 2025
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.316 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.469 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.674 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../../Matlab/FIR_multirate_cascade_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_multirate_cascade_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_multirate_cascade_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_cascade_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_multirate_cascade.res' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate_cascade.res' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_multirate_cascade.dat' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate_cascade.dat' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=FIR_Cascade_v2' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_Cascade_v2' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(13)
Execute     set_top FIR_Cascade_v2 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
Command       create_platform done; 0.205 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.344 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=FIR_Cascade_v2' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=FIR_Cascade_v2' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(14)
Execute     config_export -display_name=FIR_Cascade_v2 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.406 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog -display_name FIR_Cascade_v2
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=FIR_Cascade_v2 xml_exists=0
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to FIR_Cascade_v2
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=33 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='FIR_Cascade_v2_mul_16s_13s_29_1_0
FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0
FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0
FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0
FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0
FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0
FIR_Cascade_v2_mul_16s_8ns_23_1_1
FIR_Cascade_v2_mul_16s_7ns_23_1_1
FIR_Cascade_v2_mul_16s_8s_24_1_1
FIR_Cascade_v2_mul_16s_8ns_24_1_1
FIR_Cascade_v2_mul_16s_9ns_25_1_1
FIR_Cascade_v2_mul_16s_9s_25_1_1
FIR_Cascade_v2_mul_16s_7s_23_1_1
FIR_Cascade_v2_mul_16s_6ns_22_1_1
FIR_Cascade_v2_mul_16s_10s_26_1_1
FIR_Cascade_v2_mul_16s_10ns_26_1_1
FIR_Cascade_v2_mul_16s_11ns_27_1_1
FIR_Cascade_v2_mul_16s_11s_27_1_1
FIR_Cascade_v2_mul_16s_12ns_28_1_1
FIR_Cascade_v2_mul_16s_12s_28_1_1
FIR_Cascade_v2_mul_16s_13ns_29_1_1
FIR_Cascade_v2_mul_16s_14s_30_1_1
FIR_Cascade_v2_mul_16s_15ns_31_1_1
FIR_Cascade_v2_mul_16s_16ns_32_1_1
FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0
FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0
FIR_Cascade_v2_regslice_both
FIR_Cascade_v2_regslice_both
FIR_filter
FIR_filter_2
FIR_filter_transposed
FIR_filter_1
FIR_Cascade_v2
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.compgen.dataonly.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_2.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_transposed.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_filter_1.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.constraint.tcl 
Execute     sc_get_clocks FIR_Cascade_v2 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.constraint.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.constraint.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/FIR_Cascade_v2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/impl/verilog/impl.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix FIR_Cascade_v2_ TopModuleNoPrefix FIR_Cascade_v2 TopModuleWithPrefix FIR_Cascade_v2' export_design_flow='impl' impl_dir='C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001C56ED03A8C' export_design_flow='impl' export_rpt='C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001C56EBA3C34' export_design_flow='syn' export_rpt='C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_v2/FIR_Cascade_v2/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s FIR_Cascade_v2/FIR_Cascade_v2.zip 
INFO: [HLS 200-802] Generated output file FIR_Cascade_v2/FIR_Cascade_v2.zip
Command   export_design done; 635.87 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
