<html><head><title>Chisel/FIRRTL: Cookbook</title><meta charset="utf-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="author" content="the Chisel/FIRRTL Developers" /><meta name="description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><meta name="og:image" content="/img/poster.png" /><meta name="image" property="og:image" content="/img/poster.png" /><meta name="og:title" content="Chisel/FIRRTL: Cookbook" /><meta name="title" property="og:title" content="Chisel/FIRRTL: Cookbook" /><meta name="og:site_name" content="Chisel/FIRRTL" /><meta name="og:url" content="" /><meta name="og:type" content="website" /><meta name="og:description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><link rel="icon" type="image/png" href="/img/favicon.png" /><meta name="twitter:title" content="Chisel/FIRRTL: Cookbook" /><meta name="twitter:image" content="https://www.chisel-lang.org/img/poster.png" /><meta name="twitter:description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><meta name="twitter:card" content="summary_large_image" /><meta name="twitter:site" content="@chisel_lang" /><link rel="icon" type="image/png" sizes="16x16" href="/img/favicon16x16.png" /><link rel="icon" type="image/png" sizes="24x24" href="/img/favicon24x24.png" /><link rel="icon" type="image/png" sizes="32x32" href="/img/favicon32x32.png" /><link rel="icon" type="image/png" sizes="48x48" href="/img/favicon48x48.png" /><link rel="icon" type="image/png" sizes="57x57" href="/img/favicon57x57.png" /><link rel="icon" type="image/png" sizes="60x60" href="/img/favicon60x60.png" /><link rel="icon" type="image/png" sizes="64x64" href="/img/favicon64x64.png" /><link rel="icon" type="image/png" sizes="70x70" href="/img/favicon70x70.png" /><link rel="icon" type="image/png" sizes="72x72" href="/img/favicon72x72.png" /><link rel="icon" type="image/png" sizes="76x76" href="/img/favicon76x76.png" /><link rel="icon" type="image/png" sizes="96x96" href="/img/favicon96x96.png" /><link rel="icon" type="image/png" sizes="114x114" href="/img/favicon114x114.png" /><link rel="icon" type="image/png" sizes="120x120" href="/img/favicon120x120.png" /><link rel="icon" type="image/png" sizes="128x128" href="/img/favicon128x128.png" /><link rel="icon" type="image/png" sizes="144x144" href="/img/favicon144x144.png" /><link rel="icon" type="image/png" sizes="150x150" href="/img/favicon150x150.png" /><link rel="icon" type="image/png" sizes="152x152" href="/img/favicon152x152.png" /><link rel="icon" type="image/png" sizes="196x196" href="/img/favicon196x196.png" /><link rel="icon" type="image/png" sizes="310x310" href="/img/favicon310x310.png" /><link rel="icon" type="image/png" sizes="310x150" href="/img/favicon310x150.png" /><link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css" /><link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css" /><link rel="stylesheet" href="/highlight/styles/default.css" /><link rel="stylesheet" href="/css/style.css" /><link rel="stylesheet" href="/css/palette.css" /><link rel="stylesheet" href="/css/codemirror.css" /><script async="async">
(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
})(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

ga('create', 'UA-145179088-1' , 'auto');
ga('send', 'pageview');
      </script></head><body class="docs"><div id="wrapper"><div id="sidebar-wrapper"><ul id="sidebar" class="sidebar-nav"><li class="sidebar-brand"><a href="/" class="brand"><div class="brand-wrapper"><span>Chisel/FIRRTL</span></div></a></li> <li><a href="/chisel3/" class="">Chisel3</a> <ul class="sub_section"> <li><a href="/chisel3/faqs.html" class="">FAQs</a></li> <li><a href="/chisel3/cookbook.html" class=" active ">Cookbook</a></li> <li><a href="/chisel3/troubleshooting" class="">Troubleshooting</a></li> <li><a href="/chisel3/resources" class="">Resources</a></li></ul></li> <li><a href="/chisel3/introduction.html" class="">Introduction</a></li> <li><a href="/chisel3/supported-hardware.html" class="">Supported Hardware</a></li> <li><a href="/chisel3/data-types.html" class="">Data Types</a></li> <li><a href="/chisel3/combinational-circuits.html" class="">Combinational Circuits</a></li> <li><a href="/chisel3/operators.html" class="">Operators</a></li> <li><a href="/chisel3/width-inference.html" class="">Width Inference</a></li> <li><a href="/chisel3/functional-abstraction.html" class="">Functional Abstraction</a></li> <li><a href="/chisel3/bundles-and-vecs.html" class="">Bundles and Vecs</a></li> <li><a href="/chisel3/ports.html" class="">Ports</a></li> <li><a href="/chisel3/modules.html" class="">Modules</a></li> <li><a href="/chisel3/blackboxes.html" class="">Blackboxes</a></li> <li><a href="/chisel3/sequential-circuits.html" class="">Sequential Circuits</a></li> <li><a href="/chisel3/memories.html" class="">Memories</a></li> <li><a href="/chisel3/interfaces-and-connections.html" class="">Interfaces and Connections</a></li> <li><a href="/chisel3/functional-module-creation.html" class="">Functional Module Creation</a></li> <li><a href="/chisel3/muxes-and-input-selection.html" class="">Muxes and Input Selection</a></li> <li><a href="/chisel3/polymorphism-and-parameterization.html" class="">Polymorphism and Parameterization</a></li> <li><a href="/chisel3/multi-clock.html" class="">Multiple Clock Domains</a></li> <li><a href="/chisel3/printing.html" class="">Printing in Chisel</a></li> <li><a href="/chisel3/annotations.html" class="">Annotations</a></li> <li><a href="/chisel3/unconnected-wires.html" class="">Unconnected Wires</a></li> <li><a href="/chisel3/reset.html" class="">Reset</a></li> <li><a href="/chisel3/chisel3-vs-chisel2.html" class="">Appendix</a> <ul class="sub_section"> <li><a href="/chisel3/chisel3-vs-chisel2.html" class="">Chisel3 vs. Chisel2</a></li> <li><a href="/chisel3/experimental-features.html" class="">Experimental Features</a></li> <li><a href="/chisel3/upgrading-from-scala-2-11.html" class="">Upgrading From Scala 2.11</a></li></ul></li> <li><a href="/chisel3/developers.html" class="">Developers</a> <ul class="sub_section"> <li><a href="/chisel3/sbt-subproject.html" class="">sbt Subproject</a></li> <li><a href="/chisel3/test-coverage.html" class="">Test Coverage</a></li></ul></li> <li><a href="/api/latest/" class="">API Documentation</a> <ul class="sub_section"> <li><a href="/api/SNAPSHOT/" class="">SNAPSHOT</a></li> <li><a href="/api/3.4.0/" class="">3.4.0</a></li> <li><a href="/api/3.3.2/" class="">3.3.2</a></li> <li><a href="/api/3.3.1/" class="">3.3.1</a></li> <li><a href="/api/3.3.0/" class="">3.3.0</a></li> <li><a href="/api/3.2.7/" class="">3.2.7</a></li> <li><a href="/api/3.2.6/" class="">3.2.6</a></li> <li><a href="/api/3.2.5/" class="">3.2.5</a></li> <li><a href="/api/3.2.4/" class="">3.2.4</a></li> <li><a href="/api/3.2.3/" class="">3.2.3</a></li> <li><a href="/api/3.2.2/" class="">3.2.2</a></li> <li><a href="/api/3.2.1/" class="">3.2.1</a></li> <li><a href="/api/3.2.0/" class="">3.2.0</a></li> <li><a href="/api/3.1.8/" class="">3.1.8</a></li> <li><a href="/api/3.1.7/" class="">3.1.7</a></li> <li><a href="/api/3.1.6/" class="">3.1.6</a></li> <li><a href="/api/3.1.5/" class="">3.1.5</a></li> <li><a href="/api/3.1.4/" class="">3.1.4</a></li> <li><a href="/api/3.1.3/" class="">3.1.3</a></li> <li><a href="/api/3.1.2/" class="">3.1.2</a></li> <li><a href="/api/3.1.1/" class="">3.1.1</a></li> <li><a href="/api/3.1.0/" class="">3.1.0</a></li> <li><a href="/api/3.0.2/" class="">3.0.2</a></li> <li><a href="/api/3.0.1/" class="">3.0.1</a></li> <li><a href="/api/3.0.0/" class="">3.0.0</a></li></ul></li>            </ul></div><div id="page-content-wrapper"><div class="nav"><div class="container-fluid"><div class="row"><div class="col-lg-12"><div class="action-menu pull-left clearfix"><a href="#menu-toggle" id="menu-toggle"><i class="fa fa-bars" aria-hidden="true"></i></a></div><ul class="pull-right"></ul></div></div></div></div><div id="content" data-github-owner="freechipsproject" data-github-repo="chisel3"><div class="content-wrapper"><section><p>Welcome to the Chisel cookbook. This cookbook is still in early stages. If you have any requests or examples to share, please <a href="https://github.com/ucb-bar/chisel3/issues/new">file an issue</a> and let us know!</p>

<p>Please note that these examples make use of <a href="printing#scala-style">Chisel‚Äôs scala-style printing</a>.</p>

<ul>
  <li>Converting Chisel Types to/from UInt
    <ul>
      <li><a href="#how-do-i-create-a-uint-from-an-instance-of-a-bundle">How do I create a UInt from an instance of a Bundle?</a></li>
      <li><a href="#how-do-i-create-a-bundle-from-a-uint">How do I create a Bundle from a UInt?</a></li>
      <li><a href="#how-do-i-create-a-vec-of-bools-from-a-uint">How do I create a Vec of Bools from a UInt?</a></li>
      <li><a href="#how-do-i-create-a-uint-from-a-vec-of-bool">How do I create a UInt from a Vec of Bool?</a></li>
    </ul>
  </li>
  <li>Vectors and Registers
    <ul>
      <li><a href="#how-do-i-create-a-vector-of-registers">How do I create a Vector of Registers?</a></li>
      <li><a href="#how-do-i-create-a-reg-of-type-vec">How do I create a Reg of type Vec?</a></li>
    </ul>
  </li>
  <li><a href="#how-do-i-create-a-finite-state-machine-fsm">How do I create a finite state machine?</a></li>
  <li><a href="#how-do-i-unpack-a-value-reverse-concatenation-like-in-verilog">How do I unpack a value (‚Äúreverse concatenation‚Äù) like in Verilog?</a></li>
  <li><a href="#how-do-i-do-subword-assignment-assign-to-some-bits-in-a-uint">How do I do subword assignment (assign to some bits in a UInt)?</a></li>
  <li><a href="#how-do-i-create-an-optional-io">How do I create an optional I/O?</a></li>
  <li>Predictable Naming
    <ul>
      <li><a href="#how-do-i-get-chisel-to-name-signals-properly-in-blocks-like-whenwithclockandreset">How do I get Chisel to name signals properly in blocks like when/withClockAndReset?</a></li>
      <li><a href="#how-do-i-get-chisel-to-name-the-results-of-vector-reads-properly">How do I get Chisel to name the results of vector reads properly?</a></li>
      <li><a href="#how-can-i-dynamically-setparametrize-the-name-of-a-module">How can I dynamically set/parametrize the name of a module?</a></li>
    </ul>
  </li>
</ul>

<h2 id="converting-chisel-types-tofrom-uint">Converting Chisel Types to/from UInt</h2>

<h3 id="how-do-i-create-a-uint-from-an-instance-of-a-bundle">How do I create a UInt from an instance of a Bundle?</h3>

<p>Call <a href="https://www.chisel-lang.org/api/latest/chisel3/Bundle.html#asUInt():chisel3.UInt"><code class="highlighter-rouge">asUInt</code></a> on the <a href="https://www.chisel-lang.org/api/latest/chisel3/Bundle.html"><code class="highlighter-rouge">Bundle</code></a> instance.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>

<span class="k">class</span> <span class="nc">MyBundle</span> <span class="k">extends</span> <span class="nc">Bundle</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">foo</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mf">4.</span><span class="n">W</span><span class="o">)</span>
  <span class="k">val</span> <span class="nv">bar</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mf">4.</span><span class="n">W</span><span class="o">)</span>
<span class="o">}</span>

<span class="k">class</span> <span class="nc">Foo</span> <span class="k">extends</span> <span class="nc">RawModule</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">bundle</span> <span class="k">=</span> <span class="nc">Wire</span><span class="o">(</span><span class="k">new</span> <span class="nc">MyBundle</span><span class="o">)</span>
  <span class="nv">bundle</span><span class="o">.</span><span class="py">foo</span> <span class="o">:=</span> <span class="mh">0xc</span><span class="o">.</span><span class="py">U</span>
  <span class="nv">bundle</span><span class="o">.</span><span class="py">bar</span> <span class="o">:=</span> <span class="mh">0x3</span><span class="o">.</span><span class="py">U</span>
  <span class="k">val</span> <span class="nv">uint</span> <span class="k">=</span> <span class="nv">bundle</span><span class="o">.</span><span class="py">asUInt</span>
<span class="o">}</span>
</code></pre></div></div>

<h3 id="how-do-i-create-a-bundle-from-a-uint">How do I create a Bundle from a UInt?</h3>

<p>Use the <a href="https://www.chisel-lang.org/api/latest/chisel3/UInt.html#asTypeOf[T%3C:chisel3.Data](that:T):T"><code class="highlighter-rouge">asTypeOf</code></a> method to reinterpret the <a href="https://www.chisel-lang.org/api/latest/chisel3/UInt.html"><code class="highlighter-rouge">UInt</code></a> as the type of the <a href="https://www.chisel-lang.org/api/latest/chisel3/Bundle.html"><code class="highlighter-rouge">Bundle</code></a>.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>

<span class="k">class</span> <span class="nc">MyBundle</span> <span class="k">extends</span> <span class="nc">Bundle</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">foo</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mf">4.</span><span class="n">W</span><span class="o">)</span>
  <span class="k">val</span> <span class="nv">bar</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mf">4.</span><span class="n">W</span><span class="o">)</span>
<span class="o">}</span>

<span class="k">class</span> <span class="nc">Foo</span> <span class="k">extends</span> <span class="nc">RawModule</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">uint</span> <span class="k">=</span> <span class="mh">0xb4</span><span class="o">.</span><span class="py">U</span>
  <span class="k">val</span> <span class="nv">bundle</span> <span class="k">=</span> <span class="nv">uint</span><span class="o">.</span><span class="py">asTypeOf</span><span class="o">(</span><span class="k">new</span> <span class="nc">MyBundle</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div></div>

<h3 id="how-do-i-create-a-vec-of-bools-from-a-uint">How do I create a Vec of Bools from a UInt?</h3>

<p>Use <a href="https://www.chisel-lang.org/api/latest/chisel3/VecInit$.html"><code class="highlighter-rouge">VecInit</code></a> given a <code class="highlighter-rouge">Seq[Bool]</code> generated using the <a href="https://www.chisel-lang.org/api/latest/chisel3/UInt.html#asBools():Seq[chisel3.Bool]"><code class="highlighter-rouge">asBools</code></a> method.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>

<span class="k">class</span> <span class="nc">Foo</span> <span class="k">extends</span> <span class="nc">RawModule</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">uint</span> <span class="k">=</span> <span class="mh">0xc</span><span class="o">.</span><span class="py">U</span>
  <span class="k">val</span> <span class="nv">vec</span> <span class="k">=</span> <span class="nc">VecInit</span><span class="o">(</span><span class="nv">uint</span><span class="o">.</span><span class="py">asBools</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div></div>

<h3 id="how-do-i-create-a-uint-from-a-vec-of-bool">How do I create a UInt from a Vec of Bool?</h3>

<p>Use the builtin function <a href="https://www.chisel-lang.org/api/latest/chisel3/Vec.html#asUInt():chisel3.UInt"><code class="highlighter-rouge">asUInt</code></a></p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>

<span class="k">class</span> <span class="nc">Foo</span> <span class="k">extends</span> <span class="nc">RawModule</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">vec</span> <span class="k">=</span> <span class="nc">VecInit</span><span class="o">(</span><span class="nv">true</span><span class="o">.</span><span class="py">B</span><span class="o">,</span> <span class="nv">false</span><span class="o">.</span><span class="py">B</span><span class="o">,</span> <span class="nv">true</span><span class="o">.</span><span class="py">B</span><span class="o">,</span> <span class="nv">true</span><span class="o">.</span><span class="py">B</span><span class="o">)</span>
  <span class="k">val</span> <span class="nv">uint</span> <span class="k">=</span> <span class="nv">vec</span><span class="o">.</span><span class="py">asUInt</span>
<span class="o">}</span>
</code></pre></div></div>

<h2 id="vectors-and-registers">Vectors and Registers</h2>

<h3 id="how-do-i-create-a-vector-of-registers">How do I create a Vector of Registers?</h3>

<p><strong>Rule!  Use Reg of Vec not Vec of Reg!</strong></p>

<p>You create a <a href="#how-do-i-create-a-reg-of-type-vec">Reg of type Vec</a>. Because Vecs are a <em>type</em> (like <code class="highlighter-rouge">UInt</code>, <code class="highlighter-rouge">Bool</code>) rather than a <em>value</em>, we must bind the Vec to some concrete <em>value</em>.</p>

<h3 id="how-do-i-create-a-reg-of-type-vec">How do I create a Reg of type Vec?</h3>

<p>For more information, the API Documentation for <a href="https://www.chisel-lang.org/api/latest/chisel3/Vec.html"><code class="highlighter-rouge">Vec</code></a> provides more information.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>

<span class="k">class</span> <span class="nc">Foo</span> <span class="k">extends</span> <span class="nc">RawModule</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">regOfVec</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">Vec</span><span class="o">(</span><span class="mi">4</span><span class="o">,</span> <span class="nc">UInt</span><span class="o">(</span><span class="mf">32.</span><span class="n">W</span><span class="o">)))</span> <span class="c1">// Register of 32-bit UInts</span>
  <span class="nf">regOfVec</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span> <span class="o">:=</span> <span class="mf">123.</span><span class="n">U</span>                   <span class="c1">// Assignments to elements of the Vec</span>
  <span class="nf">regOfVec</span><span class="o">(</span><span class="mi">1</span><span class="o">)</span> <span class="o">:=</span> <span class="mf">456.</span><span class="n">U</span>
  <span class="nf">regOfVec</span><span class="o">(</span><span class="mi">2</span><span class="o">)</span> <span class="o">:=</span> <span class="mf">789.</span><span class="n">U</span>
  <span class="nf">regOfVec</span><span class="o">(</span><span class="mi">3</span><span class="o">)</span> <span class="o">:=</span> <span class="nf">regOfVec</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>

  <span class="c1">// Reg of Vec of 32-bit UInts initialized to zero</span>
  <span class="c1">//   Note that Seq.fill constructs 4 32-bit UInt literals with the value 0</span>
  <span class="c1">//   VecInit(...) then constructs a Wire of these literals</span>
  <span class="c1">//   The Reg is then initialized to the value of the Wire (which gives it the same type)</span>
  <span class="k">val</span> <span class="nv">initRegOfVec</span> <span class="k">=</span> <span class="nc">RegInit</span><span class="o">(</span><span class="nc">VecInit</span><span class="o">(</span><span class="nv">Seq</span><span class="o">.</span><span class="py">fill</span><span class="o">(</span><span class="mi">4</span><span class="o">)(</span><span class="mf">0.</span><span class="nf">U</span><span class="o">(</span><span class="mf">32.</span><span class="n">W</span><span class="o">))))</span>
<span class="o">}</span>
</code></pre></div></div>

<h3 id="how-do-i-create-a-finite-state-machine-fsm">How do I create a finite state machine (FSM)?</h3>

<p>The advised way is to use <a href="https://www.chisel-lang.org/api/latest/chisel3/experimental/index.html#ChiselEnum=chisel3.experimental.EnumFactory"><code class="highlighter-rouge">ChiselEnum</code></a> to construct enumerated types representing the state of the FSM.
State transitions are then handled with <a href="https://www.chisel-lang.org/api/latest/chisel3/util/switch$.html"><code class="highlighter-rouge">switch</code></a>/<a href="https://www.chisel-lang.org/api/latest/chisel3/util/is$.html"><code class="highlighter-rouge">is</code></a> and <a href="https://www.chisel-lang.org/api/latest/chisel3/when$.html"><code class="highlighter-rouge">when</code></a>/<a href="https://www.chisel-lang.org/api/latest/chisel3/WhenContext.html#elsewhen(elseCond:=%3Echisel3.Bool)(block:=%3EUnit)(implicitsourceInfo:chisel3.internal.sourceinfo.SourceInfo,implicitcompileOptions:chisel3.CompileOptions):chisel3.WhenContext"><code class="highlighter-rouge">.elsewhen</code></a>/<a href="https://www.chisel-lang.org/api/latest/chisel3/WhenContext.html#otherwise(block:=%3EUnit)(implicitsourceInfo:chisel3.internal.sourceinfo.SourceInfo,implicitcompileOptions:chisel3.CompileOptions):Unit"><code class="highlighter-rouge">.otherwise</code></a>.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>
<span class="k">import</span> <span class="nn">chisel3.util._</span>
<span class="k">import</span> <span class="nn">chisel3.experimental.ChiselEnum</span>

<span class="k">object</span> <span class="nc">DetectTwoOnes</span> <span class="o">{</span>
  <span class="k">object</span> <span class="nc">State</span> <span class="k">extends</span> <span class="nc">ChiselEnum</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">sNone</span><span class="o">,</span> <span class="n">sOne1</span><span class="o">,</span> <span class="n">sTwo1s</span> <span class="k">=</span> <span class="nc">Value</span>
  <span class="o">}</span>
<span class="o">}</span>

<span class="cm">/* This FSM detects two 1's one after the other */</span>
<span class="k">class</span> <span class="nc">DetectTwoOnes</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">import</span> <span class="nn">DetectTwoOnes.State</span>
  <span class="k">import</span> <span class="nn">DetectTwoOnes.State._</span>

  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">in</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">out</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">state</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">State</span><span class="o">())</span>
  <span class="o">})</span>

  <span class="k">val</span> <span class="nv">state</span> <span class="k">=</span> <span class="nc">RegInit</span><span class="o">(</span><span class="n">sNone</span><span class="o">)</span>

  <span class="nv">io</span><span class="o">.</span><span class="py">out</span> <span class="o">:=</span> <span class="o">(</span><span class="n">state</span> <span class="o">===</span> <span class="n">sTwo1s</span><span class="o">)</span>
  <span class="nv">io</span><span class="o">.</span><span class="py">state</span> <span class="o">:=</span> <span class="n">state</span>

  <span class="nf">switch</span> <span class="o">(</span><span class="n">state</span><span class="o">)</span> <span class="o">{</span>
    <span class="nf">is</span> <span class="o">(</span><span class="n">sNone</span><span class="o">)</span> <span class="o">{</span>
      <span class="nf">when</span> <span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">in</span><span class="o">)</span> <span class="o">{</span>
        <span class="n">state</span> <span class="o">:=</span> <span class="n">sOne1</span>
      <span class="o">}</span>
    <span class="o">}</span>
    <span class="nf">is</span> <span class="o">(</span><span class="n">sOne1</span><span class="o">)</span> <span class="o">{</span>
      <span class="nf">when</span> <span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">in</span><span class="o">)</span> <span class="o">{</span>
        <span class="n">state</span> <span class="o">:=</span> <span class="n">sTwo1s</span>
      <span class="o">}</span> <span class="o">.</span><span class="py">otherwise</span> <span class="o">{</span>
        <span class="n">state</span> <span class="o">:=</span> <span class="n">sNone</span>
      <span class="o">}</span>
    <span class="o">}</span>
    <span class="nf">is</span> <span class="o">(</span><span class="n">sTwo1s</span><span class="o">)</span> <span class="o">{</span>
      <span class="nf">when</span> <span class="o">(!</span><span class="nv">io</span><span class="o">.</span><span class="py">in</span><span class="o">)</span> <span class="o">{</span>
        <span class="n">state</span> <span class="o">:=</span> <span class="n">sNone</span>
      <span class="o">}</span>
    <span class="o">}</span>
  <span class="o">}</span>
<span class="o">}</span>
</code></pre></div></div>

<p>Note: the <code class="highlighter-rouge">is</code> statement can take multiple conditions e.g. <code class="highlighter-rouge">is (sTwo1s, sOne1) { ... }</code>.</p>

<h3 id="how-do-i-unpack-a-value-reverse-concatenation-like-in-verilog">How do I unpack a value (‚Äúreverse concatenation‚Äù) like in Verilog?</h3>

<p>In Verilog, you can do something like the following which will unpack a the value <code class="highlighter-rouge">z</code>:</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">wire</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">c</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">z</span> <span class="o">=</span> <span class="p">[...];</span>
<span class="k">assign</span> <span class="o">{</span><span class="n">a</span><span class="p">,</span><span class="n">b</span><span class="p">,</span><span class="n">c</span><span class="o">}</span> <span class="o">=</span> <span class="n">z</span><span class="p">;</span>
</code></pre></div></div>

<p>Unpacking often corresponds to reinterpreting an unstructured data type as a structured data type.
Frequently, this structured type is used prolifically in the design, and has been declared as in the following example:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>

<span class="k">class</span> <span class="nc">MyBundle</span> <span class="k">extends</span> <span class="nc">Bundle</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">a</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mf">2.</span><span class="n">W</span><span class="o">)</span>
  <span class="k">val</span> <span class="nv">b</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mf">4.</span><span class="n">W</span><span class="o">)</span>
  <span class="k">val</span> <span class="nv">c</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mf">3.</span><span class="n">W</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div></div>

<p>The easiest way to accomplish this in Chisel would be:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">class</span> <span class="nc">Foo</span> <span class="k">extends</span> <span class="nc">RawModule</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">z</span> <span class="k">=</span> <span class="nc">Wire</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">9.</span><span class="n">W</span><span class="o">))</span>
  <span class="n">z</span> <span class="o">:=</span> <span class="nc">DontCare</span> <span class="c1">// This is a dummy connection</span>
  <span class="k">val</span> <span class="nv">unpacked</span> <span class="k">=</span> <span class="nv">z</span><span class="o">.</span><span class="py">asTypeOf</span><span class="o">(</span><span class="k">new</span> <span class="nc">MyBundle</span><span class="o">)</span>
  <span class="nv">unpacked</span><span class="o">.</span><span class="py">a</span>
  <span class="nv">unpacked</span><span class="o">.</span><span class="py">b</span>
  <span class="nv">unpacked</span><span class="o">.</span><span class="py">c</span>
<span class="o">}</span>
</code></pre></div></div>

<p>If you <strong>really</strong> need to do this for a one-off case (Think thrice! It is likely you can better structure the code using bundles), then rocket-chip has a <a href="https://github.com/freechipsproject/rocket-chip/blob/723af5e6b69e07b5f94c46269a208a8d65e9d73b/src/main/scala/util/Misc.scala#L140">Split utility</a> which can accomplish this.</p>

<h3 id="how-do-i-do-subword-assignment-assign-to-some-bits-in-a-uint">How do I do subword assignment (assign to some bits in a UInt)?</h3>

<p>You may try to do something like the following where you want to assign only some bits of a Chisel type.
Below, the left-hand side connection to <code class="highlighter-rouge">io.out(0)</code> is not allowed.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>
<span class="k">import</span> <span class="nn">chisel3.stage.</span><span class="o">{</span><span class="nc">ChiselStage</span><span class="o">,</span> <span class="nc">ChiselGeneratorAnnotation</span><span class="o">}</span>

<span class="k">class</span> <span class="nc">Foo</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">bit</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">out</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">10.</span><span class="n">W</span><span class="o">))</span>
  <span class="o">})</span>
  <span class="nv">io</span><span class="o">.</span><span class="py">out</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">bit</span>
<span class="o">}</span>
</code></pre></div></div>

<p>If you try to compile this, you will get an error.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="o">(</span><span class="k">new</span> <span class="nc">ChiselStage</span><span class="o">).</span><span class="py">execute</span><span class="o">(</span><span class="nc">Array</span><span class="o">(</span><span class="s">"-X"</span><span class="o">,</span> <span class="s">"verilog"</span><span class="o">),</span> <span class="nc">Seq</span><span class="o">(</span><span class="k">new</span> <span class="nc">ChiselGeneratorAnnotation</span><span class="o">(()</span> <span class="k">=&gt;</span> <span class="k">new</span> <span class="nc">Foo</span><span class="o">)))</span>
<span class="c1">// firrtl.options.StageError: </span>
<span class="c1">// 	at chisel3.stage.ChiselStage.run(ChiselStage.scala:49)</span>
<span class="c1">// 	at firrtl.options.Stage$$anon$1.transform(Stage.scala:43)</span>
<span class="c1">// 	at firrtl.options.Stage$$anon$1.transform(Stage.scala:43)</span>
<span class="c1">// 	at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:37)</span>
<span class="c1">// 	at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:15)</span>
<span class="c1">// 	at firrtl.options.Translator.transform(Phase.scala:240)</span>
<span class="c1">// 	at firrtl.options.Translator.transform$(Phase.scala:240)</span>
<span class="c1">// 	at firrtl.options.phases.DeletedWrapper.transform(DeletedWrapper.scala:15)</span>
<span class="c1">// 	at firrtl.options.Stage.$anonfun$transform$5(Stage.scala:46)</span>
<span class="c1">// 	at scala.collection.LinearSeqOptimized.foldLeft(LinearSeqOptimized.scala:122)</span>
<span class="c1">// 	at scala.collection.LinearSeqOptimized.foldLeft$(LinearSeqOptimized.scala:118)</span>
<span class="c1">// 	at scala.collection.immutable.List.foldLeft(List.scala:86)</span>
<span class="c1">// 	at firrtl.options.Stage.$anonfun$transform$3(Stage.scala:46)</span>
<span class="c1">// 	at logger.Logger$.$anonfun$makeScope$2(Logger.scala:168)</span>
<span class="c1">// 	at scala.util.DynamicVariable.withValue(DynamicVariable.scala:58)</span>
<span class="c1">// 	at logger.Logger$.makeScope(Logger.scala:166)</span>
<span class="c1">// 	at firrtl.options.Stage.transform(Stage.scala:46)</span>
<span class="c1">// 	at firrtl.options.Stage.execute(Stage.scala:57)</span>
<span class="c1">// 	at repl.Session$App7$$anonfun$12.apply(cookbook.md:216)</span>
<span class="c1">// 	at repl.Session$App7$$anonfun$12.apply(cookbook.md:216)</span>
<span class="c1">// Caused by: chisel3.internal.ChiselException: Cannot reassign to read-only Bool(OpResult in Foo)</span>
<span class="c1">// 	at chisel3.internal.throwException$.apply(Error.scala:85)</span>
<span class="c1">// 	at chisel3.Data.connect(Data.scala:399)</span>
<span class="c1">// 	at chisel3.Data.$colon$eq(Data.scala:494)</span>
<span class="c1">// 	at repl.Session$App7$Foo.&lt;init&gt;(cookbook.md:208)</span>
<span class="c1">// 	at repl.Session$App7$$anonfun$12$$anonfun$apply$5.apply(cookbook.md:216)</span>
<span class="c1">// 	at repl.Session$App7$$anonfun$12$$anonfun$apply$5.apply(cookbook.md:216)</span>
<span class="c1">// 	at chisel3.Module$.do_apply(Module.scala:52)</span>
<span class="c1">// 	at chisel3.stage.ChiselGeneratorAnnotation.$anonfun$elaborate$1(ChiselAnnotations.scala:50)</span>
<span class="c1">// 	at chisel3.internal.Builder$.$anonfun$build$1(Builder.scala:408)</span>
<span class="c1">// 	at scala.util.DynamicVariable.withValue(DynamicVariable.scala:58)</span>
<span class="c1">// 	at chisel3.internal.Builder$.build(Builder.scala:406)</span>
<span class="c1">// 	at chisel3.stage.ChiselGeneratorAnnotation.elaborate(ChiselAnnotations.scala:50)</span>
<span class="c1">// 	at chisel3.stage.phases.Elaborate.$anonfun$transform$1(Elaborate.scala:19)</span>
<span class="c1">// 	at scala.collection.TraversableLike.$anonfun$flatMap$1(TraversableLike.scala:241)</span>
<span class="c1">// 	at scala.collection.immutable.List.foreach(List.scala:389)</span>
<span class="c1">// 	at scala.collection.TraversableLike.flatMap(TraversableLike.scala:241)</span>
<span class="c1">// 	at scala.collection.TraversableLike.flatMap$(TraversableLike.scala:238)</span>
<span class="c1">// 	at scala.collection.immutable.List.flatMap(List.scala:352)</span>
<span class="c1">// 	at chisel3.stage.phases.Elaborate.transform(Elaborate.scala:18)</span>
<span class="c1">// 	at chisel3.stage.phases.Elaborate.transform(Elaborate.scala:16)</span>
<span class="c1">// 	at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:37)</span>
<span class="c1">// 	at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:15)</span>
<span class="c1">// 	at firrtl.options.Translator.transform(Phase.scala:240)</span>
<span class="c1">// 	at firrtl.options.Translator.transform$(Phase.scala:240)</span>
<span class="c1">// 	at firrtl.options.phases.DeletedWrapper.transform(DeletedWrapper.scala:15)</span>
<span class="c1">// 	at chisel3.stage.ChiselStage.$anonfun$run$2(ChiselStage.scala:35)</span>
<span class="c1">// 	at scala.collection.LinearSeqOptimized.foldLeft(LinearSeqOptimized.scala:122)</span>
<span class="c1">// 	at scala.collection.LinearSeqOptimized.foldLeft$(LinearSeqOptimized.scala:118)</span>
<span class="c1">// 	at scala.collection.immutable.List.foldLeft(List.scala:86)</span>
<span class="c1">// 	at chisel3.stage.ChiselStage.run(ChiselStage.scala:35)</span>
<span class="c1">// 	... 19 more</span>
</code></pre></div></div>

<p>Chisel3 <em>does not support subword assignment</em>.
The reason for this is that subword assignment generally hints at a better abstraction with an aggregate/structured types, i.e., a <code class="highlighter-rouge">Bundle</code> or a <code class="highlighter-rouge">Vec</code>.</p>

<p>If you must express it this way, one approach is to blast your <code class="highlighter-rouge">UInt</code> to a <code class="highlighter-rouge">Vec</code> of <code class="highlighter-rouge">Bool</code> and back:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>

<span class="k">class</span> <span class="nc">Foo</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">in</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">10.</span><span class="n">W</span><span class="o">))</span>
    <span class="k">val</span> <span class="nv">bit</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">out</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">10.</span><span class="n">W</span><span class="o">))</span>
  <span class="o">})</span>
  <span class="k">val</span> <span class="nv">bools</span> <span class="k">=</span> <span class="nc">VecInit</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">in</span><span class="o">.</span><span class="py">asBools</span><span class="o">)</span>
  <span class="nf">bools</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">bit</span>
  <span class="nv">io</span><span class="o">.</span><span class="py">out</span> <span class="o">:=</span> <span class="nv">bools</span><span class="o">.</span><span class="py">asUInt</span>
<span class="o">}</span>
</code></pre></div></div>

<h3 id="how-do-i-create-an-optional-io">How do I create an optional I/O?</h3>

<p>The following example is a module which includes the optional port <code class="highlighter-rouge">out2</code> only if the given parameter is <code class="highlighter-rouge">true</code>.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>

<span class="k">class</span> <span class="nc">ModuleWithOptionalIOs</span><span class="o">(</span><span class="n">flag</span><span class="k">:</span> <span class="kt">Boolean</span><span class="o">)</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">in</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">12.</span><span class="n">W</span><span class="o">))</span>
    <span class="k">val</span> <span class="nv">out</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">12.</span><span class="n">W</span><span class="o">))</span>
    <span class="k">val</span> <span class="nv">out2</span> <span class="k">=</span> <span class="nf">if</span> <span class="o">(</span><span class="n">flag</span><span class="o">)</span> <span class="nc">Some</span><span class="o">(</span><span class="nc">Output</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">12.</span><span class="n">W</span><span class="o">)))</span> <span class="k">else</span> <span class="nc">None</span>
  <span class="o">})</span>

  <span class="nv">io</span><span class="o">.</span><span class="py">out</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">in</span>
  <span class="nf">if</span> <span class="o">(</span><span class="n">flag</span><span class="o">)</span> <span class="o">{</span>
    <span class="nv">io</span><span class="o">.</span><span class="py">out2</span><span class="o">.</span><span class="py">get</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">in</span>
  <span class="o">}</span>
<span class="o">}</span>
</code></pre></div></div>

<p>The following is an example for a <code class="highlighter-rouge">MultiIOModule</code> where an entire <code class="highlighter-rouge">IO</code> is optional:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>

<span class="k">class</span> <span class="nc">ModuleWithOptionalIO</span><span class="o">(</span><span class="n">flag</span><span class="k">:</span> <span class="kt">Boolean</span><span class="o">)</span> <span class="k">extends</span> <span class="nc">MultiIOModule</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">in</span> <span class="k">=</span> <span class="nf">if</span> <span class="o">(</span><span class="n">flag</span><span class="o">)</span> <span class="nc">Some</span><span class="o">(</span><span class="nc">IO</span><span class="o">(</span><span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())))</span> <span class="k">else</span> <span class="nc">None</span>
  <span class="k">val</span> <span class="nv">out</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="nc">Output</span><span class="o">(</span><span class="nc">Bool</span><span class="o">()))</span>

  <span class="n">out</span> <span class="o">:=</span> <span class="nv">in</span><span class="o">.</span><span class="py">getOrElse</span><span class="o">(</span><span class="nv">false</span><span class="o">.</span><span class="py">B</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div></div>

<h2 id="predictable-naming">Predictable Naming</h2>

<h3 id="how-do-i-get-chisel-to-name-signals-properly-in-blocks-like-whenwithclockandreset">How do I get Chisel to name signals properly in blocks like when/withClockAndReset?</h3>

<p>To get Chisel to name signals (wires and registers) declared inside of blocks like <code class="highlighter-rouge">when</code>, <code class="highlighter-rouge">withClockAndReset</code>, etc, use the <a href="https://www.chisel-lang.org/api/latest/chisel3/experimental/package$$chiselName.html"><code class="highlighter-rouge">@chiselName</code></a> annotation as shown below:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>
<span class="k">import</span> <span class="nn">chisel3.experimental.chiselName</span>

<span class="nd">@chiselName</span>
<span class="k">class</span> <span class="nc">TestMod</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">a</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">b</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">4.</span><span class="n">W</span><span class="o">))</span>
  <span class="o">})</span>
  <span class="nf">when</span> <span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">a</span><span class="o">)</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">innerReg</span> <span class="k">=</span> <span class="nc">RegInit</span><span class="o">(</span><span class="mf">5.</span><span class="nf">U</span><span class="o">(</span><span class="mf">4.</span><span class="n">W</span><span class="o">))</span>
    <span class="n">innerReg</span> <span class="o">:=</span> <span class="n">innerReg</span> <span class="o">+</span> <span class="mf">1.</span><span class="n">U</span>
    <span class="nv">io</span><span class="o">.</span><span class="py">b</span> <span class="o">:=</span> <span class="n">innerReg</span>
  <span class="o">}</span> <span class="o">.</span><span class="py">otherwise</span> <span class="o">{</span>
    <span class="nv">io</span><span class="o">.</span><span class="py">b</span> <span class="o">:=</span> <span class="mf">10.</span><span class="n">U</span>
  <span class="o">}</span>
<span class="o">}</span>
</code></pre></div></div>

<p>Note that you will need to add the following line to your project‚Äôs <code class="highlighter-rouge">build.sbt</code> file.</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nf">addCompilerPlugin</span><span class="o">(</span><span class="s">"org.scalamacros"</span> <span class="o">%</span> <span class="s">"paradise"</span> <span class="o">%</span> <span class="s">"2.1.0"</span> <span class="n">cross</span> <span class="nv">CrossVersion</span><span class="o">.</span><span class="py">full</span><span class="o">)</span>
</code></pre></div></div>

<p>If we compile this module <em>without</em> <code class="highlighter-rouge">@chiselName</code>, Chisel is not able to name <code class="highlighter-rouge">innerReg</code> correctly (notice the <code class="highlighter-rouge">_T</code>):</p>

<p>[[35minfo[0m] [0.000] Elaborating design‚Ä¶
[[35minfo[0m] [0.051] Done elaborating.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">TestMod</span><span class="p">(</span>
  <span class="kt">input</span>        <span class="n">clock</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">reset</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_a</span><span class="p">,</span>
  <span class="kt">output</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">io_b</span>
<span class="p">);</span>
  <span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="mi">_</span><span class="n">T</span><span class="p">;</span> <span class="c1">// @[cookbook.md 328:27]</span>
  <span class="kt">reg</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="mi">_</span><span class="n">RAND_0</span><span class="p">;</span>
  <span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="mi">_</span><span class="n">T_2</span><span class="p">;</span> <span class="c1">// @[cookbook.md 329:26]</span>
  <span class="k">assign</span> <span class="mi">_</span><span class="n">T_2</span> <span class="o">=</span> <span class="mi">_</span><span class="n">T</span> <span class="o">+</span> <span class="mh">4'h1</span><span class="p">;</span> <span class="c1">// @[cookbook.md 329:26]</span>
  <span class="k">assign</span> <span class="n">io_b</span> <span class="o">=</span> <span class="n">io_a</span> <span class="o">?</span> <span class="mi">_</span><span class="n">T</span> <span class="o">:</span> <span class="mh">4'ha</span><span class="p">;</span> <span class="c1">// @[cookbook.md 330:10 cookbook.md 332:10]</span>
<span class="cp">`ifdef</span> <span class="n">RANDOMIZE_GARBAGE_ASSIGN</span>
<span class="cp">`define</span> RANDOMIZE<span class="cp">
`endif</span>
<span class="cp">`ifdef</span> <span class="n">RANDOMIZE_INVALID_ASSIGN</span>
<span class="cp">`define</span> RANDOMIZE<span class="cp">
`endif</span>
<span class="cp">`ifdef</span> <span class="n">RANDOMIZE_REG_INIT</span>
<span class="cp">`define</span> RANDOMIZE<span class="cp">
`endif</span>
<span class="cp">`ifdef</span> <span class="n">RANDOMIZE_MEM_INIT</span>
<span class="cp">`define</span> RANDOMIZE<span class="cp">
`endif</span>
<span class="cp">`ifndef</span> <span class="n">RANDOM</span>
<span class="cp">`define</span> RANDOM <span class="err">$</span>random<span class="cp">
`endif</span>
<span class="cp">`ifdef</span> <span class="n">RANDOMIZE_MEM_INIT</span>
  <span class="kt">integer</span> <span class="n">initvar</span><span class="p">;</span>
<span class="cp">`endif</span>
<span class="cp">`ifndef</span> <span class="n">SYNTHESIS</span>
<span class="k">initial</span> <span class="k">begin</span>
  <span class="cp">`ifdef</span> <span class="n">RANDOMIZE</span>
    <span class="cp">`ifdef</span> <span class="n">INIT_RANDOM</span>
      <span class="cp">`INIT_RANDOM</span>
    <span class="cp">`endif</span>
    <span class="cp">`ifndef</span> <span class="n">VERILATOR</span>
      <span class="cp">`ifdef</span> <span class="n">RANDOMIZE_DELAY</span>
        <span class="p">#</span><span class="cp">`RANDOMIZE_DELAY</span> <span class="k">begin</span> <span class="k">end</span>
      <span class="cp">`else</span>
        <span class="p">#</span><span class="mf">0.002</span> <span class="k">begin</span> <span class="k">end</span>
      <span class="cp">`endif</span>
    <span class="cp">`endif</span>
  <span class="cp">`ifdef</span> <span class="n">RANDOMIZE_REG_INIT</span>
  <span class="mi">_</span><span class="n">RAND_0</span> <span class="o">=</span> <span class="o">{</span><span class="mi">1</span><span class="o">{</span><span class="cp">`RANDOM</span><span class="o">}}</span><span class="p">;</span>
  <span class="mi">_</span><span class="n">T</span> <span class="o">=</span> <span class="mi">_</span><span class="n">RAND_0</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
  <span class="cp">`endif</span> <span class="c1">// RANDOMIZE_REG_INIT</span>
  <span class="cp">`endif</span> <span class="c1">// RANDOMIZE</span>
<span class="k">end</span> <span class="c1">// initial</span>
<span class="cp">`endif</span> <span class="c1">// SYNTHESIS</span>
  <span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clock</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
      <span class="mi">_</span><span class="n">T</span> <span class="o">&lt;=</span> <span class="mh">4'h5</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
      <span class="mi">_</span><span class="n">T</span> <span class="o">&lt;=</span> <span class="mi">_</span><span class="n">T_2</span><span class="p">;</span>
    <span class="k">end</span>
  <span class="k">end</span>
<span class="k">endmodule</span>

</code></pre></div></div>

<p>However, if we use <code class="highlighter-rouge">@chiselName</code> then the register previously called <code class="highlighter-rouge">_T</code> is now <code class="highlighter-rouge">innerReg</code>:</p>

<p>[[35minfo[0m] [0.000] Elaborating design‚Ä¶
[[35minfo[0m] [0.029] Done elaborating.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">TestMod</span><span class="p">(</span>
  <span class="kt">input</span>        <span class="n">clock</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">reset</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_a</span><span class="p">,</span>
  <span class="kt">output</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">io_b</span>
<span class="p">);</span>
  <span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">innerReg</span><span class="p">;</span> <span class="c1">// @[cookbook.md 300:27]</span>
  <span class="kt">reg</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="mi">_</span><span class="n">RAND_0</span><span class="p">;</span>
  <span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="mi">_</span><span class="n">T_1</span><span class="p">;</span> <span class="c1">// @[cookbook.md 301:26]</span>
  <span class="k">assign</span> <span class="mi">_</span><span class="n">T_1</span> <span class="o">=</span> <span class="n">innerReg</span> <span class="o">+</span> <span class="mh">4'h1</span><span class="p">;</span> <span class="c1">// @[cookbook.md 301:26]</span>
  <span class="k">assign</span> <span class="n">io_b</span> <span class="o">=</span> <span class="n">io_a</span> <span class="o">?</span> <span class="n">innerReg</span> <span class="o">:</span> <span class="mh">4'ha</span><span class="p">;</span> <span class="c1">// @[cookbook.md 302:10 cookbook.md 304:10]</span>
<span class="cp">`ifdef</span> <span class="n">RANDOMIZE_GARBAGE_ASSIGN</span>
<span class="cp">`define</span> RANDOMIZE<span class="cp">
`endif</span>
<span class="cp">`ifdef</span> <span class="n">RANDOMIZE_INVALID_ASSIGN</span>
<span class="cp">`define</span> RANDOMIZE<span class="cp">
`endif</span>
<span class="cp">`ifdef</span> <span class="n">RANDOMIZE_REG_INIT</span>
<span class="cp">`define</span> RANDOMIZE<span class="cp">
`endif</span>
<span class="cp">`ifdef</span> <span class="n">RANDOMIZE_MEM_INIT</span>
<span class="cp">`define</span> RANDOMIZE<span class="cp">
`endif</span>
<span class="cp">`ifndef</span> <span class="n">RANDOM</span>
<span class="cp">`define</span> RANDOM <span class="err">$</span>random<span class="cp">
`endif</span>
<span class="cp">`ifdef</span> <span class="n">RANDOMIZE_MEM_INIT</span>
  <span class="kt">integer</span> <span class="n">initvar</span><span class="p">;</span>
<span class="cp">`endif</span>
<span class="cp">`ifndef</span> <span class="n">SYNTHESIS</span>
<span class="k">initial</span> <span class="k">begin</span>
  <span class="cp">`ifdef</span> <span class="n">RANDOMIZE</span>
    <span class="cp">`ifdef</span> <span class="n">INIT_RANDOM</span>
      <span class="cp">`INIT_RANDOM</span>
    <span class="cp">`endif</span>
    <span class="cp">`ifndef</span> <span class="n">VERILATOR</span>
      <span class="cp">`ifdef</span> <span class="n">RANDOMIZE_DELAY</span>
        <span class="p">#</span><span class="cp">`RANDOMIZE_DELAY</span> <span class="k">begin</span> <span class="k">end</span>
      <span class="cp">`else</span>
        <span class="p">#</span><span class="mf">0.002</span> <span class="k">begin</span> <span class="k">end</span>
      <span class="cp">`endif</span>
    <span class="cp">`endif</span>
  <span class="cp">`ifdef</span> <span class="n">RANDOMIZE_REG_INIT</span>
  <span class="mi">_</span><span class="n">RAND_0</span> <span class="o">=</span> <span class="o">{</span><span class="mi">1</span><span class="o">{</span><span class="cp">`RANDOM</span><span class="o">}}</span><span class="p">;</span>
  <span class="n">innerReg</span> <span class="o">=</span> <span class="mi">_</span><span class="n">RAND_0</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
  <span class="cp">`endif</span> <span class="c1">// RANDOMIZE_REG_INIT</span>
  <span class="cp">`endif</span> <span class="c1">// RANDOMIZE</span>
<span class="k">end</span> <span class="c1">// initial</span>
<span class="cp">`endif</span> <span class="c1">// SYNTHESIS</span>
  <span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clock</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
      <span class="n">innerReg</span> <span class="o">&lt;=</span> <span class="mh">4'h5</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
      <span class="n">innerReg</span> <span class="o">&lt;=</span> <span class="mi">_</span><span class="n">T_1</span><span class="p">;</span>
    <span class="k">end</span>
  <span class="k">end</span>
<span class="k">endmodule</span>

</code></pre></div></div>

<h3 id="how-do-i-get-chisel-to-name-the-results-of-vector-reads-properly">How do I get Chisel to name the results of vector reads properly?</h3>

<p>Currently, name information is lost when using dynamic indexing. For example:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">class</span> <span class="nc">Foo</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">in</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Vec</span><span class="o">(</span><span class="mi">4</span><span class="o">,</span> <span class="nc">Bool</span><span class="o">()))</span>
    <span class="k">val</span> <span class="nv">idx</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">2.</span><span class="n">W</span><span class="o">))</span>
    <span class="k">val</span> <span class="nv">en</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">out</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
  <span class="o">})</span>

  <span class="k">val</span> <span class="nv">x</span> <span class="k">=</span> <span class="nv">io</span><span class="o">.</span><span class="py">in</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">idx</span><span class="o">)</span>
  <span class="k">val</span> <span class="nv">y</span> <span class="k">=</span> <span class="n">x</span> <span class="o">&amp;&amp;</span> <span class="nv">io</span><span class="o">.</span><span class="py">en</span>
  <span class="nv">io</span><span class="o">.</span><span class="py">out</span> <span class="o">:=</span> <span class="n">y</span>
<span class="o">}</span>
</code></pre></div></div>

<p>The above code loses the <code class="highlighter-rouge">x</code> name, instead using <code class="highlighter-rouge">_GEN_3</code> (the other <code class="highlighter-rouge">_GEN_*</code> signals are expected).</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">Foo</span><span class="p">(</span>
  <span class="kt">input</span>        <span class="n">clock</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">reset</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_in_0</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_in_1</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_in_2</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_in_3</span><span class="p">,</span>
  <span class="kt">input</span>  <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">io_idx</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_en</span><span class="p">,</span>
  <span class="kt">output</span>       <span class="n">io_out</span>
<span class="p">);</span>
  <span class="kt">wire</span>  <span class="mi">_</span><span class="n">GEN_1</span><span class="p">;</span> <span class="c1">// @[main.scala 15:13]</span>
  <span class="kt">wire</span>  <span class="mi">_</span><span class="n">GEN_2</span><span class="p">;</span> <span class="c1">// @[main.scala 15:13]</span>
  <span class="kt">wire</span>  <span class="mi">_</span><span class="n">GEN_3</span><span class="p">;</span> <span class="c1">// @[main.scala 15:13]</span>
  <span class="k">assign</span> <span class="mi">_</span><span class="n">GEN_1</span> <span class="o">=</span> <span class="mh">2'h1</span> <span class="o">==</span> <span class="n">io_idx</span> <span class="o">?</span> <span class="n">io_in_1</span> <span class="o">:</span> <span class="n">io_in_0</span><span class="p">;</span> <span class="c1">// @[main.scala 15:13]</span>
  <span class="k">assign</span> <span class="mi">_</span><span class="n">GEN_2</span> <span class="o">=</span> <span class="mh">2'h2</span> <span class="o">==</span> <span class="n">io_idx</span> <span class="o">?</span> <span class="n">io_in_2</span> <span class="o">:</span> <span class="mi">_</span><span class="n">GEN_1</span><span class="p">;</span> <span class="c1">// @[main.scala 15:13]</span>
  <span class="k">assign</span> <span class="mi">_</span><span class="n">GEN_3</span> <span class="o">=</span> <span class="mh">2'h3</span> <span class="o">==</span> <span class="n">io_idx</span> <span class="o">?</span> <span class="n">io_in_3</span> <span class="o">:</span> <span class="mi">_</span><span class="n">GEN_2</span><span class="p">;</span> <span class="c1">// @[main.scala 15:13]</span>
  <span class="k">assign</span> <span class="n">io_out</span> <span class="o">=</span> <span class="mi">_</span><span class="n">GEN_3</span> <span class="o">&amp;</span> <span class="n">io_en</span><span class="p">;</span> <span class="c1">// @[main.scala 16:10]</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<p>This can be worked around by creating a wire and connecting the dynamic index to the wire:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">val</span> <span class="nv">x</span> <span class="k">=</span> <span class="nc">WireInit</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">in</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">idx</span><span class="o">))</span>
</code></pre></div></div>

<p>Which produces:</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">Foo</span><span class="p">(</span>
  <span class="kt">input</span>        <span class="n">clock</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">reset</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_in_0</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_in_1</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_in_2</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_in_3</span><span class="p">,</span>
  <span class="kt">input</span>  <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">io_idx</span><span class="p">,</span>
  <span class="kt">input</span>        <span class="n">io_en</span><span class="p">,</span>
  <span class="kt">output</span>       <span class="n">io_out</span>
<span class="p">);</span>
  <span class="kt">wire</span>  <span class="mi">_</span><span class="n">GEN_1</span><span class="p">;</span>
  <span class="kt">wire</span>  <span class="mi">_</span><span class="n">GEN_2</span><span class="p">;</span>
  <span class="kt">wire</span>  <span class="n">x</span><span class="p">;</span>
  <span class="k">assign</span> <span class="mi">_</span><span class="n">GEN_1</span> <span class="o">=</span> <span class="mh">2'h1</span> <span class="o">==</span> <span class="n">io_idx</span> <span class="o">?</span> <span class="n">io_in_1</span> <span class="o">:</span> <span class="n">io_in_0</span><span class="p">;</span>
  <span class="k">assign</span> <span class="mi">_</span><span class="n">GEN_2</span> <span class="o">=</span> <span class="mh">2'h2</span> <span class="o">==</span> <span class="n">io_idx</span> <span class="o">?</span> <span class="n">io_in_2</span> <span class="o">:</span> <span class="mi">_</span><span class="n">GEN_1</span><span class="p">;</span>
  <span class="k">assign</span> <span class="n">x</span> <span class="o">=</span> <span class="mh">2'h3</span> <span class="o">==</span> <span class="n">io_idx</span> <span class="o">?</span> <span class="n">io_in_3</span> <span class="o">:</span> <span class="mi">_</span><span class="n">GEN_2</span><span class="p">;</span>
  <span class="k">assign</span> <span class="n">io_out</span> <span class="o">=</span> <span class="n">x</span> <span class="o">&amp;</span> <span class="n">io_en</span><span class="p">;</span> <span class="c1">// @[main.scala 16:10]</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h3 id="how-can-i-dynamically-setparametrize-the-name-of-a-module">How can I dynamically set/parametrize the name of a module?</h3>

<p>You can override the <code class="highlighter-rouge">desiredName</code> function. This works with normal Chisel modules and <code class="highlighter-rouge">BlackBox</code>es. Example:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>

<span class="k">class</span> <span class="nc">Coffee</span> <span class="k">extends</span> <span class="nc">BlackBox</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
        <span class="k">val</span> <span class="nv">I</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">32.</span><span class="n">W</span><span class="o">))</span>
        <span class="k">val</span> <span class="nv">O</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">32.</span><span class="n">W</span><span class="o">))</span>
    <span class="o">})</span>
    <span class="k">override</span> <span class="k">def</span> <span class="nf">desiredName</span> <span class="k">=</span> <span class="s">"Tea"</span>
<span class="o">}</span>

<span class="k">class</span> <span class="nc">Salt</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{})</span>
    <span class="k">val</span> <span class="nv">drink</span> <span class="k">=</span> <span class="nc">Module</span><span class="o">(</span><span class="k">new</span> <span class="nc">Coffee</span><span class="o">)</span>
    <span class="k">override</span> <span class="k">def</span> <span class="nf">desiredName</span> <span class="k">=</span> <span class="s">"SodiumMonochloride"</span>
<span class="o">}</span>
</code></pre></div></div>

<p>Elaborating the Chisel module <code class="highlighter-rouge">Salt</code> yields our ‚Äúdesire name‚Äù for <code class="highlighter-rouge">Salt</code> and <code class="highlighter-rouge">Coffee</code> in the output Verilog:</p>

<p>[[35minfo[0m] [0.000] Elaborating design‚Ä¶
[[35minfo[0m] [0.021] Done elaborating.</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">SodiumMonochloride</span><span class="p">(</span>
  <span class="kt">input</span>   <span class="n">clock</span><span class="p">,</span>
  <span class="kt">input</span>   <span class="n">reset</span>
<span class="p">);</span>
  <span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">drink_I</span><span class="p">;</span> <span class="c1">// @[cookbook.md 376:23]</span>
  <span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">drink_O</span><span class="p">;</span> <span class="c1">// @[cookbook.md 376:23]</span>
  <span class="n">Tea</span> <span class="n">drink</span> <span class="p">(</span> <span class="c1">// @[cookbook.md 376:23]</span>
    <span class="p">.</span><span class="n">I</span><span class="p">(</span><span class="n">drink_I</span><span class="p">),</span>
    <span class="p">.</span><span class="n">O</span><span class="p">(</span><span class="n">drink_O</span><span class="p">)</span>
  <span class="p">);</span>
  <span class="k">assign</span> <span class="n">drink_I</span> <span class="o">=</span> <span class="mh">32'h0</span><span class="p">;</span>
<span class="k">endmodule</span>

</code></pre></div></div>

</section></div></div></div></div><script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/3.3.7/js/bootstrap.min.js"></script><script src="/highlight/highlight.pack.js"></script><script>hljs.configure({languages:['scala','java','bash']});
hljs.initHighlighting();
              </script><script>((window.gitter = {}).chat = {}).options = {
room: 'freechipsproject/chisel3'};</script><script src="https://sidecar.gitter.im/dist/sidecar.v1.js"></script><script src="/js/main.js"></script></body></html>