{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4220, "design__instance__area": 73585.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 82, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 6, "power__internal__total": 0.05559180676937103, "power__switching__total": 0.020594658330082893, "power__leakage__total": 1.1177651231264463e-06, "power__total": 0.07618758082389832, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.28416, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.28416, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.579065, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.941969, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.579065, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.123727, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 82, "design__max_cap_violation__count": 6, "clock__skew__worst_hold": -0.181881, "clock__skew__worst_setup": -0.514732, "timing__hold__ws": -0.038266, "timing__setup__ws": -3.033425, "timing__hold__tns": -0.038266, "timing__setup__tns": -109.692284, "timing__hold__wns": -0.038266, "timing__setup__wns": -3.033425, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.260488, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 278, "timing__setup_r2r__ws": -2.809117, "timing__setup_r2r_vio__count": 245, "design__die__bbox": "0.0 0.0 412.095 430.015", "design__core__bbox": "6.72 15.68 404.88 411.6", "design__io": 55, "design__die__area": 177207, "design__core__area": 157640, "design__instance__count__stdcell": 4220, "design__instance__area__stdcell": 73585.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.466795, "design__instance__utilization__stdcell": 0.466795, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 11381881, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 80856.2, "design__violations": 0, "design__instance__count__setup_buffer": 45, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2184, "route__net__special": 2, "route__drc_errors__iter:1": 611, "route__wirelength__iter:1": 92958, "route__drc_errors__iter:2": 84, "route__wirelength__iter:2": 92257, "route__drc_errors__iter:3": 57, "route__wirelength__iter:3": 92107, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92055, "route__drc_errors": 0, "route__wirelength": 92055, "route__vias": 14053, "route__vias__singlecut": 14053, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 657.23, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 82, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.508538, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.508538, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.013183, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.896552, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -91.698624, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.896552, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.312648, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 93, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.683727, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 82, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 82, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.184137, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.184137, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.261956, "timing__setup__ws__corner:nom_ff_n40C_5v50": 3.999631, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.261956, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.603823, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 82, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.280837, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.280837, "timing__hold__ws__corner:min_tt_025C_5v00": 0.576881, "timing__setup__ws__corner:min_tt_025C_5v00": 2.007694, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.576881, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.179054, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 82, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.503393, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.503393, "timing__hold__ws__corner:min_ss_125C_4v50": 0.057319, "timing__setup__ws__corner:min_ss_125C_4v50": -2.781088, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -80.058891, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.781088, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.308978, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 74, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.578426, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 63, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 82, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.181881, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.181881, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.260488, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.030046, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.260488, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.639874, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 82, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.28792, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.28792, "timing__hold__ws__corner:max_tt_025C_5v00": 0.581675, "timing__setup__ws__corner:max_tt_025C_5v00": 1.863447, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.581675, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.057865, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 82, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.514732, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.514732, "timing__hold__ws__corner:max_ss_125C_4v50": -0.038266, "timing__setup__ws__corner:max_ss_125C_4v50": -3.033425, "timing__hold__tns__corner:max_ss_125C_4v50": -0.038266, "timing__setup__tns__corner:max_ss_125C_4v50": -109.692284, "timing__hold__wns__corner:max_ss_125C_4v50": -0.038266, "timing__setup__wns__corner:max_ss_125C_4v50": -3.033425, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.317059, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 111, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.809117, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 100, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 82, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.186808, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.186808, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.263699, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.963171, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.263699, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.560681, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.98573, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00194786, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0142699, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0137879, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00194204, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0137879, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00195, "ir__drop__worst": 0.0143, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}