$date
	Sun Oct 14 17:27:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 4 ! op [3:0] $end
$var reg 1 " en $end
$var integer 32 # i [31:0] $end
$var reg 16 $ ip [15:0] $end
$scope module enc $end
$var wire 1 % en $end
$var wire 16 & ip [15:0] $end
$var wire 4 ' op [3:0] $end
$var wire 1 ( r1 $end
$var wire 1 ) r2 $end
$var wire 1 * r3 $end
$var wire 1 + r4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
b0 '
b1 &
1%
b1 $
b0 #
1"
b0 !
$end
#20
b1 !
b1 '
1+
b10 $
b10 &
b1 #
#40
b10 !
b10 '
1*
0+
b100 $
b100 &
b10 #
#60
b11 !
b11 '
1+
b1000 $
b1000 &
b11 #
#80
b100 !
b100 '
1)
0*
0+
b10000 $
b10000 &
b100 #
#100
b101 !
b101 '
1+
b100000 $
b100000 &
b101 #
#120
b110 !
b110 '
1*
0+
b1000000 $
b1000000 &
b110 #
#140
b111 !
b111 '
1+
b10000000 $
b10000000 &
b111 #
#160
b1000 !
b1000 '
1(
0)
0*
0+
b100000000 $
b100000000 &
b1000 #
#180
b1001 !
b1001 '
1+
b1000000000 $
b1000000000 &
b1001 #
#200
b1010 !
b1010 '
1*
0+
b10000000000 $
b10000000000 &
b1010 #
#220
b1011 !
b1011 '
1+
b100000000000 $
b100000000000 &
b1011 #
#240
b1100 !
b1100 '
1)
0*
0+
b1000000000000 $
b1000000000000 &
b1100 #
#260
b1101 !
b1101 '
1+
b10000000000000 $
b10000000000000 &
b1101 #
#280
b1110 !
b1110 '
1*
0+
b100000000000000 $
b100000000000000 &
b1110 #
#300
b1111 !
b1111 '
1+
b1000000000000000 $
b1000000000000000 &
b1111 #
