head	1.2;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.2
	gdb_7_6-2013-04-26-release:1.2
	gdb_7_6-branch:1.2.0.82
	gdb_7_6-2013-03-12-branchpoint:1.2
	gdb_7_5_1-2012-11-29-release:1.2
	gdb_7_5-2012-08-17-release:1.2
	gdb_7_5-branch:1.2.0.80
	gdb_7_5-2012-07-18-branchpoint:1.2
	gdb_7_4_1-2012-04-26-release:1.2
	gdb_7_4-2012-01-24-release:1.2
	gdb_7_4-branch:1.2.0.78
	gdb_7_4-2011-12-13-branchpoint:1.2
	gdb_7_3_1-2011-09-04-release:1.2
	gdb_7_3-2011-07-26-release:1.2
	gdb_7_3-branch:1.2.0.76
	gdb_7_3-2011-04-01-branchpoint:1.2
	gdb_7_2-2010-09-02-release:1.2
	gdb_7_2-branch:1.2.0.74
	gdb_7_2-2010-07-07-branchpoint:1.2
	gdb_7_1-2010-03-18-release:1.2
	gdb_7_1-branch:1.2.0.72
	gdb_7_1-2010-02-18-branchpoint:1.2
	gdb_7_0_1-2009-12-22-release:1.2
	gdb_7_0-2009-10-06-release:1.2
	gdb_7_0-branch:1.2.0.70
	gdb_7_0-2009-09-16-branchpoint:1.2
	arc-sim-20090309:1.2
	msnyder-checkpoint-072509-branch:1.2.0.68
	msnyder-checkpoint-072509-branchpoint:1.2
	arc-insight_6_8-branch:1.2.0.66
	arc-insight_6_8-branchpoint:1.2
	insight_6_8-branch:1.2.0.64
	insight_6_8-branchpoint:1.2
	reverse-20081226-branch:1.2.0.62
	reverse-20081226-branchpoint:1.2
	multiprocess-20081120-branch:1.2.0.60
	multiprocess-20081120-branchpoint:1.2
	reverse-20080930-branch:1.2.0.58
	reverse-20080930-branchpoint:1.2
	reverse-20080717-branch:1.2.0.56
	reverse-20080717-branchpoint:1.2
	msnyder-reverse-20080609-branch:1.2.0.54
	msnyder-reverse-20080609-branchpoint:1.2
	drow-reverse-20070409-branch:1.2.0.52
	drow-reverse-20070409-branchpoint:1.2
	gdb_6_8-2008-03-27-release:1.2
	gdb_6_8-branch:1.2.0.50
	gdb_6_8-2008-02-26-branchpoint:1.2
	gdb_6_7_1-2007-10-29-release:1.2
	gdb_6_7-2007-10-10-release:1.2
	gdb_6_7-branch:1.2.0.48
	gdb_6_7-2007-09-07-branchpoint:1.2
	insight_6_6-20070208-release:1.2
	gdb_6_6-2006-12-18-release:1.2
	gdb_6_6-branch:1.2.0.46
	gdb_6_6-2006-11-15-branchpoint:1.2
	insight_6_5-20061003-release:1.2
	gdb-csl-symbian-6_4_50_20060226-12:1.2
	gdb-csl-sourcerygxx-3_4_4-25:1.2
	nickrob-async-20060828-mergepoint:1.2
	gdb-csl-symbian-6_4_50_20060226-11:1.2
	gdb-csl-sourcerygxx-4_1-17:1.2
	gdb-csl-20060226-branch-local-2:1.2
	gdb-csl-sourcerygxx-4_1-14:1.2
	gdb-csl-sourcerygxx-4_1-13:1.2
	gdb-csl-sourcerygxx-4_1-12:1.2
	gdb-csl-sourcerygxx-3_4_4-21:1.2
	gdb_6_5-20060621-release:1.2
	gdb-csl-sourcerygxx-4_1-9:1.2
	gdb-csl-sourcerygxx-4_1-8:1.2
	gdb-csl-sourcerygxx-4_1-7:1.2
	gdb-csl-arm-2006q1-6:1.2
	gdb-csl-sourcerygxx-4_1-6:1.2
	gdb-csl-symbian-6_4_50_20060226-10:1.2
	gdb-csl-symbian-6_4_50_20060226-9:1.2
	gdb-csl-symbian-6_4_50_20060226-8:1.2
	gdb-csl-coldfire-4_1-11:1.2
	gdb-csl-sourcerygxx-3_4_4-19:1.2
	gdb-csl-coldfire-4_1-10:1.2
	gdb_6_5-branch:1.2.0.44
	gdb_6_5-2006-05-14-branchpoint:1.2
	gdb-csl-sourcerygxx-4_1-5:1.2
	nickrob-async-20060513-branch:1.2.0.42
	nickrob-async-20060513-branchpoint:1.2
	gdb-csl-sourcerygxx-4_1-4:1.2
	msnyder-reverse-20060502-branch:1.2.0.40
	msnyder-reverse-20060502-branchpoint:1.2
	gdb-csl-morpho-4_1-4:1.2
	gdb-csl-sourcerygxx-3_4_4-17:1.2
	readline_5_1-import-branch:1.2.0.38
	readline_5_1-import-branchpoint:1.2
	gdb-csl-20060226-branch-merge-to-csl-symbian-1:1.2
	gdb-csl-symbian-20060226-branch:1.2.0.36
	gdb-csl-symbian-20060226-branchpoint:1.2
	gdb-csl-20060226-branch-merge-to-csl-local-1:1.2
	msnyder-reverse-20060331-branch:1.2.0.34
	msnyder-reverse-20060331-branchpoint:1.2
	gdb-csl-available-20060303-branch:1.2.0.32
	gdb-csl-available-20060303-branchpoint:1.2
	gdb-csl-20060226-branch:1.2.0.30
	gdb-csl-20060226-branchpoint:1.2
	gdb_6_4-20051202-release:1.2
	msnyder-fork-checkpoint-branch:1.2.0.28
	msnyder-fork-checkpoint-branchpoint:1.2
	gdb-csl-gxxpro-6_3-branch:1.2.0.26
	gdb-csl-gxxpro-6_3-branchpoint:1.2
	gdb_6_4-branch:1.2.0.24
	gdb_6_4-2005-11-01-branchpoint:1.2
	gdb-csl-arm-20051020-branch:1.2.0.22
	gdb-csl-arm-20051020-branchpoint:1.2
	gdb-csl-arm-20050325-2005-q1b:1.2
	gdb-csl-arm-20050325-2005-q1a:1.2
	csl-arm-20050325-branch:1.2.0.20
	csl-arm-20050325-branchpoint:1.2
	gdb_6_3-20041109-release:1.2
	gdb_6_3-branch:1.2.0.16
	gdb_6_3-20041019-branchpoint:1.2
	drow_intercu-merge-20040921:1.2
	drow_intercu-merge-20040915:1.2
	jimb-gdb_6_2-e500-branch:1.2.0.18
	jimb-gdb_6_2-e500-branchpoint:1.2
	gdb_6_2-20040730-release:1.2
	gdb_6_2-branch:1.2.0.14
	gdb_6_2-2004-07-10-gmt-branchpoint:1.2
	gdb_6_1_1-20040616-release:1.2
	gdb_6_1-2004-04-05-release:1.2
	drow_intercu-merge-20040402:1.2
	drow_intercu-merge-20040327:1.2
	ezannoni_pie-20040323-branch:1.2.0.12
	ezannoni_pie-20040323-branchpoint:1.2
	cagney_tramp-20040321-mergepoint:1.2
	gdb_6_1-branch:1.2.0.10
	gdb_6_1-2004-03-01-gmt-branchpoint:1.2
	drow_intercu-20040221-branch:1.2.0.8
	drow_intercu-20040221-branchpoint:1.2
	cagney_bfdfile-20040213-branch:1.2.0.6
	cagney_bfdfile-20040213-branchpoint:1.2
	drow-cplus-merge-20040208:1.2
	carlton_dictionary-20040126-merge:1.2
	cagney_bigcore-20040122-branch:1.2.0.4
	cagney_bigcore-20040122-branchpoint:1.2
	drow-cplus-merge-20040113:1.2
	drow-cplus-merge-20031224:1.2
	drow-cplus-merge-20031220:1.2
	carlton_dictionary-20031215-merge:1.2
	drow-cplus-branch:1.2.0.2
	drow-cplus-merge-20031214:1.2
	carlton-dictionary-20031111-merge:1.2
	kettenis_sparc-20030918-branch:1.1.0.4
	kettenis_sparc-20030918-branchpoint:1.1
	carlton_dictionary-20030917-merge:1.1
	ezannoni_pie-20030916-branchpoint:1.1
	ezannoni_pie-20030916-branch:1.1.0.2;
locks; strict;
comment	@# @;


1.2
date	2003.10.10.19.30.50;	author brolley;	state Exp;
branches
	1.2.2.1;
next	1.1;

1.1
date	2003.08.29.16.39.14;	author brolley;	state Exp;
branches;
next	;

1.2.2.1
date	2003.12.14.20.28.38;	author drow;	state Exp;
branches;
next	;


desc
@@


1.2
log
@2003-10-10  Dave Brolley  <brolley@@redhat.com>

        * sim/frv/testutils.inc (or_gr_immed): New macro.
        * sim/frv/fp_exception-fr550.cgs: Write insns using
        unaligned registers into the program in order to
        cause the required exceptions.
        * sim/frv/fp_exception.cgs: Ditto.
        * sim/frv/regalign.cgs: Ditto.
@
text
@# frv testcase to generate interrupts for bad register alignment
# mach: frv
	.include "testutils.inc"

	start

	.global align
align:
	and_spr_immed	-4081,tbr		; clear tbr.tt
	set_gr_spr	tbr,gr17
	inc_gr_immed	0x080,gr17		; address of exception handler
	set_bctrlr_0_0  gr17
	inc_gr_immed	0x050,gr17		; address of exception handler
	set_bctrlr_0_0  gr17
	set_spr_immed	128,lcr
	set_spr_addr	ok1,lr
	set_psr_et	1

	; Make the the register number odd at bad[1-4], bad9 and bada.
	; We can't simply code an odd register number because the assembler
	; will catch the error.
	set_gr_mem	bad1,gr10
	or_gr_immed	0x02000000,gr10
	set_mem_gr	gr10,bad1
	set_gr_addr	bad1,gr10
	flush_data_cache gr10
	set_gr_mem	bad2,gr10
	or_gr_immed	0x02000000,gr10
	set_mem_gr	gr10,bad2
	set_gr_addr	bad2,gr10
	flush_data_cache gr10
	set_gr_mem	bad3,gr10
	or_gr_immed	0x02000000,gr10
	set_mem_gr	gr10,bad3
	set_gr_addr	bad3,gr10
	flush_data_cache gr10
	set_gr_mem	bad4,gr10
	or_gr_immed	0x02000000,gr10
	set_mem_gr	gr10,bad4
	set_gr_addr	bad4,gr10
	flush_data_cache gr10
	set_gr_mem	bad9,gr10
	or_gr_immed	0x02000000,gr10
	set_mem_gr	gr10,bad9
	set_gr_addr	bad9,gr10
	flush_data_cache gr10
	set_gr_mem	bada,gr10
	or_gr_immed	0x02000000,gr10
	set_mem_gr	gr10,bada
	set_gr_addr	bada,gr10
	flush_data_cache gr10

	set_gr_immed	4,gr20		; PC increment
	set_gr_immed	0,gr15
	inc_gr_immed	-12,sp		; for memory alignment

	set_gr_addr	bad1,gr17
bad1:	stdi	gr0,@@(sp,0)		; misaligned reg
	test_gr_immed	1,gr15

	set_gr_addr	bad2,gr17
bad2:	lddi	@@(sp,0),gr8		; misaligned reg
	test_gr_immed	2,gr15

	set_gr_addr	bad3,gr17
bad3:	stdc	cpr0,@@(sp,gr0)		; misaligned reg
	test_gr_immed	3,gr15

	set_gr_addr	bad4,gr17
bad4:	lddc	@@(sp,gr0),cpr8		; misaligned reg
	test_gr_immed	4,gr15

	set_gr_addr	bad5,gr17
bad5:	stqi	gr2,@@(sp,0)		; misaligned reg
	test_gr_immed	5,gr15

	set_gr_addr	bad6,gr17
bad6:	ldqi	@@(sp,0),gr10		; misaligned reg
	test_gr_immed	6,gr15

	set_gr_addr	bad7,gr17
bad7:	stqc	cpr2,@@(sp,gr0)		; misaligned reg
	test_gr_immed	7,gr15

	set_gr_addr	bad8,gr17
bad8:	ldqc	@@(sp,gr0),cpr10		; misaligned reg
	test_gr_immed   8,gr15

	set_gr_immed	0,gr20		; PC increment
	set_gr_addr	bad9,gr17
bad9:	stdfi	fr0,@@(sp,0)		; misaligned reg
	test_gr_immed	9,gr15

	set_gr_addr	bada,gr17
bada:	lddfi	@@(sp,0),fr8		; misaligned reg
	test_gr_immed	10,gr15

	set_gr_addr	badb,gr17
badb:	stqfi	fr2,@@(sp,0)		; misaligned reg
	test_gr_immed   11,gr15

	set_gr_addr	badc,gr17
badc:	ldqfi	@@(sp,0),fr10		; misaligned reg
	test_gr_immed	12,gr15

	pass

; exception handler
ok1:
	cmpi		gr20,0,icc0
	beq		icc0,0,float

	; check register_exception
	test_spr_immed	0x1,esfr1		; esr0 is active
	test_spr_gr	epcr0,gr17
	test_spr_bits	0x0001,0,0x1,esr0	; esr0 is valid
	test_spr_bits	0x003e,1,0xc,esr0	; esr0.ec is set
	test_spr_bits	0x00c0,6,0x1,esr0	; esr0.rec is set
	test_spr_bits	0x0800,11,0x0,esr0	; esr0.eav is not set
	movsg		pcsr,gr60
	add		gr60,gr20,gr60
	movgs		gr60,pcsr
	bra		ret
float:
	; check fp_exception
	test_spr_immed	0,esfr1			; no esr's active
ret:
	inc_gr_immed	1,gr15
	rett		0
	fail
@


1.2.2.1
log
@Merge drow-cplus-branch to:
  cvs rtag -D 2003-12-14 00:00:00 UTC drow-cplus-merge-20031214 gdb+dejagnu
@
text
@@


1.1
log
@New sim testsuite for Fujitsu FRV. Contributed by Red Hat.
@
text
@d19 34
d58 1
a58 1
bad1:	stdi	gr1,@@(sp,0)		; misaligned reg
d62 1
a62 1
bad2:	lddi	@@(sp,0),gr9		; misaligned reg
d66 1
a66 1
bad3:	stdc	cpr1,@@(sp,gr0)		; misaligned reg
d70 1
a70 1
bad4:	lddc	@@(sp,gr0),cpr9		; misaligned reg
d91 1
a91 1
bad9:	stdfi	fr1,@@(sp,0)		; misaligned reg
d95 1
a95 1
bada:	lddfi	@@(sp,0),fr9		; misaligned reg
@

