--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 936 paths analyzed, 113 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.264ns.
--------------------------------------------------------------------------------

Paths for end point renderer/c/color2_0 (SLICE_X4Y55.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_7 (FF)
  Destination:          renderer/c/color2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.213ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_7 to renderer/c/color2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   renderer/CounterY<7>
                                                       renderer/CounterY_7
    SLICE_X7Y55.C2       net (fanout=10)       1.327   renderer/CounterY<7>
    SLICE_X7Y55.CMUX     Tilo                  0.337   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073_SW0
    SLICE_X7Y55.A2       net (fanout=1)        0.746   N12
    SLICE_X7Y55.A        Tilo                  0.259   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073
    SLICE_X4Y55.A2       net (fanout=3)        0.729   renderer/c/_n0073
    SLICE_X4Y55.CLK      Tas                   0.339   renderer/c/color2<2>
                                                       renderer/c/color2_0_glue_set
                                                       renderer/c/color2_0
    -------------------------------------------------  ---------------------------
    Total                                      4.213ns (1.411ns logic, 2.802ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_6 (FF)
  Destination:          renderer/c/color2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.512ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_6 to renderer/c/color2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.CQ       Tcko                  0.476   renderer/CounterY<7>
                                                       renderer/CounterY_6
    SLICE_X7Y55.C5       net (fanout=11)       0.626   renderer/CounterY<6>
    SLICE_X7Y55.CMUX     Tilo                  0.337   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073_SW0
    SLICE_X7Y55.A2       net (fanout=1)        0.746   N12
    SLICE_X7Y55.A        Tilo                  0.259   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073
    SLICE_X4Y55.A2       net (fanout=3)        0.729   renderer/c/_n0073
    SLICE_X4Y55.CLK      Tas                   0.339   renderer/c/color2<2>
                                                       renderer/c/color2_0_glue_set
                                                       renderer/c/color2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (1.411ns logic, 2.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_8 (FF)
  Destination:          renderer/c/color2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.503ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_8 to renderer/c/color2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.476   renderer/CounterY<9>
                                                       renderer/CounterY_8
    SLICE_X7Y55.C3       net (fanout=10)       0.617   renderer/CounterY<8>
    SLICE_X7Y55.CMUX     Tilo                  0.337   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073_SW0
    SLICE_X7Y55.A2       net (fanout=1)        0.746   N12
    SLICE_X7Y55.A        Tilo                  0.259   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073
    SLICE_X4Y55.A2       net (fanout=3)        0.729   renderer/c/_n0073
    SLICE_X4Y55.CLK      Tas                   0.339   renderer/c/color2<2>
                                                       renderer/c/color2_0_glue_set
                                                       renderer/c/color2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (1.411ns logic, 2.092ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point renderer/c/color2_2 (SLICE_X4Y55.C4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_7 (FF)
  Destination:          renderer/c/color2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_7 to renderer/c/color2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   renderer/CounterY<7>
                                                       renderer/CounterY_7
    SLICE_X7Y55.C2       net (fanout=10)       1.327   renderer/CounterY<7>
    SLICE_X7Y55.CMUX     Tilo                  0.337   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073_SW0
    SLICE_X7Y55.A2       net (fanout=1)        0.746   N12
    SLICE_X7Y55.A        Tilo                  0.259   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073
    SLICE_X4Y55.C4       net (fanout=3)        0.547   renderer/c/_n0073
    SLICE_X4Y55.CLK      Tas                   0.339   renderer/c/color2<2>
                                                       renderer/c/color2_2_glue_set
                                                       renderer/c/color2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (1.411ns logic, 2.620ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_6 (FF)
  Destination:          renderer/c/color2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_6 to renderer/c/color2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.CQ       Tcko                  0.476   renderer/CounterY<7>
                                                       renderer/CounterY_6
    SLICE_X7Y55.C5       net (fanout=11)       0.626   renderer/CounterY<6>
    SLICE_X7Y55.CMUX     Tilo                  0.337   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073_SW0
    SLICE_X7Y55.A2       net (fanout=1)        0.746   N12
    SLICE_X7Y55.A        Tilo                  0.259   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073
    SLICE_X4Y55.C4       net (fanout=3)        0.547   renderer/c/_n0073
    SLICE_X4Y55.CLK      Tas                   0.339   renderer/c/color2<2>
                                                       renderer/c/color2_2_glue_set
                                                       renderer/c/color2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (1.411ns logic, 1.919ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_8 (FF)
  Destination:          renderer/c/color2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_8 to renderer/c/color2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.476   renderer/CounterY<9>
                                                       renderer/CounterY_8
    SLICE_X7Y55.C3       net (fanout=10)       0.617   renderer/CounterY<8>
    SLICE_X7Y55.CMUX     Tilo                  0.337   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073_SW0
    SLICE_X7Y55.A2       net (fanout=1)        0.746   N12
    SLICE_X7Y55.A        Tilo                  0.259   renderer/c/y[9]_GND_3_o_LessThan_23_o
                                                       renderer/c/_n0073
    SLICE_X4Y55.C4       net (fanout=3)        0.547   renderer/c/_n0073
    SLICE_X4Y55.CLK      Tas                   0.339   renderer/c/color2<2>
                                                       renderer/c/color2_2_glue_set
                                                       renderer/c/color2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.411ns logic, 1.910ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point renderer/c/color1_0 (SLICE_X7Y51.A5), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_2 (FF)
  Destination:          renderer/c/color1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.330 - 0.337)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_2 to renderer/c/color1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_2
    SLICE_X6Y51.B1       net (fanout=12)       1.118   renderer/CounterX<2>
    SLICE_X6Y51.B        Tilo                  0.235   renderer/c/x[10]_GND_3_o_LessThan_8_o121
                                                       renderer/c/x[10]_GND_3_o_LessThan_4_o11
    SLICE_X6Y51.A5       net (fanout=1)        0.196   renderer/c/x[10]_GND_3_o_LessThan_4_o1
    SLICE_X6Y51.A        Tilo                  0.235   renderer/c/x[10]_GND_3_o_LessThan_8_o121
                                                       renderer/c/x[10]_GND_3_o_LessThan_4_o12
    SLICE_X7Y51.B2       net (fanout=3)        0.928   renderer/c/x[10]_GND_3_o_LessThan_4_o
    SLICE_X7Y51.B        Tilo                  0.259   renderer/c/color1<1>
                                                       renderer/c/Mmux_PWR_3_o_GND_3_o_mux_14_OUT11
    SLICE_X7Y51.A5       net (fanout=1)        0.230   renderer/c/PWR_3_o_GND_3_o_mux_14_OUT<0>
    SLICE_X7Y51.CLK      Tas                   0.373   renderer/c/color1<1>
                                                       renderer/c/color1_0_glue_set
                                                       renderer/c/color1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (1.532ns logic, 2.472ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_4 (FF)
  Destination:          renderer/c/color1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.330 - 0.335)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_4 to renderer/c/color1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y53.AQ       Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_4
    SLICE_X6Y51.B2       net (fanout=12)       1.097   renderer/CounterX<4>
    SLICE_X6Y51.B        Tilo                  0.235   renderer/c/x[10]_GND_3_o_LessThan_8_o121
                                                       renderer/c/x[10]_GND_3_o_LessThan_4_o11
    SLICE_X6Y51.A5       net (fanout=1)        0.196   renderer/c/x[10]_GND_3_o_LessThan_4_o1
    SLICE_X6Y51.A        Tilo                  0.235   renderer/c/x[10]_GND_3_o_LessThan_8_o121
                                                       renderer/c/x[10]_GND_3_o_LessThan_4_o12
    SLICE_X7Y51.B2       net (fanout=3)        0.928   renderer/c/x[10]_GND_3_o_LessThan_4_o
    SLICE_X7Y51.B        Tilo                  0.259   renderer/c/color1<1>
                                                       renderer/c/Mmux_PWR_3_o_GND_3_o_mux_14_OUT11
    SLICE_X7Y51.A5       net (fanout=1)        0.230   renderer/c/PWR_3_o_GND_3_o_mux_14_OUT<0>
    SLICE_X7Y51.CLK      Tas                   0.373   renderer/c/color1<1>
                                                       renderer/c/color1_0_glue_set
                                                       renderer/c/color1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.532ns logic, 2.451ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_2 (FF)
  Destination:          renderer/c/color1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.330 - 0.337)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_2 to renderer/c/color1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_2
    SLICE_X6Y51.D2       net (fanout=12)       1.327   renderer/CounterX<2>
    SLICE_X6Y51.D        Tilo                  0.235   renderer/c/x[10]_GND_3_o_LessThan_8_o121
                                                       renderer/c/x[10]_GND_3_o_LessThan_8_o121
    SLICE_X6Y51.C6       net (fanout=1)        0.143   renderer/c/x[10]_GND_3_o_LessThan_8_o121
    SLICE_X6Y51.C        Tilo                  0.235   renderer/c/x[10]_GND_3_o_LessThan_8_o121
                                                       renderer/c/x[10]_GND_3_o_LessThan_8_o122
    SLICE_X7Y51.B1       net (fanout=2)        0.646   renderer/c/x[10]_GND_3_o_LessThan_8_o12
    SLICE_X7Y51.B        Tilo                  0.259   renderer/c/color1<1>
                                                       renderer/c/Mmux_PWR_3_o_GND_3_o_mux_14_OUT11
    SLICE_X7Y51.A5       net (fanout=1)        0.230   renderer/c/PWR_3_o_GND_3_o_mux_14_OUT<0>
    SLICE_X7Y51.CLK      Tas                   0.373   renderer/c/color1<1>
                                                       renderer/c/color1_0_glue_set
                                                       renderer/c/color1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.532ns logic, 2.346ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point renderer/Hsync (SLICE_X10Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/Hsync (FF)
  Destination:          renderer/Hsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/Hsync to renderer/Hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.AQ      Tcko                  0.200   renderer/Hsync
                                                       renderer/Hsync
    SLICE_X10Y54.A6      net (fanout=2)        0.027   renderer/Hsync
    SLICE_X10Y54.CLK     Tah         (-Th)    -0.190   renderer/Hsync
                                                       renderer/Hsync_rstpot
                                                       renderer/Hsync
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point renderer/Vsync (SLICE_X9Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/Vsync (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/Vsync to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y55.AQ       Tcko                  0.198   renderer/Vsync
                                                       renderer/Vsync
    SLICE_X9Y55.A6       net (fanout=2)        0.027   renderer/Vsync
    SLICE_X9Y55.CLK      Tah         (-Th)    -0.215   renderer/Vsync
                                                       renderer/Vsync_rstpot
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterY_1 (SLICE_X6Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/CounterY_1 (FF)
  Destination:          renderer/CounterY_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/CounterY_1 to renderer/CounterY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.BQ       Tcko                  0.200   renderer/CounterY<3>
                                                       renderer/CounterY_1
    SLICE_X6Y54.B5       net (fanout=10)       0.095   renderer/CounterY<1>
    SLICE_X6Y54.CLK      Tah         (-Th)    -0.234   renderer/CounterY<3>
                                                       renderer/CounterY<1>_rt
                                                       renderer/Mcount_CounterY_cy<3>
                                                       renderer/CounterY_1
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.434ns logic, 0.095ns route)
                                                       (82.0% logic, 18.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: renderer/c/color2<2>/CLK
  Logical resource: renderer/c/color2_0/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: renderer/c/color2<2>/CLK
  Logical resource: renderer/c/color2_1/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.264|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 936 paths, 0 nets, and 331 connections

Design statistics:
   Minimum period:   4.264ns{1}   (Maximum frequency: 234.522MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 03 00:07:06 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



