INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/Single RAM/Single RAM.srcs/sources_1/imports/new/SingleRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleRAM
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:31]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/portfolio/Single RAM/Single RAM.srcs/sim_1/imports/new/tb_SingleRAM.v:37]
