{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1569675738439 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1569675738439 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1569675738705 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1569675738705 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1569675738957 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1569675738957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569675739542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569675739553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 09:02:19 2019 " "Processing started: Sat Sep 28 09:02:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569675739553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675739553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020 " "Command: quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675739554 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1569675740871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_data2-SYN " "Found design unit 1: blockram_data2-SYN" {  } { { "../../Components/BlockRam_Data/BlockRam_Data2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752695 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Data2 " "Found entity 1: BlockRam_Data2" {  } { { "../../Components/BlockRam_Data/BlockRam_Data2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/sdcard/sd_controller_nealc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/sdcard/sd_controller_nealc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller_NealC-rtl " "Found design unit 1: sd_controller_NealC-rtl" {  } { { "../../Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/SDCARD/sd_controller_NealC.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752702 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller_NealC " "Found entity 1: sd_controller_NealC" {  } { { "../../Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/SDCARD/sd_controller_NealC.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/wrap_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/wrap_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_Keyboard-logic " "Found design unit 1: Wrap_Keyboard-logic" {  } { { "../../Components/PS2KB/Wrap_Keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/Wrap_Keyboard.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752709 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_Keyboard " "Found entity 1: Wrap_Keyboard" {  } { { "../../Components/PS2KB/Wrap_Keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/Wrap_Keyboard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/soundgen/soundtable01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/soundgen/soundtable01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoundTable01-behavior " "Found design unit 1: SoundTable01-behavior" {  } { { "../../Components/SoundGen/SoundTable01.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/SoundGen/SoundTable01.VHD" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752720 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoundTable01 " "Found entity 1: SoundTable01" {  } { { "../../Components/SoundGen/SoundTable01.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/SoundGen/SoundTable01.VHD" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/blockram_data/wrap_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/blockram_data/wrap_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_Data_Ram-SYN " "Found design unit 1: Wrap_Data_Ram-SYN" {  } { { "../../Components/BlockRam_Data/Wrap_Data_Ram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_Data_Ram " "Found entity 1: Wrap_Data_Ram" {  } { { "../../Components/BlockRam_Data/Wrap_Data_Ram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020_top-struct " "Found design unit 1: R32V2020_top-struct" {  } { { "../../Components/R32V2020/R32V2020_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752744 ""} { "Info" "ISGN_ENTITY_NAME" "1 R32V2020_top " "Found entity 1: R32V2020_top" {  } { { "../../Components/R32V2020/R32V2020_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r32v2020_a4ce6_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r32v2020_a4ce6_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020_A4CE6_top-struct " "Found design unit 1: R32V2020_A4CE6_top-struct" {  } { { "R32V2020_A4CE6_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE6/R32V2020_A4CE6_top.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752754 ""} { "Info" "ISGN_ENTITY_NAME" "1 R32V2020_A4CE6_top " "Found entity 1: R32V2020_A4CE6_top" {  } { { "R32V2020_A4CE6_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE6/R32V2020_A4CE6_top.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/spi/reverse-u16/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/spi/reverse-u16/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-rtl " "Found design unit 1: spi-rtl" {  } { { "../../Components/SPI/ReVerSE-U16/spi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/SPI/ReVerSE-U16/spi.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752764 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../../Components/SPI/ReVerSE-U16/spi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/SPI/ReVerSE-U16/spi.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/i2c/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/i2c/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-rtc_arch " "Found design unit 1: i2c-rtc_arch" {  } { { "../../Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/I2C/i2c.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752769 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../../Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/I2C/i2c.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "../../Components/PS2KB/ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752776 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "../../Components/PS2KB/ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752782 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../../Components/PS2KB/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752788 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../Components/PS2KB/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020_Pkg " "Found design unit 1: R32V2020_Pkg" {  } { { "../../Components/R32V2020/R32V2020_Pkg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_Pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/terminal/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "../../Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752808 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "../../Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/terminal/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "../../Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752822 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "../../Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752829 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752842 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752851 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752857 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/debounce/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/debounce/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752865 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/seven_seg_8_digit/loadable_7s8d_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/seven_seg_8_digit/loadable_7s8d_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Loadable_7S8D_LED-Behavioral " "Found design unit 1: Loadable_7S8D_LED-Behavioral" {  } { { "../../Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752871 ""} { "Info" "ISGN_ENTITY_NAME" "1 Loadable_7S8D_LED " "Found entity 1: Loadable_7S8D_LED" {  } { { "../../Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-struct " "Found design unit 1: RegisterFile-struct" {  } { { "../../Components/R32V2020/RegisterFile.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752877 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../Components/R32V2020/RegisterFile.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020-struct " "Found design unit 1: R32V2020-struct" {  } { { "../../Components/R32V2020/R32V2020.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752884 ""} { "Info" "ISGN_ENTITY_NAME" "1 R32V2020 " "Found entity 1: R32V2020" {  } { { "../../Components/R32V2020/R32V2020.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/opcodedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/opcodedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCodeDecoder-struct " "Found design unit 1: OpCodeDecoder-struct" {  } { { "../../Components/R32V2020/OpCodeDecoder.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752891 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCodeDecoder " "Found entity 1: OpCodeDecoder" {  } { { "../../Components/R32V2020/OpCodeDecoder.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/opcode_cat_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/opcode_cat_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Cat_Decoder-struct " "Found design unit 1: OpCode_Cat_Decoder-struct" {  } { { "../../Components/R32V2020/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752896 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Cat_Decoder " "Found entity 1: OpCode_Cat_Decoder" {  } { { "../../Components/R32V2020/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/onehotstatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/onehotstatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneHotStateMachine-rtl " "Found design unit 1: OneHotStateMachine-rtl" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752902 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneHotStateMachine " "Found entity 1: OneHotStateMachine" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/flowcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/flowcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlowControl-description " "Found design unit 1: FlowControl-description" {  } { { "../../Components/R32V2020/FlowControl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752908 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlowControl " "Found entity 1: FlowControl" {  } { { "../../Components/R32V2020/FlowControl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/ccrcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/ccrcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CCRControl-description " "Found design unit 1: CCRControl-description" {  } { { "../../Components/R32V2020/CCRControl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752914 ""} { "Info" "ISGN_ENTITY_NAME" "1 CCRControl " "Found entity 1: CCRControl" {  } { { "../../Components/R32V2020/CCRControl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752921 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_data-SYN " "Found design unit 1: blockram_data-SYN" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752927 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Data " "Found entity 1: BlockRam_Data" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_8-description " "Found design unit 1: REG_8-description" {  } { { "../../Components/Registers/REG_8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752934 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_8 " "Found entity 1: REG_8" {  } { { "../../Components/Registers/REG_8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLoadable-behv " "Found design unit 1: counterLoadable-behv" {  } { { "../../Components/COUNTER/CounterLoadable.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752940 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLoadable " "Found entity 1: counterLoadable" {  } { { "../../Components/COUNTER/CounterLoadable.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT_32-description " "Found design unit 1: COUNT_32-description" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752946 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT_32 " "Found entity 1: COUNT_32" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/counter/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behv " "Found design unit 1: counter-behv" {  } { { "../../Components/COUNTER/Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752952 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../Components/COUNTER/Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_16x32-sim " "Found design unit 1: MUX_16x32-sim" {  } { { "../../Components/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752959 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_16x32 " "Found entity 1: MUX_16x32" {  } { { "../../Components/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_LD_At_Reset-description " "Found design unit 1: REG_32_LD_At_Reset-description" {  } { { "../../Components/Registers/REG_32_LD_At_Reset.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752971 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_LD_At_Reset " "Found entity 1: REG_32_LD_At_Reset" {  } { { "../../Components/Registers/REG_32_LD_At_Reset.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_CONSTANT-description " "Found design unit 1: REG_32_CONSTANT-description" {  } { { "../../Components/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752978 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_CONSTANT " "Found entity 1: REG_32_CONSTANT" {  } { { "../../Components/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32-description " "Found design unit 1: REG_32-description" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752985 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32 " "Found entity 1: REG_32" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_1-description " "Found design unit 1: REG_1-description" {  } { { "../../Components/Registers/REG_1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752992 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_1 " "Found entity 1: REG_1" {  } { { "../../Components/Registers/REG_1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockrom_instruction-SYN " "Found design unit 1: blockrom_instruction-SYN" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752998 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRom_Instruction " "Found entity 1: BlockRom_Instruction" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675752998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675752998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_stack-SYN " "Found design unit 1: blockram_stack-SYN" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753005 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Stack " "Found entity 1: BlockRam_Stack" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675753005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753011 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675753011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_16-description " "Found design unit 1: REG_16-description" {  } { { "../../Components/Registers/REG_16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753018 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_16 " "Found entity 1: REG_16" {  } { { "../../Components/Registers/REG_16.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675753018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/vga/mem_mapped_xga/videoclk_xvga_1024x768.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/vga/mem_mapped_xga/videoclk_xvga_1024x768.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videoclk_xvga_1024x768-SYN " "Found design unit 1: videoclk_xvga_1024x768-SYN" {  } { { "../../Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753025 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoClk_XVGA_1024x768 " "Found entity 1: VideoClk_XVGA_1024x768" {  } { { "../../Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675753025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/timers/timer_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/timers/timer_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Unit-struct " "Found design unit 1: Timer_Unit-struct" {  } { { "../../Components/Timers/Timer_Unit.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Timers/Timer_Unit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753031 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Unit " "Found entity 1: Timer_Unit" {  } { { "../../Components/Timers/Timer_Unit.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Timers/Timer_Unit.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675753031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface-v002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface-v002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PeripheralInterface-struct " "Found design unit 1: PeripheralInterface-struct" {  } { { "../../Components/PeripheralInterface/PeripheralInterface-V002.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753037 ""} { "Info" "ISGN_ENTITY_NAME" "1 PeripheralInterface " "Found entity 1: PeripheralInterface" {  } { { "../../Components/PeripheralInterface/PeripheralInterface-V002.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675753037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/terminal/ansidisplayvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/ansidisplayvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANSIDisplayVGA-rtl " "Found design unit 1: ANSIDisplayVGA-rtl" {  } { { "../../Components/TERMINAL/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANSIDisplayVGA " "Found entity 1: ANSIDisplayVGA" {  } { { "../../Components/TERMINAL/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675753044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/counter/counter_32_load124.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/counter/counter_32_load124.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT_32_Load124-description " "Found design unit 1: COUNT_32_Load124-description" {  } { { "../../Components/COUNTER/COUNTER_32_Load124.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753051 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT_32_Load124 " "Found entity 1: COUNT_32_Load124" {  } { { "../../Components/COUNTER/COUNTER_32_Load124.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675753051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/r32v2020/vhdl/components/soundgen/soundgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/soundgen/soundgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoundGen-behv " "Found design unit 1: SoundGen-behv" {  } { { "../../Components/SoundGen/SoundGen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/SoundGen/SoundGen.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753057 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoundGen " "Found entity 1: SoundGen" {  } { { "../../Components/SoundGen/SoundGen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/SoundGen/SoundGen.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569675753057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675753057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "R32V2020_A4CE6_top " "Elaborating entity \"R32V2020_A4CE6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569675753706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R32V2020_top R32V2020_top:R32V2020_top " "Elaborating entity \"R32V2020_top\" for hierarchy \"R32V2020_top:R32V2020_top\"" {  } { { "R32V2020_A4CE6_top.vhd" "R32V2020_top" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE6/R32V2020_A4CE6_top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569675753847 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "6 3 R32V2020_top.vhd(218) " "VHDL expression error at R32V2020_top.vhd(218): expression has 6 elements, but must have 3 elements" {  } { { "../../Components/R32V2020/R32V2020_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd" 218 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1569675753861 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 6 R32V2020_top.vhd(218) " "VHDL expression error at R32V2020_top.vhd(218): expression has 3 elements, but must have 6 elements" {  } { { "../../Components/R32V2020/R32V2020_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd" 218 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1569675753861 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "R32V2020_top:R32V2020_top " "Can't elaborate user hierarchy \"R32V2020_top:R32V2020_top\"" {  } { { "R32V2020_A4CE6_top.vhd" "R32V2020_top" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_A4_CE6/R32V2020_A4CE6_top.vhd" 82 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569675753863 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569675754280 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 28 09:02:34 2019 " "Processing ended: Sat Sep 28 09:02:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569675754280 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569675754280 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569675754280 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675754280 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569675754969 ""}
