#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020498db5f30 .scope module, "mem3_reg_test" "mem3_reg_test" 2 4;
 .timescale -9 -9;
v0000020498daf190_0 .var "clk", 2 0;
v0000020498dae6f0_0 .var "control", 2 0;
v0000020498daf4b0_0 .net "out", 8 0, L_0000020498e1b9c0;  1 drivers
S_0000020498db60c0 .scope module, "dd0" "mem3_reg" 2 12, 3 3 0, S_0000020498db5f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "control";
    .port_info 1 /INPUT 3 "clk";
    .port_info 2 /OUTPUT 9 "out";
v0000020498dc2100_0 .net "clk", 2 0, v0000020498daf190_0;  1 drivers
v0000020498dc21a0_0 .net "control", 2 0, v0000020498dae6f0_0;  1 drivers
v0000020498dc2380_0 .net "out", 8 0, L_0000020498e1b9c0;  alias, 1 drivers
L_0000020498e1c780 .part v0000020498daf190_0, 0, 1;
L_0000020498e1c820 .part v0000020498daf190_0, 1, 1;
L_0000020498e1bec0 .part v0000020498daf190_0, 2, 1;
L_0000020498e1b9c0 .concat8 [ 3 3 3 0], L_0000020498e1be20, L_0000020498e1bce0, L_0000020498e1cf00;
S_0000020498db6250 .scope module, "dd0" "mem_reg" 3 7, 4 3 0, S_0000020498db60c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "control";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 3 "out";
v0000020498dc2e20_0 .net "clk", 0 0, L_0000020498e1c780;  1 drivers
v0000020498dc1700_0 .net "control", 2 0, v0000020498dae6f0_0;  alias, 1 drivers
v0000020498dc24c0_0 .net "out", 2 0, L_0000020498e1be20;  1 drivers
L_0000020498e1c6e0 .part v0000020498dae6f0_0, 0, 1;
L_0000020498e1b6a0 .part v0000020498dae6f0_0, 1, 1;
L_0000020498e1c960 .part v0000020498dae6f0_0, 2, 1;
L_0000020498e1be20 .concat8 [ 1 1 1 0], v0000020498dc2b00_0, v0000020498dc1e80_0, v0000020498dc2ce0_0;
S_0000020498db8330 .scope module, "dd0" "d_trigger" 4 7, 5 2 0, S_0000020498db6250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000020498db1260 .functor NOT 1, v0000020498dc2b00_0, C4<0>, C4<0>, C4<0>;
v0000020498dc1160_0 .net "clk", 0 0, L_0000020498e1c780;  alias, 1 drivers
v0000020498dc26a0_0 .net "d", 0 0, L_0000020498e1c6e0;  1 drivers
v0000020498dc2b00_0 .var "q", 0 0;
v0000020498dc2600_0 .net "qbar", 0 0, L_0000020498db1260;  1 drivers
E_0000020498dc3f30 .event anyedge, v0000020498dc1160_0, v0000020498dc26a0_0;
S_0000020498db84c0 .scope module, "dd1" "d_trigger" 4 8, 5 2 0, S_0000020498db6250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000020498db1110 .functor NOT 1, v0000020498dc1e80_0, C4<0>, C4<0>, C4<0>;
v0000020498dc15c0_0 .net "clk", 0 0, L_0000020498e1c780;  alias, 1 drivers
v0000020498dc2420_0 .net "d", 0 0, L_0000020498e1b6a0;  1 drivers
v0000020498dc1e80_0 .var "q", 0 0;
v0000020498dc1520_0 .net "qbar", 0 0, L_0000020498db1110;  1 drivers
E_0000020498dc3d70 .event anyedge, v0000020498dc1160_0, v0000020498dc2420_0;
S_0000020498db8650 .scope module, "dd2" "d_trigger" 4 9, 5 2 0, S_0000020498db6250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000020498db1180 .functor NOT 1, v0000020498dc2ce0_0, C4<0>, C4<0>, C4<0>;
v0000020498dc1340_0 .net "clk", 0 0, L_0000020498e1c780;  alias, 1 drivers
v0000020498dc1660_0 .net "d", 0 0, L_0000020498e1c960;  1 drivers
v0000020498dc2ce0_0 .var "q", 0 0;
v0000020498dc2c40_0 .net "qbar", 0 0, L_0000020498db1180;  1 drivers
E_0000020498dc3670 .event anyedge, v0000020498dc1160_0, v0000020498dc1660_0;
S_0000020498ec69a0 .scope module, "dd1" "mem_reg" 3 8, 4 3 0, S_0000020498db60c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "control";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 3 "out";
v0000020498dc2ba0_0 .net "clk", 0 0, L_0000020498e1c820;  1 drivers
v0000020498dc2d80_0 .net "control", 2 0, v0000020498dae6f0_0;  alias, 1 drivers
v0000020498dc2ec0_0 .net "out", 2 0, L_0000020498e1bce0;  1 drivers
L_0000020498e1b740 .part v0000020498dae6f0_0, 0, 1;
L_0000020498e1ce60 .part v0000020498dae6f0_0, 1, 1;
L_0000020498e1b560 .part v0000020498dae6f0_0, 2, 1;
L_0000020498e1bce0 .concat8 [ 1 1 1 0], v0000020498dc27e0_0, v0000020498dc17a0_0, v0000020498dc2740_0;
S_0000020498ec6b30 .scope module, "dd0" "d_trigger" 4 7, 5 2 0, S_0000020498ec69a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000020498db11f0 .functor NOT 1, v0000020498dc27e0_0, C4<0>, C4<0>, C4<0>;
v0000020498dc29c0_0 .net "clk", 0 0, L_0000020498e1c820;  alias, 1 drivers
v0000020498dc2240_0 .net "d", 0 0, L_0000020498e1b740;  1 drivers
v0000020498dc27e0_0 .var "q", 0 0;
v0000020498dc2a60_0 .net "qbar", 0 0, L_0000020498db11f0;  1 drivers
E_0000020498dc3a70 .event anyedge, v0000020498dc29c0_0, v0000020498dc2240_0;
S_0000020498ec6cc0 .scope module, "dd1" "d_trigger" 4 8, 5 2 0, S_0000020498ec69a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000020498db12d0 .functor NOT 1, v0000020498dc17a0_0, C4<0>, C4<0>, C4<0>;
v0000020498dc1ac0_0 .net "clk", 0 0, L_0000020498e1c820;  alias, 1 drivers
v0000020498dc13e0_0 .net "d", 0 0, L_0000020498e1ce60;  1 drivers
v0000020498dc17a0_0 .var "q", 0 0;
v0000020498dc1980_0 .net "qbar", 0 0, L_0000020498db12d0;  1 drivers
E_0000020498dc3730 .event anyedge, v0000020498dc29c0_0, v0000020498dc13e0_0;
S_0000020498db40f0 .scope module, "dd2" "d_trigger" 4 9, 5 2 0, S_0000020498ec69a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000020498db1420 .functor NOT 1, v0000020498dc2740_0, C4<0>, C4<0>, C4<0>;
v0000020498dc2920_0 .net "clk", 0 0, L_0000020498e1c820;  alias, 1 drivers
v0000020498dc2560_0 .net "d", 0 0, L_0000020498e1b560;  1 drivers
v0000020498dc2740_0 .var "q", 0 0;
v0000020498dc1840_0 .net "qbar", 0 0, L_0000020498db1420;  1 drivers
E_0000020498dc34b0 .event anyedge, v0000020498dc29c0_0, v0000020498dc2560_0;
S_0000020498db4280 .scope module, "dd2" "mem_reg" 3 9, 4 3 0, S_0000020498db60c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "control";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 3 "out";
v0000020498dc1200_0 .net "clk", 0 0, L_0000020498e1bec0;  1 drivers
v0000020498dc12a0_0 .net "control", 2 0, v0000020498dae6f0_0;  alias, 1 drivers
v0000020498dc2060_0 .net "out", 2 0, L_0000020498e1cf00;  1 drivers
L_0000020498e1cd20 .part v0000020498dae6f0_0, 0, 1;
L_0000020498e1b7e0 .part v0000020498dae6f0_0, 1, 1;
L_0000020498e1c8c0 .part v0000020498dae6f0_0, 2, 1;
L_0000020498e1cf00 .concat8 [ 1 1 1 0], v0000020498dc1020_0, v0000020498dc1fc0_0, v0000020498dc1b60_0;
S_0000020498db4410 .scope module, "dd0" "d_trigger" 4 7, 5 2 0, S_0000020498db4280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000020498db1500 .functor NOT 1, v0000020498dc1020_0, C4<0>, C4<0>, C4<0>;
v0000020498dc1ca0_0 .net "clk", 0 0, L_0000020498e1bec0;  alias, 1 drivers
v0000020498dc1480_0 .net "d", 0 0, L_0000020498e1cd20;  1 drivers
v0000020498dc1020_0 .var "q", 0 0;
v0000020498dc1de0_0 .net "qbar", 0 0, L_0000020498db1500;  1 drivers
E_0000020498dc33b0 .event anyedge, v0000020498dc1ca0_0, v0000020498dc1480_0;
S_0000020498dbf7e0 .scope module, "dd1" "d_trigger" 4 8, 5 2 0, S_0000020498db4280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000020498db1570 .functor NOT 1, v0000020498dc1fc0_0, C4<0>, C4<0>, C4<0>;
v0000020498dc1a20_0 .net "clk", 0 0, L_0000020498e1bec0;  alias, 1 drivers
v0000020498dc1d40_0 .net "d", 0 0, L_0000020498e1b7e0;  1 drivers
v0000020498dc1fc0_0 .var "q", 0 0;
v0000020498dc18e0_0 .net "qbar", 0 0, L_0000020498db1570;  1 drivers
E_0000020498dc3770 .event anyedge, v0000020498dc1ca0_0, v0000020498dc1d40_0;
S_0000020498dbf970 .scope module, "dd2" "d_trigger" 4 9, 5 2 0, S_0000020498db4280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000020498db15e0 .functor NOT 1, v0000020498dc1b60_0, C4<0>, C4<0>, C4<0>;
v0000020498dc10c0_0 .net "clk", 0 0, L_0000020498e1bec0;  alias, 1 drivers
v0000020498dc1f20_0 .net "d", 0 0, L_0000020498e1c8c0;  1 drivers
v0000020498dc1b60_0 .var "q", 0 0;
v0000020498dc22e0_0 .net "qbar", 0 0, L_0000020498db15e0;  1 drivers
E_0000020498dc3df0 .event anyedge, v0000020498dc1ca0_0, v0000020498dc1f20_0;
    .scope S_0000020498db8330;
T_0 ;
    %wait E_0000020498dc3f30;
    %load/vec4 v0000020498dc1160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %load/vec4 v0000020498dc26a0_0;
    %store/vec4 v0000020498dc2b00_0, 0, 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020498db84c0;
T_1 ;
    %wait E_0000020498dc3d70;
    %load/vec4 v0000020498dc15c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %load/vec4 v0000020498dc2420_0;
    %store/vec4 v0000020498dc1e80_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020498db8650;
T_2 ;
    %wait E_0000020498dc3670;
    %load/vec4 v0000020498dc1340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v0000020498dc1660_0;
    %store/vec4 v0000020498dc2ce0_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020498ec6b30;
T_3 ;
    %wait E_0000020498dc3a70;
    %load/vec4 v0000020498dc29c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 1, 0;
    %load/vec4 v0000020498dc2240_0;
    %store/vec4 v0000020498dc27e0_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020498ec6cc0;
T_4 ;
    %wait E_0000020498dc3730;
    %load/vec4 v0000020498dc1ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 1, 0;
    %load/vec4 v0000020498dc13e0_0;
    %store/vec4 v0000020498dc17a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000020498db40f0;
T_5 ;
    %wait E_0000020498dc34b0;
    %load/vec4 v0000020498dc2920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 1, 0;
    %load/vec4 v0000020498dc2560_0;
    %store/vec4 v0000020498dc2740_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020498db4410;
T_6 ;
    %wait E_0000020498dc33b0;
    %load/vec4 v0000020498dc1ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %load/vec4 v0000020498dc1480_0;
    %store/vec4 v0000020498dc1020_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020498dbf7e0;
T_7 ;
    %wait E_0000020498dc3770;
    %load/vec4 v0000020498dc1a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 1, 0;
    %load/vec4 v0000020498dc1d40_0;
    %store/vec4 v0000020498dc1fc0_0, 0, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020498dbf970;
T_8 ;
    %wait E_0000020498dc3df0;
    %load/vec4 v0000020498dc10c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %delay 1, 0;
    %load/vec4 v0000020498dc1f20_0;
    %store/vec4 v0000020498dc1b60_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020498db5f30;
T_9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020498daf190_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020498dae6f0_0, 0;
    %end;
    .thread T_9;
    .scope S_0000020498db5f30;
T_10 ;
    %delay 50, 0;
    %load/vec4 v0000020498daf190_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020498daf190_0, 4, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020498db5f30;
T_11 ;
    %delay 35, 0;
    %load/vec4 v0000020498daf190_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020498daf190_0, 4, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020498db5f30;
T_12 ;
    %delay 43, 0;
    %load/vec4 v0000020498daf190_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020498daf190_0, 4, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020498db5f30;
T_13 ;
    %delay 30, 0;
    %load/vec4 v0000020498dae6f0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020498dae6f0_0, 4, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020498db5f30;
T_14 ;
    %delay 27, 0;
    %load/vec4 v0000020498dae6f0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020498dae6f0_0, 4, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000020498db5f30;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0000020498dae6f0_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020498dae6f0_0, 4, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020498db5f30;
T_16 ;
    %vpi_call 2 20 "$dumpfile", "mem3_reg_test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %vpi_call 2 22 "$display", "test complete" {0 0 0};
    %delay 400, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "mem3_reg_test.v";
    "./mem3_reg.v";
    "./mem_reg.v";
    "./basic_modules/d_trigger/d_trigger.v";
