<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>stm32_blink_led: NVIC_Type Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">stm32_blink_led
   &#160;<span id="projectnumber">1.2.1-120107</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">NVIC_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___c_m3___n_v_i_c.html">CMSIS CM3 NVIC</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="NVIC_Type" --><table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a0bf79013b539f9f929c75bd50f8ec67d">ISER</a> [8]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac881b676be4d9659951f43c2fccb34b4"></a><!-- doxytag: member="NVIC_Type::RESERVED0" ref="ac881b676be4d9659951f43c2fccb34b4" args="[24]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [24]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#af458bc93cfb899fc1c77c5d1f39dde88">ICER</a> [8]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab993fe7f0b489b30bc677ccf53426a92"></a><!-- doxytag: member="NVIC_Type::RSERVED1" ref="ab993fe7f0b489b30bc677ccf53426a92" args="[24]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RSERVED1</b> [24]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#ab39acf254b485e3ad71b18aa9f1ca594">ISPR</a> [8]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86dfd6bf6c297be163d078945f67e8b6"></a><!-- doxytag: member="NVIC_Type::RESERVED2" ref="a86dfd6bf6c297be163d078945f67e8b6" args="[24]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [24]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a8165d9a8c0090021e56bbe91c2c44667">ICPR</a> [8]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3371761ff5e69fb1b6b3c2c3b4d69b18"></a><!-- doxytag: member="NVIC_Type::RESERVED3" ref="a3371761ff5e69fb1b6b3c2c3b4d69b18" args="[24]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [24]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#ac8694e172f431db09b5d570993da3917">IABR</a> [8]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c75e6c517dc8e5596ffa3ef6285c232"></a><!-- doxytag: member="NVIC_Type::RESERVED4" ref="a0c75e6c517dc8e5596ffa3ef6285c232" args="[56]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [56]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a38c377984f751265667317981f101bb4">IP</a> [240]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77017390737a14d5eb4cdb41f0aa3dce"></a><!-- doxytag: member="NVIC_Type::RESERVED5" ref="a77017390737a14d5eb4cdb41f0aa3dce" args="[644]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [644]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a471c399bb79454dcdfb342a31a5684ae">STIR</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="ac8694e172f431db09b5d570993da3917"></a><!-- doxytag: member="NVIC_Type::IABR" ref="ac8694e172f431db09b5d570993da3917" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#ac8694e172f431db09b5d570993da3917">IABR</a>[8]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x200 Interrupt Active bit Register </p>

</div>
</div>
<a class="anchor" id="af458bc93cfb899fc1c77c5d1f39dde88"></a><!-- doxytag: member="NVIC_Type::ICER" ref="af458bc93cfb899fc1c77c5d1f39dde88" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#af458bc93cfb899fc1c77c5d1f39dde88">ICER</a>[8]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x080 Interrupt Clear Enable Register </p>

</div>
</div>
<a class="anchor" id="a8165d9a8c0090021e56bbe91c2c44667"></a><!-- doxytag: member="NVIC_Type::ICPR" ref="a8165d9a8c0090021e56bbe91c2c44667" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#a8165d9a8c0090021e56bbe91c2c44667">ICPR</a>[8]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x180 Interrupt Clear Pending Register </p>

</div>
</div>
<a class="anchor" id="a38c377984f751265667317981f101bb4"></a><!-- doxytag: member="NVIC_Type::IP" ref="a38c377984f751265667317981f101bb4" args="[240]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="el" href="struct_n_v_i_c___type.html#a38c377984f751265667317981f101bb4">IP</a>[240]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x300 Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a class="anchor" id="a0bf79013b539f9f929c75bd50f8ec67d"></a><!-- doxytag: member="NVIC_Type::ISER" ref="a0bf79013b539f9f929c75bd50f8ec67d" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#a0bf79013b539f9f929c75bd50f8ec67d">ISER</a>[8]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 Interrupt Set Enable Register </p>

</div>
</div>
<a class="anchor" id="ab39acf254b485e3ad71b18aa9f1ca594"></a><!-- doxytag: member="NVIC_Type::ISPR" ref="ab39acf254b485e3ad71b18aa9f1ca594" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#ab39acf254b485e3ad71b18aa9f1ca594">ISPR</a>[8]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x100 Interrupt Set Pending Register </p>

</div>
</div>
<a class="anchor" id="a471c399bb79454dcdfb342a31a5684ae"></a><!-- doxytag: member="NVIC_Type::STIR" ref="a471c399bb79454dcdfb342a31a5684ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_n_v_i_c___type.html#a471c399bb79454dcdfb342a31a5684ae">STIR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xE00 Software Trigger Interrupt Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/1/stm32_blink_led-1.2.1-120107/inc/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Sat Jan 7 2012 17:03:02 for stm32_blink_led by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
