// Seed: 1087937021
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    output wand  id_3,
    input  wor   id_4,
    output tri1  id_5,
    input  tri1  id_6
);
  assign id_3 = id_6;
  logic [7:0] id_8;
  assign id_2 = id_8["" : 1];
  id_10(
      .id_0(1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    input wand id_5,
    input uwire id_6
    , id_9,
    output tri id_7
);
  wire id_10;
  and (id_7, id_5, id_4);
  module_0(
      id_6, id_5, id_7, id_7, id_4, id_7, id_6
  );
endmodule
