
---------- Begin Simulation Statistics ----------
final_tick                               190176862785500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39591                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829248                       # Number of bytes of host memory used
host_op_rate                                    69538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.58                       # Real time elapsed on the host
host_tick_rate                              104236337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026329                       # Number of seconds simulated
sim_ticks                                 26328516750                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       733003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1474309                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3010224                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       170028                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4150677                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1869909                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3010224                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1140315                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4207615                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           31286                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       114513                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15563617                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9160952                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       170052                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1353841                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6290271                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     51678399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.339876                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.400984                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     47349135     91.62%     91.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1220232      2.36%     93.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       472710      0.91%     94.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       913883      1.77%     96.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       154458      0.30%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       116864      0.23%     97.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        56890      0.11%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        40386      0.08%     97.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1353841      2.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     51678399                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.265701                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.265701                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      47762709                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26136362                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1194260                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1948437                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         170594                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1576587                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4555065                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1390099                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              376283                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9967                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4207615                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            868388                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              51518593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16390815                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          208                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          341188                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.079906                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       963176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1901195                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.311275                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     52652594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.542370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.834255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47724363     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           299533      0.57%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           307023      0.58%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           329982      0.63%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           551067      1.05%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           799656      1.52%     94.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           229684      0.44%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217280      0.41%     95.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2194006      4.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     52652594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       217496                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3079674                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.618748                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16072107                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             376272                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20062708                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5049896                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        26357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       555726                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23848893                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15695835                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       377758                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32581421                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         276778                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4934784                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         170594                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5445356                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1187756                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        42833                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          363                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1125893                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       289255                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       177413                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        40083                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21775744                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21096178                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.706095                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15375748                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.400634                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21153137                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49639539                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17580338                       # number of integer regfile writes
system.switch_cpus.ipc                       0.189908                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.189908                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        98228      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16686677     50.63%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          536      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15775152     47.86%     98.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       398586      1.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32959179                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2217244                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.067272                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           89980      4.06%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2109938     95.16%     99.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17326      0.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35078195                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    120907201                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21096178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30134081                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23848893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32959179                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6284567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       119005                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9458828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     52652594                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.625974                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.469361                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     41489875     78.80%     78.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3576049      6.79%     85.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1778957      3.38%     88.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1365382      2.59%     91.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2112630      4.01%     95.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1224737      2.33%     97.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       731948      1.39%     99.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       220951      0.42%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       152065      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     52652594                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.625922                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              868443                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    58                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       202827                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       158790                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5049896                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       555726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22689787                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 52657011                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        29520548                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614520                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6730393                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1732948                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       15229777                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        105780                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      66792476                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25264401                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     31797628                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2765185                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          42606                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         170594                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      18460397                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9182954                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34101973                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2915                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2061                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9257389                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2055                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             74179052                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            48693214                       # The number of ROB writes
system.switch_cpus.timesIdled                      49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       229937                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836616                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         229937                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             738283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41976                       # Transaction distribution
system.membus.trans_dist::CleanEvict           691027                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3022                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3022                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        738284                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2215614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2215614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2215614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50129984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50129984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50129984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            741306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  741306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              741306                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1787720500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4158191500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26328516750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410919                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       203476                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1955544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7931                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410860                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4255342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4255466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    101138432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101142400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          741257                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2686464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2160110                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.106447                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308409                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1930173     89.36%     89.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 229937     10.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2160110                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1579806500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2128179000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       677546                       # number of demand (read+write) hits
system.l2.demand_hits::total                   677546                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       677546                       # number of overall hits
system.l2.overall_hits::total                  677546                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       741243                       # number of demand (read+write) misses
system.l2.demand_misses::total                 741307                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       741243                       # number of overall misses
system.l2.overall_misses::total                741307                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  75223110500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      75228375500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5265000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  75223110500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     75228375500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418853                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418853                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.522448                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.522469                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.522448                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.522469                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86311.475410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101482.389041                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101480.729981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86311.475410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101482.389041                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101480.729981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41976                       # number of writebacks
system.l2.writebacks::total                     41976                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       741243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            741304                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       741243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           741304                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4655000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  67810700500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67815355500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4655000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  67810700500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67815355500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.522448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.522467                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.522448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.522467                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76311.475410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91482.416023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91481.167645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76311.475410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91482.416023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91481.167645                       # average overall mshr miss latency
system.l2.replacements                         741257                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       161500                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           161500                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       161500                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       161500                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       221683                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        221683                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4909                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4909                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3022                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3022                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    257485500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     257485500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.381036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85203.673064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85203.673064                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    227265500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    227265500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.381036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.381036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75203.673064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75203.673064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86311.475410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84919.354839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4655000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4655000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76311.475410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76311.475410                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       672637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            672637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       738221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          738223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  74965625000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  74965625000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.523243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.523243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101549.028001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101548.752884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       738221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       738221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  67583435000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67583435000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.523243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.523242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91549.055093                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91549.055093                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8142.720193                       # Cycle average of tags in use
system.l2.tags.total_refs                     2452752                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    741257                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.308909                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.509422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.005248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.107274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.476037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8044.622212                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.982010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993984                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1702                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6422681                       # Number of tag accesses
system.l2.tags.data_accesses                  6422681                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     47439424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           47443520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2686464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2686464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       741241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              741305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       148280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1801826683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1801982256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       148280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           150711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102036284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102036284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102036284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       148280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1801826683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1904018539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    740016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018694842250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2604                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2604                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1407461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39337                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      741303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41976                       # Number of write requests accepted
system.mem_ctrls.readBursts                    741303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    65                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             47730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             46065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             45070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             45987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             46264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            47156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            47713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2595                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23271305500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3700385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37147749250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31444.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50194.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39522                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10105                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                24.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                741303                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  197140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  291031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  198597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   53305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       732327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.337035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.421860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    27.134900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       701671     95.81%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26096      3.56%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3336      0.46%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          781      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          270      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           88      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       732327                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     284.121352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.066699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6300.744921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2603     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2604                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.087942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.082456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.439529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2493     95.74%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.73%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               69      2.65%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.77%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2604                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               47364928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   78464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2681152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                47443392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2686464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1799.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1801.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26328450000                       # Total gap between requests
system.mem_ctrls.avgGap                      33613.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     47361024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2681152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 148280.286241343245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1798848923.002850294113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 101834525.106698229909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       741242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2145500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  37145603750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 540314286500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35172.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50112.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12871981.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     6.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2623350240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1394317155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2653488180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          109933200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2078097840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11854884510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        127029600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20841100725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        791.578991                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    234630750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    879060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25214814750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2605571640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1384863810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2630654460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          108748260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2078097840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11841962040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        137946240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20787844290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        789.556225                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    262469750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    879060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25186975750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    26328505500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       868269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           868280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       868269                       # number of overall hits
system.cpu.icache.overall_hits::total          868280                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          119                       # number of overall misses
system.cpu.icache.overall_misses::total           120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9451000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9451000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       868388                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       868400                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       868388                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       868400                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000137                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000137                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 79420.168067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78758.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 79420.168067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78758.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5357500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5357500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5357500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5357500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87827.868852                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87827.868852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87827.868852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87827.868852                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       868269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          868280                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       868388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       868400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 79420.168067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78758.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5357500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5357500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87827.868852                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87827.868852                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000138                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.005614                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1736862                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1736862                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1669407                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1669407                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1669407                       # number of overall hits
system.cpu.dcache.overall_hits::total         1669407                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3014415                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3014417                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3014415                       # number of overall misses
system.cpu.dcache.overall_misses::total       3014417                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 194333646118                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 194333646118                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 194333646118                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 194333646118                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4683822                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4683824                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4683822                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4683824                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.643580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.643580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.643580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.643580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64468.112758                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64468.069984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64468.112758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64468.069984                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     34580908                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          157                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1208232                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.621083                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       161500                       # number of writebacks
system.cpu.dcache.writebacks::total            161500                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1595626                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1595626                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1595626                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1595626                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418789                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  84585349154                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84585349154                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  84585349154                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84585349154                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.302913                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.302913                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.302913                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.302913                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59617.990521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59617.990521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59617.990521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59617.990521                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417764                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1410932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1410932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3006419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3006421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 194002029000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 194002029000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4417351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4417353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.680593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.680593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64529.271868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64529.228940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1595450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1595450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  84264188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  84264188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.319415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.319415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59720.793299                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59720.793299                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    331617118                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    331617118                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 41472.876188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41472.876188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          176                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          176                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    321161154                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    321161154                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 41069.201279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41069.201279                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190176862785500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.141669                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3086698                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417764                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.177159                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.141669                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          553                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10786436                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10786436                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190255755407000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54731                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829248                       # Number of bytes of host memory used
host_op_rate                                    97161                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   730.85                       # Real time elapsed on the host
host_tick_rate                              107946963                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078893                       # Number of seconds simulated
sim_ticks                                 78892621500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2578479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5156958                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5270097                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       110569                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9596397                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4631807                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5270097                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       638290                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9618972                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13557                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        62311                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45777122                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26361519                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       110569                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4506551                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4544591                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    157081744                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.340239                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.426283                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    144583000     92.04%     92.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3057133      1.95%     93.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1650780      1.05%     95.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2726128      1.74%     96.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       161673      0.10%     96.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       231966      0.15%     97.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       102194      0.07%     97.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        62319      0.04%     97.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4506551      2.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    157081744                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.259508                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.259508                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     147897851                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59378246                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2207848                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2514368                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         110628                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5054548                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13187145                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5121965                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              210371                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  7180                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9618972                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            486571                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             157132281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17937                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34679059                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          221256                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.060962                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       542334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4645364                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.219786                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    157785243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.389661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.555403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        146898329     93.10%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           699675      0.44%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           702157      0.45%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           680391      0.43%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1201434      0.76%     95.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2277562      1.44%     96.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           484011      0.31%     96.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           493483      0.31%     97.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4348201      2.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    157785243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       135055                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8757285                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.649868                       # Inst execution rate
system.switch_cpus.iew.exec_refs             59612946                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             210366                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        50029544                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13513045                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       316921                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57982585                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      59402580                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       222238                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     102539548                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         899403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      19199605                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         110628                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      20907618                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4831164                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        22989                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          393                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       884355                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       176411                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          393                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       110213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55797198                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55964884                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.733241                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40912781                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.354690                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55994882                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        164294515                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46952237                       # number of integer regfile writes
system.switch_cpus.ipc                       0.190132                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.190132                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        67190      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      43014142     41.86%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          287      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     41.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     59455354     57.86%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       224813      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      102761786                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8798922                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.085624                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           60167      0.68%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8727256     99.19%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11499      0.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      111493518                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    372261556                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55964884                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62519840                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57982585                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         102761786                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4537158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       153819                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      7161910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    157785243                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.651276                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.468169                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    122493600     77.63%     77.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11446980      7.25%     84.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5439381      3.45%     88.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3925465      2.49%     90.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7544822      4.78%     95.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4118732      2.61%     98.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2113426      1.34%     99.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       416551      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       286286      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    157785243                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.651276                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              486571                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59357                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        68828                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13513045                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       316921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        77487515                       # number of misc regfile reads
system.switch_cpus.numCycles                157785243                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        79163626                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303542                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       24575571                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3720866                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       59099131                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        166817                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     157250699                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58792423                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76860923                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5429927                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          35327                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         110628                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      69359462                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6557360                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76298020                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          734                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1037                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30850634                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1034                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            210565188                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116688202                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5156669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       829736                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10313338                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         829736                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  78892621500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2577716                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19423                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2559056                       # Transaction distribution
system.membus.trans_dist::ReadExReq               762                       # Transaction distribution
system.membus.trans_dist::ReadExResp              762                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2577717                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7735436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7735436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7735436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    166265664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    166265664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               166265664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2578479                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2578479    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2578479                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5687467500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14538128250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  78892621500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  78892621500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  78892621500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  78892621500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5153757                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       226584                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7512144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2911                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2911                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5153758                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15470006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15470006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    343285056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              343285056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2582059                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1243072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7738728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.107219                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.309391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6908992     89.28%     89.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 829736     10.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7738728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5363830000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7735002000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  78892621500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2578191                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2578191                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2578191                       # number of overall hits
system.l2.overall_hits::total                 2578191                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2578478                       # number of demand (read+write) misses
system.l2.demand_misses::total                2578478                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2578478                       # number of overall misses
system.l2.overall_misses::total               2578478                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 262785046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     262785046000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 262785046000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    262785046000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5156669                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5156669                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5156669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5156669                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.500028                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.500028                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.500028                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.500028                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101914.790818                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101914.790818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101914.790818                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101914.790818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               19423                       # number of writebacks
system.l2.writebacks::total                     19423                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2578478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2578478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2578478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2578478                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 237000266000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 237000266000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 237000266000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 237000266000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.500028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.500028                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.500028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.500028                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91914.790818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91914.790818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91914.790818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91914.790818                       # average overall mshr miss latency
system.l2.replacements                        2582059                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       207161                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           207161                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       207161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       207161                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       826156                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        826156                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2149                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          762                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 762                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     70691000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      70691000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.261766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.261766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92770.341207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92770.341207                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     63071000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     63071000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.261766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.261766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82770.341207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82770.341207                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2576042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2576042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2577716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2577716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 262714355000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 262714355000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5153758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5153758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.500162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.500162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101917.494014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101917.494014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2577716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2577716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 236937195000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 236937195000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.500162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.500162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91917.494014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91917.494014                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  78892621500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     9649361                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2590251                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.725261                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.766277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8164.233723                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.996611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23208735                       # Number of tag accesses
system.l2.tags.data_accesses                 23208735                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  78892621500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    165022720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          165022720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1243072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1243072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2578480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2578480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19423                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19423                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2091738326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2091738326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15756505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15756505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15756505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2091738326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2107494831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2576528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.069517918250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1204                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1204                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4805689                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18211                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2578479                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19423                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2578479                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19423                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1951                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    59                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            165835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            160804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            159456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            159322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            160100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            157882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            159209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            160418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            161138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           159249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           161355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           160403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           161947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           164486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           166371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1180                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  82071226750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12882640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            130381126750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31853.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50603.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25320                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4667                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                24.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2578479                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19423                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  584270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1047248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  748599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  196411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2565894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     64.747928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.440903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    10.603231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2544035     99.15%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20102      0.78%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1175      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          327      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          143      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           65      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2565894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2084.372093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    114.682283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  18866.118477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         1181     98.09%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            9      0.75%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            2      0.17%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            6      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303            1      0.08%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-147455            1      0.08%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-163839            1      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-229375            1      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::442368-458751            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1204                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.073920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.069507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.393654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1158     96.18%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.91%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28      2.33%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.50%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1204                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              164897792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  124864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1238592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               165022656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1243072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2090.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2091.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78892574000                       # Total gap between requests
system.mem_ctrls.avgGap                      30367.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    164897792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1238592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2090154806.175378561020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15699719.142936579883                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2578479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        19423                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 130381126750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1941462928750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50565.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  99956903.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     1.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9210714240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4895606925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9248927520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           51380460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6227532480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35659429140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        265773600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        65559364365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        830.994878                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    406415250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2634320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75851886250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9109776060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4841960805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9147489540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           49642200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6227532480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35649263760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        274333920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        65299998765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        827.707300                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    428265500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2634320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  75830036000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   105221127000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190255755407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1354840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1354851                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1354840                       # number of overall hits
system.cpu.icache.overall_hits::total         1354851                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          119                       # number of overall misses
system.cpu.icache.overall_misses::total           120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9451000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9451000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1354959                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1354971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1354959                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1354971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 79420.168067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78758.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 79420.168067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78758.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5357500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5357500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5357500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5357500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87827.868852                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87827.868852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87827.868852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87827.868852                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1354840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1354851                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1354959                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1354971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 79420.168067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78758.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5357500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5357500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87827.868852                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87827.868852                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190255755407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.031459                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1354913                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21853.435484                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000553                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.030906                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2710004                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2710004                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190255755407000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190255755407000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190255755407000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190255755407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190255755407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190255755407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190255755407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4083940                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4083940                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4083940                       # number of overall hits
system.cpu.dcache.overall_hits::total         4083940                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13764268                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13764270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13764268                       # number of overall misses
system.cpu.dcache.overall_misses::total      13764270                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 883261042061                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 883261042061                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 883261042061                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 883261042061                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17848208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17848210                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17848208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17848210                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.771185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.771185                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.771185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.771185                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64170.578636                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64170.569312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64170.578636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64170.569312                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    170199776                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6114496                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.835455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       368661                       # number of writebacks
system.cpu.dcache.writebacks::total            368661                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      7188810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7188810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      7188810                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7188810                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6575458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6575458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6575458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6575458                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 382467643148                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 382467643148                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 382467643148                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 382467643148                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368410                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368410                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368410                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58165.932038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58165.932038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58165.932038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58165.932038                       # average overall mshr miss latency
system.cpu.dcache.replacements                6574432                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3687929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3687929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13753298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13753300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 882827269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 882827269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17441227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17441229                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.788551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.788551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64190.223247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64190.213912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      7188529                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7188529                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6564769                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6564769                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 382048633500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 382048633500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 58196.812942                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58196.812942                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       396011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         396011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    433773061                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    433773061                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39541.755789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39541.755789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10689                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10689                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    419009648                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    419009648                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026264                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026264                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 39200.079334                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39200.079334                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190255755407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.566228                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10659396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6575456                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.621088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.566228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          565                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42271876                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42271876                       # Number of data accesses

---------- End Simulation Statistics   ----------
