Release 14.6 Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -p xc7k325t-2ffg900 -implement hwcosim_impl.opt -config
hwcosim_bitgen.opt hwcosim_top  
.... Copying flowfile C:/Xilinx/14.6/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:\z_WORKSPACE\UWB\uwb_implementation_hw_kintex7\netlist\hwcosim_tmp\jtag\xflow 

Using Flow File:
D:\z_WORKSPACE\UWB\uwb_implementation_hw_kintex7\netlist\hwcosim_tmp\jtag\xflow/
fpga.flw 
Using Option File(s): 
 D:\z_WORKSPACE\UWB\uwb_implementation_hw_kintex7\netlist\hwcosim_tmp\jtag\xflow
/hwcosim_impl.opt 
 D:\z_WORKSPACE\UWB\uwb_implementation_hw_kintex7\netlist\hwcosim_tmp\jtag\xflow
/hwcosim_bitgen.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325t-2ffg900 -nt timestamp -intstyle xflow -uc hwcosim_top.ucf
-sd D:/z_WORKSPACE/UWB/uwb_implementation_hw_kintex7/netlist -sd
../synth_wrapper
"D:\z_WORKSPACE\UWB\uwb_implementation_hw_kintex7\netlist\hwcosim_tmp\jtag\xflow
/hwcosim_top.ngc" hwcosim_top.ngd 
#----------------------------------------------#

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325t-2ffg900 -nt timestamp -intstyle xflow -uc hwcosim_top.ucf -sd
D:/z_WORKSPACE/UWB/uwb_implementation_hw_kintex7/netlist -sd ../synth_wrapper
D:\z_WORKSPACE\UWB\uwb_implementation_hw_kintex7\netlist\hwcosim_tmp\jtag\xflow/
hwcosim_top.ngc hwcosim_top.ngd

Reading NGO file
"D:/z_WORKSPACE/UWB/uwb_implementation_hw_kintex7/netlist/hwcosim_tmp/jtag/xflow
/hwcosim_top.ngc" ...
Loading design module
"D:/z_WORKSPACE/UWB/uwb_implementation_hw_kintex7/netlist/hwcosim_tmp/jtag/xflow
/jtagcosim_iface_virtex7.ngc"...
Loading design module "../synth_wrapper/subsystem2_cw.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "hwcosim_top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...

Done...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "hwcosim_clkgen_mmcm" of type "MMCME2_ADV".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'hwcif/hwcosim_dut_inst/default_clock_driver_uwb_re_blackbox_x0/xlclockdriver
   _1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_
   comp' has unconnected output pin
WARNING:NgdBuild:478 - clock net
   hwcif/hwcosim_dut_inst/subsystem2_x0/black_box/rst_sync_BUFG with clock
   driver hwcif/hwcosim_dut_inst/subsystem2_x0/black_box/rst_sync_BUFG drives no
   clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "hwcosim_top.ngd" ...
Total REAL time to NGDBUILD completion:  26 sec
Total CPU time to NGDBUILD completion:   25 sec

Writing NGDBUILD log file "hwcosim_top.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -w -o hwcosim_top_map.ncd -intstyle xflow -timing -ol high hwcosim_top.ngd
hwcosim_top.pcf 
#----------------------------------------------#
Using target part "7k325tffg900-2".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 46 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f9ed4ddb) REAL time: 1 mins 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f9ed4ddb) REAL time: 1 mins 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8e6a6830) REAL time: 1 mins 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:2665d42e) REAL time: 1 mins 12 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:2665d42e) REAL time: 1 mins 12 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:2665d42e) REAL time: 1 mins 13 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:2665d42e) REAL time: 1 mins 13 secs 

Phase 8.8  Global Placement
........................................
.................
............................................................
.....................................................................................................................................................................................
..................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:f01d3ad1) REAL time: 2 mins 20 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:f01d3ad1) REAL time: 2 mins 21 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:26e9b1b9) REAL time: 2 mins 53 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:26e9b1b9) REAL time: 2 mins 53 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:26e9b1b9) REAL time: 2 mins 53 secs 

Total REAL time to Placer completion: 3 mins 35 secs 
Total CPU  time to Placer completion: 3 mins 29 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 5,977 out of 407,600    1%
    Number used as Flip Flops:               5,977
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      9,288 out of 203,800    4%
    Number used as logic:                    9,249 out of 203,800    4%
      Number using O6 output only:           8,317
      Number using O5 output only:             120
      Number using O5 and O6:                  812
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  64,000    0%
    Number used exclusively as route-thrus:     39
      Number with same-slice register load:     28
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,548 out of  50,950    5%
  Number of LUT Flip Flop pairs used:        9,410
    Number with an unused Flip Flop:         4,004 out of   9,410   42%
    Number with an unused LUT:                 122 out of   9,410    1%
    Number of fully used LUT-FF pairs:       5,284 out of   9,410   56%
    Number of unique control sets:              56
    Number of slice register sites lost
      to control set restrictions:             143 out of 407,600    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     500    1%
    Number of LOCed IOBs:                        2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  2 out of     445    1%
    Number using RAMB36E1 only:                  2
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    3
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     500    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     500    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            1 out of     840    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of      16    0%
  Number of GTXE2_COMMONs:                       0 out of       4    0%
  Number of IBUFDS_GTE2s:                        0 out of       8    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      10    0%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         1 out of      10   10%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                7.29

Peak Memory Usage:  1371 MB
Total REAL time to MAP completion:  3 mins 43 secs 
Total CPU time to MAP completion:   3 mins 37 secs 

Mapping completed.
See MAP report file "hwcosim_top_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high -intstyle xflow hwcosim_top_map.ncd hwcosim_top.ncd
hwcosim_top.pcf 
#----------------------------------------------#



Constraints file: hwcosim_top.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment C:\Xilinx\14.6\ISE_DS\ISE\.
   "hwcosim_top" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,977 out of 407,600    1%
    Number used as Flip Flops:               5,977
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      9,288 out of 203,800    4%
    Number used as logic:                    9,249 out of 203,800    4%
      Number using O6 output only:           8,317
      Number using O5 output only:             120
      Number using O5 and O6:                  812
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  64,000    0%
    Number used exclusively as route-thrus:     39
      Number with same-slice register load:     28
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,548 out of  50,950    5%
  Number of LUT Flip Flop pairs used:        9,410
    Number with an unused Flip Flop:         4,004 out of   9,410   42%
    Number with an unused LUT:                 122 out of   9,410    1%
    Number of fully used LUT-FF pairs:       5,284 out of   9,410   56%
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     500    1%
    Number of LOCed IOBs:                        2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  2 out of     445    1%
    Number using RAMB36E1 only:                  2
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    3
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     500    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     500    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            1 out of     840    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of      16    0%
  Number of GTXE2_COMMONs:                       0 out of       4    0%
  Number of IBUFDS_GTE2s:                        0 out of       8    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      10    0%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         1 out of      10   10%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 27 secs 
Finished initial Timing Analysis.  REAL time: 28 secs 

Starting Router


Phase  1  : 58554 unrouted;      REAL time: 34 secs 

Phase  2  : 54567 unrouted;      REAL time: 37 secs 

Phase  3  : 26855 unrouted;      REAL time: 54 secs 

Phase  4  : 26855 unrouted; (Setup:0, Hold:40939, Component Switching Limit:0)     REAL time: 1 mins 6 secs 

Updating file: hwcosim_top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:35354, Component Switching Limit:0)     REAL time: 3 mins 5 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:35354, Component Switching Limit:0)     REAL time: 3 mins 5 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:35354, Component Switching Limit:0)     REAL time: 3 mins 5 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:35354, Component Switching Limit:0)     REAL time: 3 mins 5 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 18 secs 
Total REAL time to Router completion: 4 mins 18 secs 
Total CPU time to Router completion: 4 mins 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  hwcosim_dut_ss_clk | BUFGCTRL_X0Y2| No   | 1328 |  0.441     |  1.645      |
+---------------------+--------------+------+------+------------+-------------+
|  hwcosim_dut_fr_clk | BUFGCTRL_X0Y0| No   |   72 |  0.184     |  1.394      |
+---------------------+--------------+------+------+------------+-------------+
|cosim_core_inst/drck |              |      |      |            |             |
|               _BUFG |BUFGCTRL_X0Y31| No   |   46 |  0.234     |  1.455      |
+---------------------+--------------+------+------+------------+-------------+
|hwcosim_sys_clk_ibuf |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|hwcosim_clkgen_mmcm_ |              |      |      |            |             |
|               clkfb |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_hwcosim_sys_clk = PERIOD TIMEGRP "T_hw | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  cosim_sys_clk" 5 ns HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hwcosim_clkgen_mmcm_clkout0 = PERIOD T | SETUP       |    10.356ns|     9.644ns|       0|           0
  IMEGRP "hwcosim_clkgen_mmcm_clkout0"      | HOLD        |     0.004ns|            |       0|           0
      TS_hwcosim_sys_clk / 0.25 HIGH 50%    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_J_TO_U = MAXDELAY FROM TIMEGRP "J_CLK" | SETUP       |    12.788ns|     2.212ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.166ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_2e6d98b4 = PERIOD TIMEGRP "clk_2e6 | MINLOWPULSE |    19.200ns|     0.800ns|       0|           0
  d98b4" 20 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "cosim_core_inst/drck_BUFG" PERIOD =  | SETUP       |    26.359ns|     3.641ns|       0|           0
  30 ns HIGH 50%                            | HOLD        |     0.127ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_hwcosim_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hwcosim_sys_clk             |      5.000ns|      2.800ns|      2.411ns|            0|            0|            0|     22649266|
| TS_hwcosim_clkgen_mmcm_clkout0|     20.000ns|      9.644ns|          N/A|            0|            0|     22649266|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 mins 24 secs 
Total CPU time to PAR completion: 5 mins 24 secs 

Peak Memory Usage:  1191 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file hwcosim_top.ncd



PAR done!



#----------------------------------------------#
# Starting program bitgen
# bitgen -intstyle xflow -w -g StartUpClk:JtagClk hwcosim_top.ncd 
#----------------------------------------------#


