{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713482297931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713482297931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 19:18:17 2024 " "Processing started: Thu Apr 18 19:18:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713482297931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713482297931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta expt4_1 -c des " "Command: quartus_sta expt4_1 -c des" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713482297931 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713482298064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713482298266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713482298267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482298300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482298300 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713482298569 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713482298569 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1713482298569 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1713482298569 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "des.sdc " "Synopsys Design Constraints File file not found: 'des.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713482298571 ""}
{ "Warning" "WSTA_SCC_LOOP" "70 " "Found combinational loop of 70 nodes" { { "Warning" "WSTA_SCC_NODE" "U1\|Equal1~1\|combout " "Node \"U1\|Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux33~0\|datad " "Node \"U1\|u1\|Mux33~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux33~0\|combout " "Node \"U1\|u1\|Mux33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[34\]\|datad " "Node \"U1\|u0\|X\[34\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[34\]\|combout " "Node \"U1\|u0\|X\[34\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~0\|datab " "Node \"U1\|u0\|u5\|Ram0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~0\|combout " "Node \"U1\|u0\|u5\|Ram0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~3\|dataa " "Node \"U1\|u0\|u5\|Ram0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~3\|combout " "Node \"U1\|u0\|u5\|Ram0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~4\|dataa " "Node \"U1\|u0\|u5\|Ram0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~4\|combout " "Node \"U1\|u0\|u5\|Ram0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal1~1\|dataa " "Node \"U1\|Equal1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~2\|dataa " "Node \"U1\|u0\|u5\|Ram0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~2\|combout " "Node \"U1\|u0\|u5\|Ram0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~4\|datac " "Node \"U1\|u0\|u5\|Ram0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~1\|datab " "Node \"U1\|u0\|u5\|Ram0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~1\|combout " "Node \"U1\|u0\|u5\|Ram0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~3\|datac " "Node \"U1\|u0\|u5\|Ram0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~2\|datac " "Node \"U1\|u0\|u5\|Ram0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~0\|datad " "Node \"U1\|u1\|Mux28~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~0\|combout " "Node \"U1\|u1\|Mux28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~2\|datad " "Node \"U1\|u1\|Mux28~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~2\|combout " "Node \"U1\|u1\|Mux28~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[29\]\|datad " "Node \"U1\|u0\|X\[29\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[29\]\|combout " "Node \"U1\|u0\|X\[29\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~11\|datac " "Node \"U1\|u0\|u4\|Ram0~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~11\|combout " "Node \"U1\|u0\|u4\|Ram0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal1~1\|datad " "Node \"U1\|Equal1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~9\|datac " "Node \"U1\|u0\|u4\|Ram0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~9\|combout " "Node \"U1\|u0\|u4\|Ram0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~11\|datad " "Node \"U1\|u0\|u4\|Ram0~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[31\]~9\|datad " "Node \"U1\|u0\|X\[31\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[31\]~9\|combout " "Node \"U1\|u0\|X\[31\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[31\]\|datad " "Node \"U1\|u0\|X\[31\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[31\]\|combout " "Node \"U1\|u0\|X\[31\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~0\|datad " "Node \"U1\|u0\|u5\|Ram0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~1\|datad " "Node \"U1\|u0\|u5\|Ram0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~7\|datad " "Node \"U1\|u0\|X\[32\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~7\|combout " "Node \"U1\|u0\|X\[32\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~8\|datad " "Node \"U1\|u0\|X\[32\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~8\|combout " "Node \"U1\|u0\|X\[32\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~13\|datad " "Node \"U1\|u0\|X\[32\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~13\|combout " "Node \"U1\|u0\|X\[32\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~4\|datad " "Node \"U1\|u0\|u5\|Ram0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~3\|datad " "Node \"U1\|u1\|Mux28~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~3\|combout " "Node \"U1\|u1\|Mux28~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux29~1\|datad " "Node \"U1\|u1\|Mux29~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux29~1\|combout " "Node \"U1\|u1\|Mux29~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[30\]\|datad " "Node \"U1\|u0\|X\[30\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[30\]\|combout " "Node \"U1\|u0\|X\[30\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~6\|datac " "Node \"U1\|u0\|u4\|Ram0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~6\|combout " "Node \"U1\|u0\|u4\|Ram0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~11\|dataa " "Node \"U1\|u0\|u4\|Ram0~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~10\|datad " "Node \"U1\|u0\|u4\|Ram0~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~10\|combout " "Node \"U1\|u0\|u4\|Ram0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~11\|datab " "Node \"U1\|u0\|u4\|Ram0~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~8\|datad " "Node \"U1\|u0\|u4\|Ram0~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~8\|combout " "Node \"U1\|u0\|u4\|Ram0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~9\|dataa " "Node \"U1\|u0\|u4\|Ram0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~7\|datad " "Node \"U1\|u0\|u4\|Ram0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~7\|combout " "Node \"U1\|u0\|u4\|Ram0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~9\|datad " "Node \"U1\|u0\|u4\|Ram0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux32~4\|datad " "Node \"U1\|u1\|Mux32~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux32~4\|combout " "Node \"U1\|u1\|Mux32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux32~5\|datad " "Node \"U1\|u1\|Mux32~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux32~5\|combout " "Node \"U1\|u1\|Mux32~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[33\]\|datad " "Node \"U1\|u0\|X\[33\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[33\]\|combout " "Node \"U1\|u0\|X\[33\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~3\|datad " "Node \"U1\|u0\|u5\|Ram0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~2\|datad " "Node \"U1\|u0\|u5\|Ram0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482298573 ""}  } { { "code/des.v" "" { Text "C:/Users/ecslogon/Desktop/code/code/des.v" 128 -1 0 } } { "code/key_sel.v" "" { Text "C:/Users/ecslogon/Desktop/code/code/key_sel.v" 60 -1 0 } } { "code/crp.v" "" { Text "C:/Users/ecslogon/Desktop/code/code/crp.v" 41 -1 0 } } { "code/sbox6.v" "" { Text "C:/Users/ecslogon/Desktop/code/code/sbox6.v" 41 -1 0 } } { "code/sbox5.v" "" { Text "C:/Users/ecslogon/Desktop/code/code/sbox5.v" 41 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1713482298573 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "divi:Uclk\|clkout " "Node: divi:Uclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram1:U2\|altsyncram:altsyncram_component\|altsyncram_qng1:auto_generated\|altsyncram_uu62:altsyncram1\|ram_block3a0~porta_datain_reg0 divi:Uclk\|clkout " "Register ram1:U2\|altsyncram:altsyncram_component\|altsyncram_qng1:auto_generated\|altsyncram_uu62:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by divi:Uclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713482298678 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1713482298678 "|des|divi:Uclk|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register divi:Uclk\|clkout clk_in " "Register divi:Uclk\|clkout is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713482298678 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1713482298678 "|des|clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713482298679 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713482298679 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713482298681 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713482298681 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1713482298681 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713482298681 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713482298692 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1713482298698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.407 " "Worst-case setup slack is 45.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.407               0.000 altera_reserved_tck  " "   45.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482298709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.314 " "Worst-case hold slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 altera_reserved_tck  " "    0.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482298712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.471 " "Worst-case recovery slack is 97.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.471               0.000 altera_reserved_tck  " "   97.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482298718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.959 " "Worst-case removal slack is 0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 altera_reserved_tck  " "    0.959               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482298721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.571 " "Worst-case minimum pulse width slack is 49.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.571               0.000 altera_reserved_tck  " "   49.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482298726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482298726 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482298738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482298738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482298738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482298738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.948 ns " "Worst Case Available Settling Time: 342.948 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482298738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482298738 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713482298738 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713482298741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713482298768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713482299290 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "divi:Uclk\|clkout " "Node: divi:Uclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram1:U2\|altsyncram:altsyncram_component\|altsyncram_qng1:auto_generated\|altsyncram_uu62:altsyncram1\|ram_block3a0~porta_datain_reg0 divi:Uclk\|clkout " "Register ram1:U2\|altsyncram:altsyncram_component\|altsyncram_qng1:auto_generated\|altsyncram_uu62:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by divi:Uclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713482299490 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1713482299490 "|des|divi:Uclk|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register divi:Uclk\|clkout clk_in " "Register divi:Uclk\|clkout is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713482299491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1713482299491 "|des|clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713482299491 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713482299491 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713482299491 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713482299491 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1713482299491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.592 " "Worst-case setup slack is 45.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.592               0.000 altera_reserved_tck  " "   45.592               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482299502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 altera_reserved_tck  " "    0.286               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482299505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.610 " "Worst-case recovery slack is 97.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.610               0.000 altera_reserved_tck  " "   97.610               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482299511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.884 " "Worst-case removal slack is 0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 altera_reserved_tck  " "    0.884               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482299514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.585 " "Worst-case minimum pulse width slack is 49.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.585               0.000 altera_reserved_tck  " "   49.585               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482299519 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.442 ns " "Worst Case Available Settling Time: 343.442 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299527 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713482299527 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713482299530 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "divi:Uclk\|clkout " "Node: divi:Uclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram1:U2\|altsyncram:altsyncram_component\|altsyncram_qng1:auto_generated\|altsyncram_uu62:altsyncram1\|ram_block3a0~porta_datain_reg0 divi:Uclk\|clkout " "Register ram1:U2\|altsyncram:altsyncram_component\|altsyncram_qng1:auto_generated\|altsyncram_uu62:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by divi:Uclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713482299813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1713482299813 "|des|divi:Uclk|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register divi:Uclk\|clkout clk_in " "Register divi:Uclk\|clkout is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713482299813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1713482299813 "|des|clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713482299813 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713482299813 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713482299814 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713482299814 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1713482299814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.576 " "Worst-case setup slack is 48.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.576               0.000 altera_reserved_tck  " "   48.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482299817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altera_reserved_tck  " "    0.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482299823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.950 " "Worst-case recovery slack is 98.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.950               0.000 altera_reserved_tck  " "   98.950               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482299826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.410 " "Worst-case removal slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482299830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.391 " "Worst-case minimum pulse width slack is 49.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.391               0.000 altera_reserved_tck  " "   49.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713482299834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713482299834 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.560 ns " "Worst Case Available Settling Time: 347.560 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713482299842 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713482299842 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713482300534 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713482300534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 88 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713482300579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:18:20 2024 " "Processing ended: Thu Apr 18 19:18:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713482300579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713482300579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713482300579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713482300579 ""}
