Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Aug 17 14:35:10 2018
| Host         : XIREASHANW30 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   493 |
| Unused register locations in slices containing registers |  1014 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           45 |
|      4 |           16 |
|      6 |           12 |
|      8 |           80 |
|     10 |           11 |
|     12 |           13 |
|     14 |           10 |
|    16+ |          306 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5342 |          804 |
| No           | No                    | Yes                    |             332 |           49 |
| No           | Yes                   | No                     |            2888 |          556 |
| Yes          | No                    | No                     |            5452 |          869 |
| Yes          | No                    | Yes                    |             202 |           27 |
| Yes          | Yes                   | No                     |            3370 |          502 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                                                     |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_5                                                                                                                                                       |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                            | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                          | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                          | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                              | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              2 |
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                         | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                        |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst21_out                                                                                                              |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                                                              | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                  |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                         |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                             |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                              | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst20_out                                                                                                             |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                             |                1 |              2 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                                                         | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                      |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                            |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                            |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                     |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[1]                                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Unsigned_Op_reg                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                            |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                   |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_3                                                                                                                                                       |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                                                                                             |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_0                                                                           |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__158_n_0                                                                |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__157_n_0                                                                      |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                             |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                     |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                1 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_0                                                                                                                                          |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                       |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                       |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                           | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                       |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                       |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                       |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                             | system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                       |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                       |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                       |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                       |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                       |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                       |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                       |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                       |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                     |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                  |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                      |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                              |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                  |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                               |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                     | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                   | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                   |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                   | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                  |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/DIBDI[0]                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                   | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                  |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                     |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                     |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                                                         | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                  |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                       |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                       | system_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                       |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                               |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                               |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                               |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                             |                2 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/vio_0/inst/DECODER_INST/rd_en_reg[6]_0                                                                                                                                                                                         |                1 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                             | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             10 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/vio_0/inst/PROBE_IN_INST/addr_count[0]                                                                                                                                                                                         |                1 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[27]                                                                                                                        |                2 |             10 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                          |                                                                                                                                                                                                                                         |                1 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                            |                1 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                      |                3 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                2 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                              |                2 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                        |                3 |             12 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | system_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                      |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                    | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |             12 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                          | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                |                2 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                      |                2 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                        | system_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                          |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                            |                2 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                        |                2 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                           | system_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                          |                2 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                          | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                |                2 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                3 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                            |                2 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                             | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                         |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                             | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                         |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                  |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                  | system_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                  | system_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                             | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                         |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                           | system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                        | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                             | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                         |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             16 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                3 |             16 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                               |                                                                                                                                                                                                                                         |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                             | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                         |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                        | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                        | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                        | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                        | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                        | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                        | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                        | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                        | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                   | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                  | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                  | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                  | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/math_ip_0/inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                             | system_i/math_ip_0/inst/U1/SR[0]                                                                                                                                                                                                        |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/math_ip_0/inst/p_1_in[7]                                                                                                                                                                                                       | system_i/math_ip_0/inst/U1/SR[0]                                                                                                                                                                                                        |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/math_ip_0/inst/p_1_in[23]                                                                                                                                                                                                      | system_i/math_ip_0/inst/U1/SR[0]                                                                                                                                                                                                        |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/math_ip_0/inst/p_1_in[31]                                                                                                                                                                                                      | system_i/math_ip_0/inst/U1/SR[0]                                                                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/math_ip_0/inst/p_1_in[15]                                                                                                                                                                                                      | system_i/math_ip_0/inst/U1/SR[0]                                                                                                                                                                                                        |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                             | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                         |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                             | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                         |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                            | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                             |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                 |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                    | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                    |                                                                                                                                                                                                                                         |                4 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                           | system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                    |                                                                                                                                                                                                                                         |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                                       |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                    |                                                                                                                                                                                                                                         |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                    | system_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                    |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                2 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                       |                3 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                      | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |                2 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                      | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                   |                3 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                  |                4 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             20 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                4 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                4 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                5 |             22 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                4 |             22 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                3 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                |                5 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                              |                                                                                                                                                                                                                                         |                5 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                              |                                                                                                                                                                                                                                         |                4 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                               |                4 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                              |                                                                                                                                                                                                                                         |                6 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                  |                4 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                             |                                                                                                                                                                                                                                         |                5 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                             |                                                                                                                                                                                                                                         |                2 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                5 |             26 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                    |                                                                                                                                                                                                                                         |                4 |             26 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                    |                                                                                                                                                                                                                                         |                4 |             26 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                3 |             26 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                2 |             26 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                6 |             26 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                5 |             26 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                5 |             26 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                              | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                  |                4 |             28 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                     | system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]                                                                                                                                                                |                4 |             30 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                               |                7 |             30 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             30 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                  |               10 |             30 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             30 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/LED[15]_i_2_n_0                                                                                                                                                                          | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                7 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                              |                                                                                                                                                                                                                                         |                6 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                                                       |                8 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                  | system_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                3 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                               |                7 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                           |                7 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                            | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                8 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                7 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                8 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                8 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                4 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                3 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                4 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                4 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                5 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                8 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                3 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                6 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                    |                                                                                                                                                                                                                                         |                3 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                5 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                         |                5 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                      |                                                                                                                                                                                                                                         |                3 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                        | system_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                3 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                             |                5 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                3 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                    |                                                                                                                                                                                                                                         |                4 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                    |                                                                                                                                                                                                                                         |                4 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             36 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/math_ip_0/inst/U1/SR[0]                                                                                                                                                                                                        |                7 |             40 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |               10 |             42 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                7 |             42 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                             |                7 |             42 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                9 |             42 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                7 |             42 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                8 |             42 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                         | system_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                     |                3 |             46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |               11 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                9 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |               10 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                9 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |               10 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |               10 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[6].MUXCY_I/E[0]                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               11 |             52 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             52 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                              |               16 |             54 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                9 |             56 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                           |                7 |             56 |
|  system_i/clk_wiz_1/inst/clk_out1                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             56 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                4 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]                                                                                                     |                                                                                                                                                                                                                                         |               15 |             60 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                           |               12 |             60 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               13 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             62 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[6].MUXCY_I/Read_Req                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               12 |             62 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                  |               19 |             62 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                    |                                                                                                                                                                                                                                         |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg_reg[31]                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               10 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                    |                                                                                                                                                                                                                                         |               16 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |               32 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                     | system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                |                4 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                    |                                                                                                                                                                                                                                         |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                    |                                                                                                                                                                                                                                         |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                       | system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                |                5 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                     | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                  |                7 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                    |                                                                                                                                                                                                                                         |                8 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                           |                6 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                      | system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                |                9 |             64 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                             | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                                                    |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               14 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                    |                                                                                                                                                                                                                                         |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                    | system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                    |                                                                                                                                                                                                                                         |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                9 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               14 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               10 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                    |                                                                                                                                                                                                                                         |                4 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/math_ip_0/inst/axi_rvalid00_out__0                                                                                                                                                                                             | system_i/math_ip_0/inst/U1/SR[0]                                                                                                                                                                                                        |                6 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                    |                                                                                                                                                                                                                                         |               10 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                         |               18 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                    |                                                                                                                                                                                                                                         |               10 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                    |                                                                                                                                                                                                                                         |                9 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                    |                                                                                                                                                                                                                                         |                5 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                    |                                                                                                                                                                                                                                         |                8 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                    |                                                                                                                                                                                                                                         |                7 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               13 |             68 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             68 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             70 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                    |                                                                                                                                                                                                                                         |                5 |             72 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                            | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                             |               17 |             74 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |               11 |             76 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             94 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |               13 |             96 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |               13 |             96 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |               15 |             96 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |               15 |             96 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |               13 |             96 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |               12 |             96 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             98 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                           |               17 |            100 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |               19 |            104 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                       |               27 |            126 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                                                        |                                                                                                                                                                                                                                         |               16 |            128 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               27 |            134 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               21 |            136 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               33 |            166 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               34 |            186 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               30 |            206 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               29 |            206 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                                                     |                                                                                                                                                                                                                                         |               32 |            256 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               75 |            360 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              772 |           5322 |
+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


