/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  reg [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [6:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_2z[5] & celloutsig_1_3z);
  assign celloutsig_1_13z = ~(celloutsig_1_2z[9] & celloutsig_1_11z);
  assign celloutsig_1_18z = ~(celloutsig_1_11z & celloutsig_1_15z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[4] ^ celloutsig_0_1z[7]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[3] ^ celloutsig_0_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z[2] ^ celloutsig_0_2z[5]);
  assign celloutsig_0_19z = ~(celloutsig_0_6z ^ celloutsig_0_14z);
  assign celloutsig_0_20z = { celloutsig_0_1z[9], celloutsig_0_14z, celloutsig_0_18z } + { celloutsig_0_12z[3], celloutsig_0_13z };
  assign celloutsig_0_12z = in_data[50:44] & celloutsig_0_10z[12:6];
  assign celloutsig_0_0z = in_data[92:79] / { 1'h1, in_data[92:80] };
  assign celloutsig_1_14z = { in_data[117:116], celloutsig_1_8z } / { 1'h1, celloutsig_1_5z[1:0] };
  assign celloutsig_1_5z = in_data[129:120] / { 1'h1, celloutsig_1_2z[6:0], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_2z[5:3], celloutsig_1_5z } && { in_data[108], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_7z && { celloutsig_1_5z[6:4], celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_1_10z = celloutsig_1_9z[15:1] || in_data[125:111];
  assign celloutsig_0_9z = { celloutsig_0_8z[4:0], celloutsig_0_1z } || { celloutsig_0_8z[2], celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z[10:6], celloutsig_1_0z } || celloutsig_1_2z[8:3];
  assign celloutsig_0_25z = { celloutsig_0_11z[11:0], celloutsig_0_19z } != { celloutsig_0_11z[13:6], celloutsig_0_23z, celloutsig_0_24z };
  assign celloutsig_0_1z = celloutsig_0_0z[10:1] | celloutsig_0_0z[12:3];
  assign celloutsig_1_2z = in_data[191:178] | { in_data[127:115], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_2z[7:4], celloutsig_1_4z } | in_data[146:142];
  assign celloutsig_1_11z = | { celloutsig_1_10z, celloutsig_1_5z[7:0], celloutsig_1_3z, celloutsig_1_1z, in_data[170:160] };
  assign celloutsig_0_6z = | celloutsig_0_1z[7:0];
  assign celloutsig_0_23z = | { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z[4:3], celloutsig_0_1z };
  assign celloutsig_1_0z = | in_data[170:160];
  assign celloutsig_1_4z = | { celloutsig_1_1z, in_data[170:160] };
  assign celloutsig_1_15z = ~^ { celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_0_8z = in_data[45:40] << in_data[76:71];
  assign celloutsig_0_18z = celloutsig_0_3z[4:1] << celloutsig_0_2z[4:1];
  assign celloutsig_0_24z = celloutsig_0_20z[5:2] << { celloutsig_0_13z[1:0], celloutsig_0_23z, celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_3z[2:0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z } >> celloutsig_0_0z[13:1];
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z } >>> in_data[188:170];
  assign celloutsig_0_11z = { in_data[14:8], celloutsig_0_7z } >>> { in_data[30:24], celloutsig_0_7z };
  assign celloutsig_0_2z = celloutsig_0_1z[8:0] - in_data[58:50];
  assign celloutsig_0_3z = in_data[40:36] ~^ in_data[12:8];
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_7z = celloutsig_0_0z[11:5];
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_13z = in_data[54:50];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
