# RISC_V_UART

This repository contains the RISC-V single cycle interfaced with UART module using Memory-mapped I/O technique

# Instructions used

0x0aa00293	addi x5 x0 170	

0x02500e23	sb x5 60(x0)	

0x02500e23	sb x5 60(x0)	

0x03c00303	lb x6 60(x0)	

# Simulation Results

