// Seed: 921718258
module module_0 (
    output supply1 id_0,
    output tri id_1
);
  parameter id_3 = -1;
  assign id_1 = id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8,
    output tri0 id_9,
    input supply1 id_10,
    output wire id_11,
    input wire id_12,
    input supply0 id_13,
    output tri id_14,
    input supply0 id_15,
    output supply0 id_16,
    input tri0 id_17,
    output uwire id_18,
    input tri0 id_19,
    input wand id_20,
    input supply0 id_21,
    input uwire id_22,
    input wire id_23,
    input wand id_24,
    input wand id_25
);
  id_27 :
  assert property (@(posedge id_12 == -1) 1)
  else;
  module_0 modCall_1 (
      id_0,
      id_11
  );
  always_latch begin : LABEL_0
    return -1;
  end
endmodule
