// Seed: 2755436718
module module_0 (
    input  wor   id_0,
    output logic id_1,
    input  uwire id_2
);
  initial begin : LABEL_0
    id_1 <= 1;
  end
endmodule
module module_0 (
    output logic id_0,
    output wand id_1,
    output wire id_2,
    input wand id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    output wor module_1,
    input supply0 id_8
);
  always id_0 <= 1'd0;
  localparam id_10 = 1'b0;
  parameter id_11 = id_10;
  assign id_1 = -1'd0;
  nand primCall (id_1, id_6, id_4, id_10, id_5, id_8, id_11);
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
  generate
    assign id_2 = 1;
  endgenerate
endmodule
