ESL design and verification: a prescription for electronic system level methodology|http://books.google.com/books?hl=en&lr=&id=InTpLMpMMHAC&oi=fnd&pg=PP2&dq=%22Electronic+System+Level%22&ots=h-E1vbHnJa&sig=wTx2l8PHIM9OnQ49OtV4MkGIjgI|197|4|http://scholar.google.com/scholar?cites=4057253869687357013&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4057253869687357013&hl=en&as_sdt=0,5|Visit the authors .. companion site! http://www. electronicsystemlevel. com/-Includesinteractive forum with the authors!Electronic System Level(ESL) design has mainstreamed–it is now an established approach at most of the world ..s leading system-on-chip (SoC) |2010
Electronic system-level synthesis methodologies|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5247153|75|14|http://scholar.google.com/scholar?cites=3909356130667612086&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3909356130667612086&hl=en&as_sdt=0,5|Abstract—With ever-increasing system complexities, all major semiconductor roadmapshave identified the need for moving to higher levels of abstraction in order to increaseproductivity in electronic system design. Most recently, many approaches and tools that |2009
Algorithmic electronic system level design platform|http://www.google.com/patents/US20070162268|21|2|http://scholar.google.com/scholar?cites=17041732945503107875&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17041732945503107875&hl=en&as_sdt=0,5|A computing system and method are provided for algorithmicelectronic system leveldesign.An exemplary system comprises a plurality of databases for storing a plurality of functionalmodels, a plurality of computational element models, and a plurality of hardware definition |2006
Dynamic-based verification apparatus for verification from electronic system level to gate level, and verification method using the same|http://www.google.com/patents/US20090150136|22|2|http://scholar.google.com/scholar?cites=7381790108451956532&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7381790108451956532&hl=en&as_sdt=0,5|In this invention, the instrumentation circuit or instrumentation code is added to the originaldesign by the verification software, which is executed in a computer. The simulation consistsof a front-end simulation and a back-end simulation. The front-end simulation can use an |2006
Platform-based behavior-level and system-level synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4063049|61|13|http://scholar.google.com/scholar?cites=9205601153390266043&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9205601153390266043&hl=en&as_sdt=0,5| It is commonly acknowledged that the ultimate solution is to move to the next level of abstractionbeyond RTL, andElectronicsystem-level(ESL) design automation has been widely identifiedas the next productivity boost for the semiconductor industry .|2006
Design for low-power at the electronic system level|http://www2.itu.edu.tr/~orssi/dersler/SLD/ESL_Design_for_Low_Power_ChipVision.pdf|10|2|http://scholar.google.com/scholar?cites=8531873309365167093&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8531873309365167093&hl=en&as_sdt=0,5|Well, it happened again. Just when you were about to beat the high score of your favoritegame your portable game console powers down because of an empty battery! Design forlow-power has become a crucial issue for modern consumer products like portable game |2009
Cited by 9|http://scholar.google.com/scholar?cites=9049582009879640587&as_sdt=2005&sciodt=0,5&hl=en|9|0|http://scholar.google.com/scholar?cites=9049582009879640587&as_sdt=2005&sciodt=0,5&hl=en|None|None|2004
Electronic System Level Design: An Open-Source Approach|http://books.google.com/books?hl=en&lr=&id=vl3thliIK1YC&oi=fnd&pg=PP3&dq=%22Electronic+System+Level%22&ots=c62kinh1_i&sig=wpqBzphAdqAoP4vEQNjxjFr2l4A|8|3|http://scholar.google.com/scholar?cites=10874951656836518014&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10874951656836518014&hl=en&as_sdt=0,5|Electronic System LevelDesign: an Open-Source Approach is based on the successfulexperience acquired with the conception of the ADL ArchC, the development of itsunderlying tool suite, and the building of its platform modeling infrastructure. With more |2011
Introducing core-based system design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=632877|281|21|http://scholar.google.com/scholar?cites=4934647625645321297&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4934647625645321297&hl=en&as_sdt=0,5| Thus, test be- comes an integral part of the design flow (see Figure B). Once test becomes partof the design flow, the total test methodology becomes important. Someday, test requirementswill be entered at theelectronicsystemleveland will pass through the design hierarchy .|1997
Proving transaction and system-level properties of untimed SystemC TLM designs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5558643|35|3|http://scholar.google.com/scholar?cites=15423146414223365297&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15423146414223365297&hl=en&as_sdt=0,5| Abstract—ElectronicSystemLevel(ESL) design manages the enormous complexity of todayssystems by using abstract models. In this context Transaction Level Modeling (TLM) isstate-of-the- art for describing complex communication without all the details .|2010
Taking on the embedded system design challenge|http://scholar.google.com/https://140.98.196.190/csdl/mags/co/2003/04/r4035.pdf|14|6|http://scholar.google.com/scholar?cites=8051685484248621803&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8051685484248621803&hl=en&as_sdt=0,5| codesign research. As Daya Nadamuni and Gary Smith describe in the “ElectronicSystem-LevelDesign: Challenges on the Road Ahead” sidebar, hardware/softwarecodesign is a reality today and a necessity for tomorrow. IN |2003
From UML/SysML to Matlab/Simulink: current state and future perspectives|http://dl.acm.org/citation.cfm?id=1131512|59|17|http://scholar.google.com/scholar?cites=4477799072243096190&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4477799072243096190&hl=en&as_sdt=0,5| 1. Motivation Several recent EDA surveys [1-2] confirm that The MathworksMatlab/Simulink and the Unified Modelling Language (UML) are both gainingincreased attention asElectronicSystemLevel(ESL) languages. While |2006
System level processor/communication co-exploration methodology for multiprocessor system-on-chip platforms|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1404552|84|22|http://scholar.google.com/scholar?cites=17559637304275745239&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17559637304275745239&hl=en&as_sdt=0,5| system level bus-interfaces with different levels of abstraction [7, 8]. Based on the SystemClanguage as the emerging EDA standard for system-level design, SystemC TLM communicationmodels are supported by a new generation ofelectronicsystemlevel(ESL) SoC design |2005
A unified system-level modeling and simulation environment for MPSoC design: MPEG-4 decoder case study|http://dl.acm.org/citation.cfm?id=1131608|21|16|http://scholar.google.com/scholar?cites=3660023256804451132&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3660023256804451132&hl=en&as_sdt=0,5| es Abstract New generationElectronicSystem-Leveldesign tools are the key toovercome the complexity and the increasing design productivity gap in thedevelopment of future Multiprocessor Systems-on-Chip. This paper |2006
Overview of the MPSoC design challenge|http://dl.acm.org/citation.cfm?id=1146980|209|7|http://scholar.google.com/scholar?cites=16049479106215748626&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16049479106215748626&hl=en&as_sdt=0,5| General Terms Measurement, Performance, Design, Experimentation, Languages, Verification.Keywords MPSoC, Multi-Processor System-on-Chip, System-Level Design, SLD,ElectronicSystemLeveldesign, ESL, MP-debug, design space exploration |2006
An Electronic System Level Design and Performance Evaluation for Multimedia Applications|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4595619|5|5|http://scholar.google.com/scholar?cites=4743480333242711658&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4743480333242711658&hl=en&as_sdt=0,5|Abstract—With complexities of Systems-on-Chips (SoCs) rising almost daily, the systemdesigners have been searching for new design methodology that can handle givencomplexities with decreased times-to-market. The obvious solution that comes to mind is |2008
A platform-based taxonomy for ESL design|http://www.researchgate.net/publication/3250755_A_Platform-Based_Taxonomy_for_ESL_Design/file/60b7d517bf5920bc21.pdf|153|15|http://scholar.google.com/scholar?cites=1607614094223526745&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1607614094223526745&hl=en&as_sdt=0,5| For exam-ElectronicSystem-LevelDesign 360 IEEE Design  .. Test of ComputersThe number ofelectronicsystem-level(ESL) designers is reportedly several ordersof magnitude larger than the number of IC designers .|2006
High-level synthesis: Past, present, and future|http://www.ict.kth.se/courses/IL2225/Lec/Papers/HLS%20past%20present%20and%20future%20grant%20martin.pdf|80|15|http://scholar.google.com/scholar?cites=3544495378614770448&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3544495378614770448&hl=en&as_sdt=0,5| Who is using Generation 3? Obtaining detailed information on the usage of EDA andelectronicsystem-level(ESL) tools is not easy: it often takes many years before enough mean- ingful userexperiences are documented in technical papers, and it also has been tool vendors |2009
A system-level analysis of power consumption &amp; optimizations in 3G mobile devices|http://link.springer.com/chapter/10.1007/978-1-4020-6270-4_19|20|6|http://scholar.google.com/scholar?cites=1399427655971611449&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1399427655971611449&hl=en&as_sdt=0,5| Consumer Electronics, IEEE Transactions, Vol. 51, pp. 430–437, Issue 2, May 2005.3. F. Schirrmeister, Design for Low-Power at theElectronicSystemLevel. ChipVisionDesign Systems. Available: http://www.soccentral.com |2007
AutoPilot: A platform-based ESL synthesis system|http://link.springer.com/chapter/10.1007/978-1-4020-8588-8_6|45|4|http://scholar.google.com/scholar?cites=261792415426463677&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=261792415426463677&hl=en&as_sdt=0,5| abstraction beyond RTL. Automated behavior-level and system-level synthesis arenaturally identified as next steps to replace RTL synthesis and will greatly boost theadoption ofelectronicsystem-level(ESL) design. High-level |2008
Closing the SoC design gap|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1231200|104|14|http://scholar.google.com/scholar?cites=11089402970694011987&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11089402970694011987&hl=en&as_sdt=0,5| silicon technology.Electronicsystem-level(ESL) design tools offer a way ofaddressing this “crisis of complexity,” as Gartner Dataquest ..s Gary Smith describedit at this year ..s Design Automation Con- ference. Without extensive |2003
System-level power optimization|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1333255|15|3|http://scholar.google.com/scholar?cites=6066419376064667510&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6066419376064667510&hl=en&as_sdt=0,5| Fig. 12: Memory Access Traces 5. Conclusions In this contribution we have motivateda shift in design effort towards theElectronic-System-Levelin order to avoid design failuresafter months of design time spent at the RT- and Gate-Level .|2004
Platform based design at the electronic system level|http://link.springer.com/content/pdf/10.1007/1-4020-5138-7.pdf|4|6|http://scholar.google.com/scholar?cites=17286769335491375680&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17286769335491375680&hl=en&as_sdt=0,5|All Rights Reserved© 2006 Springer No part of this work may be reproduced, stored in aretrieval system, or transmitted in any form or by any means, electronic, mechanical,photocopying, microfilming, recording or otherwise, without written permission from the |2006
Electronic system including high performance backplane driver/receiver circuits|http://www.google.com/patents/US5576642|12|2|http://scholar.google.com/scholar?cites=15356027822833326996&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15356027822833326996&hl=en&as_sdt=0,5| modules. Description. DETAILED DESCRIPTION OF THE INVENTION The presentinvention provides anelectronicsystemleveldevice including a plurality of units whichare interconnected by a terminated transmission bus line. A |1996
System-level development and verification framework for high-performance system accelerator|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5158169|10|5|http://scholar.google.com/scholar?cites=14020356745384405859&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14020356745384405859&hl=en&as_sdt=0,5| ABSTRACT In this paper, we propose a framework to develop high- performance systemaccelerator at system-level. This framework is designed by integrating a virtual machine, anelectronicsystemlevelplatform, and an enhanced QEMU-SystemC .|2009
Mapping of Electronical System Level (ESL) Models into Implementation|http://www.cecs.uci.edu/~papers/date07_universitybooth/Sessions/Session1/S12.pdf|5|6|http://scholar.google.com/scholar?cites=16290702818233988388&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16290702818233988388&hl=en&as_sdt=0,5| tu-ilmenau.de/sst Abstract A methodology will be presented to design atElectronicSystemLevel(ESL) and map the design into an implementation using a MissionLevel Design tool. 1. Introduction Electronic systems in aircraft |2007
An IEEE 754 floating point engine designed with an electronic system level methodlogy|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4481066|4|4|http://scholar.google.com/scholar?cites=3316246979126325744&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3316246979126325744&hl=en&as_sdt=0,5|Abstract—This paper presents the design and implementation of an IEEE 754-compliant,single-precision, coarse-level pipelined floating point engine designed using a newElectronic System Leveltool. The starting point was the Softfloat ANSI-C implementation |2007
Debugging at the Electronic System Level|http://books.google.com/books?hl=en&lr=&id=EjJlolUSSh0C&oi=fnd&pg=PT9&dq=%22Electronic+System+Level%22&ots=kIixlN4b0c&sig=v96reE3y-rb83joaFcHmmeNajiU|5|3|http://scholar.google.com/scholar?cites=1996911363790187584&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1996911363790187584&hl=en&as_sdt=0,5|Debugging becomes more and more the bottleneck to chip design productivity, especiallywhile developing modern complex integrated circuits and systems at theElectronic SystemLevel(ESL). Today, debugging is still an unsystematic and lengthy process. Here, a |2010
Uml in an electronic system level design methodology|http://www.researchgate.net/publication/229036187_UML_in_an_Electronic_System_Level_Design_Methodology/file/3deec52540cac3dce3.pdf|4|0|http://scholar.google.com/scholar?cites=15982619593214281807&as_sdt=2005&sciodt=0,5&hl=en|None|Page 1. UML in anElectronicSystemLevelDesign Methodology Marcello Lajolo NECLaboratories America, Inc. Princeton, NJ, USA lajolo@nec-labs.com Ananda Shankar Basu,Mauro Prevostini ALaRI, University of Lugano Lugano, Switzerland |2004
High-throughput, high-resolution, projection patterning system for large, flexible, roll-fed, electronic-module substrates|http://www.google.com/patents/US5652645|82|2|http://scholar.google.com/scholar?cites=12563413025650829683&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12563413025650829683&hl=en&as_sdt=0,5| metal layers. The capabilities and cost-effectiveness of the patterning (ie, lithography)technology impact the performance and cost of the module, and ultimately determinethe size and cost at theelectronicsystemlevel. This |1997
&quot; Plug &amp; Test&quot; at System Level via Testable TLM Primitives|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4700610|11|3|http://scholar.google.com/scholar?cites=4031607770634369170&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4031607770634369170&hl=en&as_sdt=0,5| 1. Introduction With the increasing complexity of digital systems, and the reduced time to market,ElectronicSystemLevel(ESL) design has rapidly emerged as the main design methodologyfor implementing large digital systems, with a wider and wider usage of Transaction |2008
System-level design flow based on a functional reference for hw and sw|http://dl.acm.org/citation.cfm?id=1278488|23|3|http://scholar.google.com/scholar?cites=17164159768053253243&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17164159768053253243&hl=en&as_sdt=0,5| programming models. In contrast to methodologies using proprietary languages(eg SpecC [2], Polis [4]), our approach is based on SystemC, the de facto industrystandard forElectronicSystemLevel(ESL) design, Permission |2007
Computer-aided design of free-space opto-electronic systems|http://dl.acm.org/citation.cfm?id=266369|23|14|http://scholar.google.com/scholar?cites=946486486139662553&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=946486486139662553&hl=en&as_sdt=0,5| The problems with these techniques come from the limitations imposed by trying to extendavailable tools beyond their original capabilities. It is dif- ficult to successfully generalize thesetools for a wide range of opto-electronicsystemlevelconcerns .|1997
Efficient and scalable OpenMP-based system-level design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6513652|8|2|http://scholar.google.com/scholar?cites=8833209390486100122&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8833209390486100122&hl=en&as_sdt=0,5| Italy contact email: acilardo@unina.it Abstract—In this work we present anexperimental environ- ment forelectronicsystem-leveldesign based on the OpenMPprogramming paradigm. Fully compliant with the OpenMP standard |2013
Cited by 4|http://scholar.google.com/scholar?cites=13460360303831613048&as_sdt=2005&sciodt=0,5&hl=en|4|0|http://scholar.google.com/scholar?cites=13460360303831613048&as_sdt=2005&sciodt=0,5&hl=en|None|None|2004
The challenges of synthesizing hardware from C-like languages|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1704728|78|26|http://scholar.google.com/scholar?cites=13783279447356808918&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13783279447356808918&hl=en&as_sdt=0,5| ElectronicSystem-LevelDesign 376 IEEE Design  .. Test of Computers Figure 7 shows a statemachine described in a synthesizable RTL dialect of SpecC.ElectronicSystem-LevelDesign378 IEEE Design  .. Test of Computers #include “systemc.h” #include  ..stdio.h  ..|2006
System-on-chip environment: a SpecC-based framework for heterogeneous MPSoC design|http://downloads.hindawi.com/journals/es/2008/647953.pdf|81|13|http://scholar.google.com/scholar?cites=17052373035704220644&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17052373035704220644&hl=en&as_sdt=0,5|Page 1. Hindawi Publishing Corporation EURASIP Journal on Embedded Systems Volume 2008,Article ID 647953, 13 pages doi:10.1155/2008/647953 Research Article System-on-ChipEnvironment: A SpecC-Based Framework for Heterogeneous MPSoC Design |2008
Graduate education to fight system level design productivity gap in soc design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4231442|4|5|http://scholar.google.com/scholar?cites=1137441371766371551&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1137441371766371551&hl=en&as_sdt=0,5| Considerable pressure is put on EDA research to come up with appropriateElectronicSystemLevel(ESL) design methodologies in order to meet stringenttime to market (TTM) constraints in this very cost sensitive industry .|2007
Editorial special issue on distributed power generation|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1331474|45|0|http://scholar.google.com/scholar?cites=4509235916002155687&as_sdt=2005&sciodt=0,5&hl=en|None| 1547 and interconnection issues. The following three papers from Texas A ..M and GE GlobalResearch Center deal with anti-islanding al- gorithm and protection. 2) The next five papersdiscuss powerelectronicsystem-levelissues. The paper by Blaabjerg et al .|2004
Hardware/software co-design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=558708|364|41|http://scholar.google.com/scholar?cites=15591133824475648694&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15591133824475648694&hl=en&as_sdt=0,5| 1), and in particular for those used in dedicated applications (Fig. 2), explains the high demandofelectronicsystem-leveldesign tools, whose volume of sales is expected to grow at a compoundannual rate of 34% in the 1993–1998 time frame, according to Dataquest .|1997
Combating Design Complexity with Electronic System Level (ESL) Methodology|http://www.iqmagazineonline.com/magazine/pdf/v_4_2_pdf/v_4_2_pg-36-40.pdf|3|2|http://scholar.google.com/scholar?cites=1798213422985079851&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1798213422985079851&hl=en&as_sdt=0,5|Synopsis: There are numerous factors affecting the increase in SoC design complexity.Emerging standards, converging feature sets and rapidly rising gate counts are some of themost commonly cited. Further intensifying the design challenges are shorter and shorter |2005
UML for electronic systems design: a comprehensive overview|http://link.springer.com/article/10.1007/s10617-008-9028-9|48|6|http://scholar.google.com/scholar?cites=13170685505490329654&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13170685505490329654&hl=en&as_sdt=0,5| Though IP-XACT [63] provides a first step for the ex- change of Register Transfer Level (RTL)components with extensions forElectronicSystemLevel(ESL) modeling, a huge gap remainstowards the exchange of general and hardware- related software components, and its |2008
The future of high-level modelling and system level design: Some possible methodology scenarios|http://www.eda-stds.org/edps/edp02/PAPERS/edp02-s1_1.pdf|8|5|http://scholar.google.com/scholar?cites=7547660416075302977&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7547660416075302977&hl=en&as_sdt=0,5| The current state is discouraging. As indicated in [2], “electronicsystemlevelisbecoming an issue. As more design work moves up to this level, design engineersare finding the available tools inadequate.” Page 2. Session 1.1 2 |2002
Multi-core parallel simulation of system-level description languages|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5722205|16|9|http://scholar.google.com/scholar?cites=6704856101807059993&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6704856101807059993&hl=en&as_sdt=0,5| At the so-calledElectronicSystemLevel(ESL), system design and validation aimat a systematic top-down design methodology which successively transforms a givenhigh- level specification model into a detailed implementation .|2011
An introduction to high-level synthesis|http://cas.et.tudelft.nl/education/courses/et4054/2009_PAPER_An_Introduction_to_High-Level_Synthesis.pdf|89|21|http://scholar.google.com/scholar?cites=12100602107168556793&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12100602107168556793&hl=en&as_sdt=0,5| estimation, exploration, partitioning, interfacing, com- munication, synthesis, andcosimulationÀÀgained mo- mentum.5 The concept of IP core and platform-based design startedto emerge.6-8 In the 2000s, there has been a shift to anelectronicsystem-level(ESL) para- digm |2009
Introduction|http://link.springer.com/content/pdf/10.1007/1-4020-4826-2_1.pdf|24|5|http://scholar.google.com/scholar?cites=14017687979210673186&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14017687979210673186&hl=en&as_sdt=0,5| Abstraction Level. Transaction-Level Modeling (TLM) as advocated by the SystemC language[18] is generally considered as the emerging system level design paradigm and is alreadyincorporated into state-of-the-artElectronicSystemLevel(ESL) tools [19, 20] .|2006
Cited by 6|http://scholar.google.com/scholar?cites=10594280146326061661&as_sdt=2005&sciodt=0,5&hl=en|6|0|http://scholar.google.com/scholar?cites=10594280146326061661&as_sdt=2005&sciodt=0,5&hl=en|None|None|2005
A component-based design environment for esl design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1704725|27|11|http://scholar.google.com/scholar?cites=10350192543107929812&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10350192543107929812&hl=en&as_sdt=0,5|Page 1.ElectronicSystem-LevelDesign 338 0740-7475/06 given application. Inthis article, we present Gezel, a component-based,electronicsystem-level(ESL)design environment for heterogeneous designs. Gezel consists |2006
The ODYSSEY tool-set for system-level synthesis of object-oriented models|http://link.springer.com/chapter/10.1007/11512622_42|14|12|http://scholar.google.com/scholar?cites=13897970041515424849&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13897970041515424849&hl=en&as_sdt=0,5| This is confirmed by emergence ofElectronicSystem-Level(ESL) design as next level ofabstraction in the move toward higher levels [1] and the studies that show current system-baseddesign flows still incorporate several manual and time-consuming steps [2]. Addressing |2005
Rosetta: Standardization at the system level|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4755169|5|5|http://scholar.google.com/scholar?cites=3028594401264024020&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3028594401264024020&hl=en&as_sdt=0,5| Rosetta: Standardization at the System Level System-level design has become the rage in theelectronics world, with systems-on-chip (SoCs) becoming routine, theelectronicsystemlevelappearing in design flows, and various system-level design notations becoming common .|2009
An accurate system architecture refinement methodology with mixed abstraction-level virtual platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5457141|10|3|http://scholar.google.com/scholar?cites=15155812863076253475&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15155812863076253475&hl=en&as_sdt=0,5| Electronicsystem-level(ESL) design methodology is of great help for attacking thechallenges in recent years .Keywords-electronicsystem-level(ESL); transaction-levelmodeling (TLM); system validation; architecture refinement |2010
Multiprocessor system-on-chip (MPSoC) technology|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4627532|184|11|http://scholar.google.com/scholar?cites=17450683101735861551&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17450683101735861551&hl=en&as_sdt=0,5|Page 1. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATEDCIRCUITS AND SYSTEMS, VOL. 27, NO. 10, OCTOBER 2008 1701 MultiprocessorSystem-on-Chip (MPSoC) Technology Wayne Wolf, Fellow |2008
An industry perspective on current and future state of the art in system-on-chip (soc) technology|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1652901|51|4|http://scholar.google.com/scholar?cites=5368203036418498963&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5368203036418498963&hl=en&as_sdt=0,5| C. Embedded System Level Design The next big step in hardware reuse will comewith the shift toelectronicsystemlevel(ESL) design, which means that IP librarieswill need to include SystemC descriptions of library components .|2006
A high-level requirements engineering methodology for electronic system-level design|http://www.sciencedirect.com/science/article/pii/S0045790607000195|3|4|http://scholar.google.com/scholar?cites=17334814021863619905&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17334814021863619905&hl=en&as_sdt=0,5|Current electronic systems .. complexity severely limits their validation. Even if developmentframeworks keep improving and are heavily supported by the industry, methods forhardware/software electronic systems co-design are reaching a major crisis. Although the |2007
Cited by 3|http://scholar.google.com/scholar?cites=12795115834741106495&as_sdt=2005&sciodt=0,5&hl=en|3|0|http://scholar.google.com/scholar?cites=12795115834741106495&as_sdt=2005&sciodt=0,5&hl=en|None|None|2007
Cited by 3|http://scholar.google.com/scholar?cites=6934968710799795412&as_sdt=2005&sciodt=0,5&hl=en|3|0|http://scholar.google.com/scholar?cites=6934968710799795412&as_sdt=2005&sciodt=0,5&hl=en|None|None|2010
Industrially proving the SPIRIT consortium specifications for design chain integration|http://dl.acm.org/citation.cfm?id=1131385|23|15|http://scholar.google.com/scholar?cites=17389956704999007171&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17389956704999007171&hl=en&as_sdt=0,5| These include an IP generator for hierarchical VLIW processor design, a full hardware / softwareSoC integration design flow managed through generators, and methodology support for a flowfromelectronicsystemlevel(ESL) design through to the 65 nm CMOS process, |2006
Full system simulation and verification framework|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5283808|11|10|http://scholar.google.com/scholar?cites=5529985133529501293&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5529985133529501293&hl=en&as_sdt=0,5| and the corresponding software at system-level. This framework is designed byintegrating a virtual machine, anelectronicsystemlevelplatform, and an enhancedQEMU-SystemC. The enhancement includes a local master |2009
Lessons learned from implementing configuration management within electrical/electronic development of an automotive OEM|http://knippel.de/papers/P2.1.3%20INCOSE%202004%20(Final%20Paper)%20v04.pdf|17|2|http://scholar.google.com/scholar?cites=6678876633503442898&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6678876633503442898&hl=en&as_sdt=0,5| Besides configuration management for electric/electronic systems has to not onlyto work together with processes on an electric/electronicsystemlevela number ofestablished processes on a enterprise level. Figure 6 illustrates |2004
Design and run-time reliability at the electronic system level|http://www.ti.uni-tuebingen.de/uploads/tx_timitarbeiter/TSLDM-10-preprint.pdf|3|9|http://scholar.google.com/scholar?cites=8330422243885706982&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8330422243885706982&hl=en&as_sdt=0,5|The ongoing scaling of CMOS technology facilitates the design of systems with continuouslyincreasing functionality but also raises the susceptibility of these systems to reliability issues.These can for example be caused by high power densities and temperatures. At the |2010
FPGA based high date rate radio interfaces for aerospace wireless sensor systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4976339|24|8|http://scholar.google.com/scholar?cites=4008474150734801479&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4008474150734801479&hl=en&as_sdt=0,5| The chosen radio interface will be tested by means ofElectronicSystemLevel(ESL) synthesisand Field Programmable Gate Array (FPGA) prototyping .For all these reasons, the onlydevelopment technique feasible is anElectronicSystemlevel(ESL) synthesis .|2009
Efficient approximately-timed performance modeling for architectural exploration of MPSoCs|http://link.springer.com/chapter/10.1007/978-90-481-9304-2_4|22|12|http://scholar.google.com/scholar?cites=15093916493261402648&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15093916493261402648&hl=en&as_sdt=0,5| Abstract. In this chapter, we propose an efficient modeling approach that permits simulation-basedperformance evaluation of MPSoCs atElectronicSystemLevel(ESL) .Keywords. Performancemodeling SimulationElectronicsystemlevelSystemC. 1 Introduction .|2010
Microprocessor design issues: thoughts on the road ahead|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1463181|96|11|http://scholar.google.com/scholar?cites=12348613078097338050&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12348613078097338050&hl=en&as_sdt=0,5|Page 1. 16 With the scaling of technology promising increases in chip frequencyand especially transistor density, system designers must make trade-offs for a rapidlymoving tar- get. They must constantly deal with area, time |2005
System performance analyses on PAC Duo ESL virtual platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5337512|10|5|http://scholar.google.com/scholar?cites=5967031669267848230&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5967031669267848230&hl=en&as_sdt=0,5| The virtual platform can assist software and hardware engineers to scrutinize applicationefficiency and architecture evaluation respectively. Keywords-electronicsystem-level(ESL); virtual platform; performance analysis I. INTRODUCTION |2009
A framework for heterogeneous specification and design of electronic embedded systems in SystemC|http://dl.acm.org/citation.cfm?id=1255459|44|0|http://scholar.google.com/scholar?cites=2585323680811052114&as_sdt=2005&sciodt=0,5&hl=en|None| Herrera and Villar [2006b] gave the first approach for providing a unified view of themethodology. The specification methodology has proven to be valid to supportelectronicsystem-level(ESL) design of embedded systems. So, in Posadas et al .|2007
System-on-a-chip verification: methodology and techniques|http://books.google.com/books?hl=en&lr=&id=MpzE-kclSMUC&oi=fnd&pg=PR15&dq=%22Electronic+System+Level%22&ots=6AuuwVm-1g&sig=wH6BnSKa9u6GHZcDcSVOv-GwFs4|254|5|http://scholar.google.com/scholar?cites=14185896697153878538&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14185896697153878538&hl=en&as_sdt=0,5|Page 1. System-on-a-chip Verification Page 2. Page 3. SYSTEM-ON-A-CHIPVERIFICATION Methodology and Techniques Thl On H9Y5-K3W-422E Page 4. Page5. SYSTEM-ON-A-CHIP VERIFICATION Methodology and Techniques |2001
A New Master&#39;s Program in Integrated Electronic System Design|http://eda-publishing.imag.fr/ewme2008/htmls/pdfs/A504.pdf|4|8|http://scholar.google.com/scholar?cites=8011705011530664389&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8011705011530664389&hl=en&as_sdt=0,5| oriented digital VLSI design course. 2) A new broad course fo- cusing on designmethodologies fromElectronicSystemLevel(ESL) to VLSI, with hands-on emphasison ASIC backend metho- dologies. 3) A large project during |2008
SystemC: the SoC system-level modeling language|http://pdf.cloud.opensystemsmedia.com/embedded-computing.com/OSP2.May07.pdf|4|2|http://scholar.google.com/scholar?cites=18292961491483626504&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18292961491483626504&hl=en&as_sdt=0,5| does each of these play in SoC design? SystemC was developed in response todemands for a standardElectronicSystem-Level(ESL) language that SoC designersusing C/C++ could utilize. It is a single, unified design and |2007
Dynamic CMOS level-shifting circuit apparatus|http://www.google.com/patents/US20040232944|18|2|http://scholar.google.com/scholar?cites=5890386665682913566&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5890386665682913566&hl=en&as_sdt=0,5| electronic systems. In a digitalelectronicsystem,level-shifting becomes necessarywhenever two or more families of logic circuitry with different operating signal voltageratings are required to interface with one another. For |2001
System and method for automated design verification|http://www.google.com/patents/US6687662|23|2|http://scholar.google.com/scholar?cites=11188078630908244197&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11188078630908244197&hl=en&as_sdt=0,5| production method for a semiconductor circuit composed of partial circuits.WO2007084288A2 *, Jan 9, 2007, Jul 26, 2007, Robert William Barker, Algorithmicelectronicsystemleveldesign platform. * Cited by examiner. Classifications .|2004
xpilot: A platform-based behavioral synthesis system|http://icims.csl.illinois.edu/~dchen/xpilot-TechCon2005.pdf|27|4|http://scholar.google.com/scholar?cites=8936027003361546316&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8936027003361546316&hl=en&as_sdt=0,5| next level of abstraction beyond RTL.Electronicsystem-level(ESL) design automationhas been identified by Dataquest [1] as the next productivity boost for the semi-conductor industry. However, despite some recent success |2005
Power estimation methodology for a high-level synthesis framework|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4810352|17|3|http://scholar.google.com/scholar?cites=8373555818228827888&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8373555818228827888&hl=en&as_sdt=0,5| I. IntroductionElectronicSystemLevel(ESL) is emerging as a necessary and viable part of theSoC and processor design flow to cope with the increasing design complexities, demand forextremely low power electronics and stringent time-to-market require- ments .|2009
Electronic system including high performance backplane driver/receiver circuits|http://www.google.com/patents/US5754060|5|2|http://scholar.google.com/scholar?cites=4084016149491468623&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4084016149491468623&hl=en&as_sdt=0,5| 8 is a schematic drawing of a receiver of the present driver/receiver. DETAILED DESCRIPTIONOF THE INVENTION The present invention provides anelectronicsystemleveldevice includinga plurality of units which are interconnected by a terminated transmission bus line .|1998
Large-area high-resolution lithography and photoablation systems for microelectronics and optoelectronics fabrication|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1043926|43|5|http://scholar.google.com/scholar?cites=11657854444338765656&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11657854444338765656&hl=en&as_sdt=0,5| of the entire manufacturing process. These performance and economic considerationsat the module level ultimately influence the size and cost at theelectronicsystemlevel.A. What is High Resolution? In the context of describing |2002
System-level development of embedded software|http://dl.acm.org/citation.cfm?id=1899927|7|12|http://scholar.google.com/scholar?cites=6568097662457787833&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6568097662457787833&hl=en&as_sdt=0,5| [14] for generation of an application-specific operating system. III. DESIGN ENVIRONMENTElectronicSystemLevel(ESL) design addresses the com- plexity challenges of designing amodern embedded system by raising the abstraction level for design and development .|2010
Configurable multi-processor platforms for next generation embedded systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4196122|12|5|http://scholar.google.com/scholar?cites=8415417187313909658&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8415417187313909658&hl=en&as_sdt=0,5| However, multiprocessor SoC is beginning to require much more complexElectronicSystem-Level(ESL) tools and models [4]. Two of the most important decisions in moving to anMPSoC design approach are to decide on the basic concurrency architecture on the multi |2007
Automatic synthesis of 2D-n-scrolls chaotic systems by behavioral modeling|http://www.scielo.org.mx/scielo.php?pid=S1665-64232009000100001&script=sci_arttext&tlng=pt|20|8|http://scholar.google.com/scholar?cites=1101996980498525444&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1101996980498525444&hl=en&as_sdt=0,5| The new methodology of circuit synthesis is performed by three hierarchical levels.First, the 2D chaotic oscillator is numerically simulated at theelectronicsystemlevelby applying state variables and piecewise-linear approximation .|2009
F Herrera|http://scholar.google.com/citations?user=c7Qt4xcAAAAJ&hl=en&oi=sra|6|0|http://scholar.google.com/scholar?cites=964744995352710899&as_sdt=2005&sciodt=0,5&hl=en|None|None|2006
Assertion-based modal power estimation|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4620145|9|4|http://scholar.google.com/scholar?cites=12998171032361850425&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12998171032361850425&hl=en&as_sdt=0,5| dingankar@intel.com ABSTRACT Embedded Systems are becoming complex dayby day and their increasing demand with shorter time-to-market is forcing designersto migrate toElectronicSystem-Level(ESL). One of the |2007
Guest editors&#39; introduction: The true state of the art of ESL design|http://63.84.220.100/csdl/mags/dt/2006/05/d5335.pdf|8|5|http://scholar.google.com/scholar?cites=4996009323018649119&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4996009323018649119&hl=en&as_sdt=0,5|Page 1. 0740-7475/06/$20.00 © 2006 IEEE Copublished by the IEEE CS and the IEEE CASSSeptember–October 2006 335 ESL, ORELECTRONICSYSTEMLEVEL, is a new buzzword inthe EDA industry .ElectronicSystem-LevelDesign 336 IEEE Design  .. Test of Computers |2006
Model-based SoC design using ESL environment|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5682968|6|3|http://scholar.google.com/scholar?cites=3381932298659358986&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3381932298659358986&hl=en&as_sdt=0,5| Electronicsystem-level(ESL) design is becoming a promised key solution in SoC design, softwareand hardware must be developed together, however, both software and hardware designers havedifferent views of the system and they use different design/modeling |2010
Automatic generation of hardware dependent software for MPSoCs from abstract system specifications|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4483954|24|13|http://scholar.google.com/scholar?cites=13942129052046361897&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13942129052046361897&hl=en&as_sdt=0,5| However, such TLMs typically are written manually [15]. Moreover, mostly a TLM isnot reused to generate the final implementation [13]. This gap hinders industry fromtak- ing full advantage ofElectronicSystemLevel(ESL) design .|2008
Performance Exploration with MLDesigner using Standardized Communication Interfaces|http://www.tu-ilmenau.de/fileadmin/public/sse/Veroeffentlichungen/2007/Date2007%20U-Booth.pdf|4|5|http://scholar.google.com/scholar?cites=5523738636255096464&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5523738636255096464&hl=en&as_sdt=0,5| The aim of performance exploration onelectronicsystemlevelis evaluating different realizationvariants, involving compu- tation and communication resources .1. Introduction There are differentapproaches regarding performance exploration onelectronicsystemlevel .|2007
Creation and utilization of a virtual platform for embedded software optimization:: an industrial case study|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4278521|20|11|http://scholar.google.com/scholar?cites=1776618274388244660&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1776618274388244660&hl=en&as_sdt=0,5| Electronics CO., LTD csp7.hong@samsung.com Abstract Virtual platform (ViP), orESL (ElectronicSystemLevel) simulation model, is one of the most widely renownedsystem level design techniques. In this paper, we present a |2006
Virtual prototyping of embedded platforms for wireless and multimedia|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1656930|6|15|http://scholar.google.com/scholar?cites=8780569765515563441&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8780569765515563441&hl=en&as_sdt=0,5| Tim.Kogel@CoWare.com Matthew Braun Motorola, Inc. mbraun@urbana.css.mot.com AbstractMost of the challenges related to the development of multi-processor platforms for complexwireless and mul- timedia applications fall into theElectronicSystemLevel(ESL) domain .|2006
Electronic system level (ESL) design methodology for IP-based system-on-chip (SoC)|http://eprints.utm.my/13949/|2|0|http://scholar.google.com/scholar?cites=2510718354293924198&as_sdt=2005&sciodt=0,5&hl=en|None|Khalil-Hani, Mohamed and Ahmad, llliasaak and Hau, Yuan (2007)Electronic system level(ESL) design methodology for IP-based system-on-chip (SoC). In: International Conference onRobotic, Vision, Information and Signal Processing (ROVISP 2007), 2007, Park Royal, |2007
System-Level Design Using OCP Based Transaction-Level Models|http://www.ocpip.org/uploads/documents/OCPTLM_JoeChou.pdf|7|0|http://scholar.google.com/scholar?cites=17426701158984764675&as_sdt=2005&sciodt=0,5&hl=en|None| schedule and to minimized risk. Page 7. Denali MemCon Taiwan 2005 March 15, 2005Denali Software, Inc. 7 © Copyright 2005 OCP-IP 7ElectronicSystem-LevelDesignfor SoC Domain ¾ Complex, heterogeneous multiprocessor |2005
On-chip communication architectures: system on chip interconnect|http://books.google.com/books?hl=en&lr=&id=uR3Vw9mYtpIC&oi=fnd&pg=PP2&dq=%22Electronic+System+Level%22&ots=ZCqmdO-OEJ&sig=MyceaFrfoJJpiiOHBivMNIaqbaY|171|3|http://scholar.google.com/scholar?cites=5050031618354987599&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5050031618354987599&hl=en&as_sdt=0,5| The move toward higher levels of abstraction have led to the notion ofelectronicsystemlevel(ESL) design, where system architects and application designers are able to capture sys- temfunctionality and map desired system functionality onto a range of software and hardware |2010
Electronic design automation: synthesis, verification, and test|http://books.google.com/books?hl=en&lr=&id=3XBe7dLb5NEC&oi=fnd&pg=PP1&dq=%22Electronic+System+Level%22&ots=HG6oFOrGyP&sig=Y52d7FF_v1o1U7q0w-Hky8vzLWE|51|2|http://scholar.google.com/scholar?cites=14688499735880828054&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14688499735880828054&hl=en&as_sdt=0,5| 232 References . . . . . 232 CHAPTER 5Electronicsystem-leveldesign and high-levelsynthesis. . . . . 235 Jianwen Zhu and Nikil Dutt 5.1 Introduction . . . .  .|2009
Design automation in MEDEA: present and future|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=798111|15|6|http://scholar.google.com/scholar?cites=12897012290585196315&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12897012290585196315&hl=en&as_sdt=0,5| a tu rity (% ) 100 50 0 1970 1980 1990 2000 2010 2020 Year Classical IC product designSoftware-drivenelectronicsystem-levelproduct design Semiconductor manufacturing (mostlyCMOS) Figure 7. Electronics industry maturity evolution. Page 6. formal verification of circuits .|1999
IPSIM: SystemC 3.0 enhancements for communication refinement [SoC design]|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1186680|36|15|http://scholar.google.com/scholar?cites=6572945345676776223&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6572945345676776223&hl=en&as_sdt=0,5| consuming HDL simulation.ElectronicSystemLevelmethodology (ESL) focuseson the functionality and relationships of the primary system components, separatingsystem design from implementation. Low level implementation |2003
UMTS MPSoC design evaluation using a system level design framework|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5090712|5|12|http://scholar.google.com/scholar?cites=7469345255322515678&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7469345255322515678&hl=en&as_sdt=0,5| 1 University of California, Berkeley 2 University of Trento 3 Intel CorporationABSTRACT Rapid design space exploration with accurate models is necessaryto improve designer productivity at theelectronicsystemlevel. We |2009
Overview of ITRI PAC project-from VLIW DSP processor to multicore computing platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4542444|40|4|http://scholar.google.com/scholar?cites=11274032050353602735&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11274032050353602735&hl=en&as_sdt=0,5| first-phase project, PAC II will focus on the platform technology such as low- power andhigh-bandwidth on-chip network, optimized embedded memory organization with enhancedDMA controllers, platform- optimized runtime software, andelectronicsystem-level(ESL) design |2008
Synthesis of n-scroll attractors using saturated functions from high-level simulation|http://iopscience.iop.org/1742-6596/96/1/012050|9|3|http://scholar.google.com/scholar?cites=15803386618428914567&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15803386618428914567&hl=en&as_sdt=0,5| First, the oscillator is simulated at theelectronicsystemlevelby applying state variablesand piecewise-linear approximation .Recently, much of the EDA community has hypedElectronicSystemLevel(ESL) languages as the new frontier .|2008
A new design cost model for the 2001 ITRS|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=996728|9|15|http://scholar.google.com/scholar?cites=6115659047211333532&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6115659047211333532&hl=en&as_sdt=0,5| There is Very Large Block Reuse that will come about somewhere before 2010, but first weneed to get the ESL (ElectronicSystemLevel) Methodology and tools in place. The industryis presently putting in place the new IC Implementation Tool Set .|2002
SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models|http://dl.acm.org/citation.cfm?id=1391616|54|9|http://scholar.google.com/scholar?cites=4430107616470541185&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4430107616470541185&hl=en&as_sdt=0,5| Space Exploration, Rapid Prototyping 1. INTRODUCTION Design decisions takenat theElectronicSystemLevel(ESL) have by far the most significant impact on thedesign quality of the final product. As most design decisions |2008
Hardware/software co-design: Application domains and design technologies|http://link.springer.com/chapter/10.1007/978-94-009-0187-2_1|32|0|http://scholar.google.com/scholar?cites=13838388360567494096&as_sdt=2005&sciodt=0,5&hl=en|None| The forecast of the worldwide revenues of integrated circuits sales (Figure 1), and in particularfor those used in dedicated applications (Figure 2), explains the high demand ofelectronicsystem-leveldesign tools, whose volume of sales is expected to grow at a compound |1996
Design space exploration and performance evaluation at electronic system level for NoC-based MPSoC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5654090|2|2|http://scholar.google.com/scholar?cites=12977734251366282476&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12977734251366282476&hl=en&as_sdt=0,5|Abstract—System-on-Chip (SoC) has become a common design technique in the integratedcircuits industry as it offers many advantages in terms of cost and performance efficiency.SoCs are increasingly complex and heterogeneous systems that are highly integrated |2010
Numerical Simulation of Chua&#39;s Circuit Oriented to Circuit Synthesis|http://www.degruyter.com/dg/viewarticle.fullcontentlink:pdfeventlink/$002fj$002fijnsns.2007.8.2$002fijnsns.2007.8.2.249$002fijnsns.2007.8.2.249.pdf?t:ac=j$002fijnsns.2007.8.2$002fijnsns.2007.8.2.249$002fijnsns.2007.8.2.249.xml|22|3|http://scholar.google.com/scholar?cites=3803107073532473791&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3803107073532473791&hl=en&as_sdt=0,5| ending with the use of SPICE and standard CMOS integrated- circuit (IC) technology of 0.35μηι[3], It is worthy to mention that SPICE provides a limited set of built-in models[l]. Also, SPICEprovides relatively limited ability to add new models at theelectronicsystemlevel(ESL) [4 |2007
SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications|http://dl.acm.org/citation.cfm?id=1455230|104|5|http://scholar.google.com/scholar?cites=14563167441062942360&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14563167441062942360&hl=en&as_sdt=0,5| With increasing design complexity, the gap from ESL (ElectronicSystemLevel) design to RTLsynthesis becomes more and more crucial to many industrial projects .ESL (ElectronicSystemLevel) design is expected to reduce design times by a factor of 10-100 .|2009
Combined system synthesis and communication architecture exploration for MPSoCs|http://dl.acm.org/citation.cfm?id=1874737|27|18|http://scholar.google.com/scholar?cites=3245285734959690168&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3245285734959690168&hl=en&as_sdt=0,5| To sub- stantiate these decisions, design space exploration is used to identify promisingimplementation options. Many different approaches to ESL (ElectronicSystem-Level)design space exploration have been published in re- cent years .|2009
Implementation of a transaction level assertion framework in SystemC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4211916|36|13|http://scholar.google.com/scholar?cites=16038029669203999559&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16038029669203999559&hl=en&as_sdt=0,5| In this paper we present a prototype implementation of a TL assertion frame- work using SystemCwhich is currently the de facto standard for system modeling. 1 Introduction The main modelingparadigm inelectronicsystemlevel(ESL) is transaction level modeling .|2007
Power electronics in Smartgrids-Impact on power system reliability|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4591872|11|3|http://scholar.google.com/scholar?cites=12980749303273515087&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12980749303273515087&hl=en&as_sdt=0,5| Fault rate of a converter On the powerelectronicsystemlevelthe reliability consists of the reliabilityof different parts of the system whose reliability is then again a function of reliability of itscomponents and smaller installed independent systems eg digital signal processor (DSP |2008
An assertion-based verification methodology for system-level design|http://www.sciencedirect.com/science/article/pii/S0045790607000201|10|3|http://scholar.google.com/scholar?cites=13721413165265533426&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13721413165265533426&hl=en&as_sdt=0,5|In this paper, we integrate an assertion-based verification methodology with our object-orientedsystem-level synthesis methodology to address the problem of HW.|2007
Specification language for transaction level assertions|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4110066|16|2|http://scholar.google.com/scholar?cites=8258317811734164562&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8258317811734164562&hl=en&as_sdt=0,5| ecs.soton.ac.uk Abstract- Transaction level (TL) modeling is the basis of the so calledElectronicSystemLevelthat allows development of systems on chip at a quickerpace than with classical RTL approaches. Starting from the |2006
Cited by 2|http://scholar.google.com/scholar?cites=14518635873431445290&as_sdt=2005&sciodt=0,5&hl=en|2|0|http://scholar.google.com/scholar?cites=14518635873431445290&as_sdt=2005&sciodt=0,5&hl=en|None|None|2009
SystemC for the design and modeling of programmable systems|http://link.springer.com/chapter/10.1007/978-3-540-30117-2_82|12|4|http://scholar.google.com/scholar?cites=11376822523493796952&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11376822523493796952&hl=en&as_sdt=0,5| Germany. 3 Cadence Design Systems, Manchester, England. Abstract. The FieldProgrammable Logic (FPL) community is set to assume an important role withintheelectronicsystemlevel(ESL) com- munity. Programmable |2004
Specify-explore-refine (SER): from specification to implementation|http://dl.acm.org/citation.cfm?id=1391617|14|4|http://scholar.google.com/scholar?cites=8694028687103430286&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8694028687103430286&hl=en&as_sdt=0,5| Driven by increasing complexity and reliability demands, the Japanese Aerospace ExplorationAgency (JAXA) in 2004 commis- sioned development of ELEGANT, a complete SpecC-baseden- vironment forelectronicsystem-level(ESL) design of space and satellite electronics .|2008
System synthesis from AADL using polychrony|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5952285|8|7|http://scholar.google.com/scholar?cites=8989930984539399898&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8989930984539399898&hl=en&as_sdt=0,5|Abstract—The increasing system complexity and time to market constraints are greatchallenges in current electronic system design. Raising the level of abstraction in the designand performing fast yet efficient high-level analysis, validation and synthesis has been |2011
Cited by 2|http://scholar.google.com/scholar?cites=8161927168923684213&as_sdt=2005&sciodt=0,5&hl=en|2|0|http://scholar.google.com/scholar?cites=8161927168923684213&as_sdt=2005&sciodt=0,5&hl=en|None|None|2007
Cited by 2|http://scholar.google.com/scholar?cites=13502088026168882404&as_sdt=2005&sciodt=0,5&hl=en|2|0|http://scholar.google.com/scholar?cites=13502088026168882404&as_sdt=2005&sciodt=0,5&hl=en|None|None|None
Lessons and experiences with high-level synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5209961|13|5|http://scholar.google.com/scholar?cites=16366923643799347258&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16366923643799347258&hl=en&as_sdt=0,5| Raj S. Mitra Texas InstrumentsELECTRONICSYSTEM-LEVEL(ESL) design has attractedconsiderable attention in the past few years, and high-level synthesis (synthesizing the RTL froma high-level behavioral description) is a significant compo- nent of ESL design .|2009
Guest Editors&#39; Introduction: Raising the Abstraction Level of Hardware Design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5209956|5|5|http://scholar.google.com/scholar?cites=17531580400602794422&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17531580400602794422&hl=en&as_sdt=0,5| Raising the level of abstraction of hard- ware design is also required to enable aneffective exploration of software and hardware architectures, making high-level synthesis(HLS) a cornerstone ofelectronicsystem-level(ESL) design .|2009
SystemC platform modeling for behavioral simulation and performance estimation of embedded systems|http://www.igi-global.com/chapter/systemc-platform-modeling-behavioral-simulation/36344|13|2|http://scholar.google.com/scholar?cites=6245596597998819093&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6245596597998819093&hl=en&as_sdt=0,5| Estimation errors of about 30-40% can be accepted for initial system assessments (ITRS,2007). System modeling, simulation, performance analysis and design-space explorationare fundamentalElectronic,System-Level(ESL) design activities .|2010
System level design experiences and the need for standardization|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4116443|3|0|http://scholar.google.com/scholar?cites=14939030684663715902&as_sdt=2005&sciodt=0,5&hl=en|None| consuming. It would be much easier if these problems could be spotted in ahigh-level description earlier in the design process. The current catch phrase forthese methods isElectronicSystemLevel(ESL) design. There are |2006
Ingredients for Successful System Level Design Methodology|http://link.springer.com/content/pdf/10.1007/978-1-4020-8472-0.pdf|7|5|http://scholar.google.com/scholar?cites=10554991713168312926&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10554991713168312926&hl=en&as_sdt=0,5| Hiren D. Patel and Sandeep K. Shukla February 3, 2008 Page 5. Preface ESL or“ElectronicSystemLevel” is a buzz word these days, in the electronic designautomation (EDA) industry, in design houses, and in the academia .|2008
Frequency scaling simulation of Chua&#39;s circuit by automatic determination and control of step-size|http://www.sciencedirect.com/science/article/pii/S0096300307004997|11|3|http://scholar.google.com/scholar?cites=16052088315951019563&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16052088315951019563&hl=en&as_sdt=0,5| used to efficiently describe a broad range of models. In this manner, as alreadydemonstrated in [2], an ABM is well suited to simulate Chua ..s circuit at theelectronicsystemlevel(ESL). On the other hand, in [3] was shown that |2007
Special issue on high-level synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4648414|6|3|http://scholar.google.com/scholar?cites=15578103743616184341&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15578103743616184341&hl=en&as_sdt=0,5| This methodology is no longer suitable. Complex SoCs need newelectronicsystem-level(ESL)tools to raise the specification abstraction level up to the algorithmic or behav- ioral one.Languages such as C, C++, and SystemC offer high abstraction levels .|2008
ESL power and performance estimation for heterogeneous mpsocs using SystemC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6069489|13|6|http://scholar.google.com/scholar?cites=9577820865100116621&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9577820865100116621&hl=en&as_sdt=0,5| ABSTRACT In this paper, we propose a top-down power and performance estimationmethodology for heterogeneous multiprocessor systems-on-chip. The proposedapproach is applicable at theElectronicSystemLevel(ESL) .|2011
Multicore simulation of transaction-level models using the soc environment|http://www.cecs.uci.edu/~doemer/publications/J10.pdf|13|9|http://scholar.google.com/scholar?cites=15983652462061529765&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15983652462061529765&hl=en&as_sdt=0,5| simulation. At theelectronicsystemlevel(ESL), system design and verification aimat a systematic top-down design methodology that successively transforms a givenhigh-level specification model into a detailed imple- mentation .|2011
Industrial IP integration flows based on IP-XACT standards|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4484656|34|14|http://scholar.google.com/scholar?cites=8725634477167573573&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8725634477167573573&hl=en&as_sdt=0,5| 3. IP Integration flow of NXP We present the IP-XACT-based IP integration flow forElectronicSystemLevel(ESL) design and mixed RTL and ESL design in use in NXP. For the RTL IC designflow we refer to [4]. In [5] we describe SoC sub-system exchange .|2008
SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration|http://inderscience.metapress.com/index/300l363g57825275.pdf|6|6|http://scholar.google.com/scholar?cites=15466298625966091840&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15466298625966091840&hl=en&as_sdt=0,5| compounded with time-consuming verification process. Hence, today digital systemdesign begins with modelling at a higher level of design abstraction, that is, theelectronicsystemlevel(ESL). This paper presents a hardware |2009
System level design: six success stories in search of an industry|http://dl.acm.org/citation.cfm?id=996667|3|7|http://scholar.google.com/scholar?cites=15377720108215761464&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15377720108215761464&hl=en&as_sdt=0,5| The movement up to the “ESL” (electronicsystemlevel) of design abstraction hasbeen rated as a critical factor in allowing designer productivity to keep pace withthe increase in complexity afforded by advanced IC processes .|2004
Fast prototyping H. 264 Deblocking filter using ESL tools|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5767375|10|2|http://scholar.google.com/scholar?cites=180647175590436285&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=180647175590436285&hl=en&as_sdt=0,5| rnu.tn, Sebastien.BILAVARN@unice.fr; Abstract—This paper presents a designmethodology for hardware/software (HW/SW) architecture design using ESL tools(ElectronicSystemLevel). From C++ descriptions, our design |2011
Using UML as front-end for heterogeneous software code generation strategies|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4484731|25|13|http://scholar.google.com/scholar?cites=10019822972007317068&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10019822972007317068&hl=en&as_sdt=0,5| Recent efforts have shown that both UML and Simulink are considered attractive forelectronicsystem-leveldesign [5, 6, 7], a fact that motivates researchers to aim at findinga way to simultaneously exploit the benefits of both languages .|2008
ESL design and multi-core validation using the System-on-Chip Environment|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5496646|7|9|http://scholar.google.com/scholar?cites=15945841712426275367&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15945841712426275367&hl=en&as_sdt=0,5| edu, doemer@uci.edu Abstract—Design at theElectronicSystem-Level(ESL) tacklesthe increasing complexity of embedded systems by raising the level of abstractionin system specification and modeling. Aiming at an automated |2010
PeaCE: A hardware-software codesign environment for multimedia embedded systems|http://dl.acm.org/citation.cfm?id=1255461|88|7|http://scholar.google.com/scholar?cites=879778445464630547&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=879778445464630547&hl=en&as_sdt=0,5| In anelectronic-system-level(ESL) design methodology, the process is viewed asthe design moves from higher abstraction levels to implementation. There- fore, thedesign flow depends on the initial system specification method .|2007
An overview of rapid system prototyping today|http://www.springerlink.com/index/Q78M7567GMH17814.pdf|14|7|http://scholar.google.com/scholar?cites=17568116449509262343&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17568116449509262343&hl=en&as_sdt=0,5| given silicon technology on the other side. The gap is predicted for the case that therewill be noElectronicSystemLevelDesign (ESL) methodologies deployed fordesigning future complex SOCs. In other words: the gap might |2003
Formal performance analysis and simulation of UML/SysML models for ESL design|http://dl.acm.org/citation.cfm?id=1131548|33|15|http://scholar.google.com/scholar?cites=10638200067772861229&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10638200067772861229&hl=en&as_sdt=0,5|Page 1. Formal Performance Analysis and Simulation of UML/SysML Models for ESLDesign ∗ Alexander Viehl1, Timo Schönwald1, Oliver Bringmann1, WolfgangRosenstiel1,2 1 FZI Forschungszentrum Informatik Haid-und-Neu-Str .|2006
Maintaining consistency between SystemC and RTL system designs|http://dl.acm.org/citation.cfm?id=1146936|13|7|http://scholar.google.com/scholar?cites=7728090225892426942&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7728090225892426942&hl=en&as_sdt=0,5| The benefits of optimizing at theElectronicSystemLevel(ESL) are only realized if thatflexibility can be quickly and verifiably reflected into the downstream design process. Aunified testbench guarantees consistency across design refinements .|2006
Processor and System-on-chip Simulation|http://link.springer.com/content/pdf/10.1007/978-1-4419-6175-4.pdf|8|6|http://scholar.google.com/scholar?cites=12307200697850986941&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12307200697850986941&hl=en&as_sdt=0,5| in Chapter 18. It highlights challenges encoun- tered in customizable processordesign and simulation as well as system integration by means of contemporaryelectronicsystemleveldesign technologies. Chapter 19 focuses |2010
Models and methods for hw/sw intellectual property interfacing|http://link.springer.com/chapter/10.1007/978-94-011-4698-2_12|24|8|http://scholar.google.com/scholar?cites=2772913478623323355&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2772913478623323355&hl=en&as_sdt=0,5| meet consumer demands is by re-use. Re-use is already a well-known concept attheelectronicsystemlevel, where boards are populated with standard, off-the-shelfcomponents as well as ASICs. It is also the rule in software |1999
On the efficient algorithm/architecture co-exploration for complex video processing|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4607620|8|2|http://scholar.google.com/scholar?cites=2342803938926643849&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2342803938926643849&hl=en&as_sdt=0,5| methodology forms the basis for dataflow models with more accurate software/hardwarepartitioning resulting in multi-million gate and/or instruction software simulation platforms andfast prototyping hardware platforms for the next generationelectronicsystemleveldesign of |2008
Multicore design is the challenge! What is the solution?|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4555795|13|2|http://scholar.google.com/scholar?cites=6699693822479264028&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6699693822479264028&hl=en&as_sdt=0,5|Page 1. Multicore Design is the Challenge! What is the Solution? Eshel Haritan (Organizer)CoWare, Inc. San Jose, CA, USA Hiroyuki Yagi (Organizer) STARC Yokohama, Kanagawa, JapanWayne Wolf (Chair) Georgia Institute of Technology Atlanta, GA, USA |2008
On PSL properties re-use in SoC design flow based on Transaction Level Modeling|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4022239|16|6|http://scholar.google.com/scholar?cites=16296545151122381017&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16296545151122381017&hl=en&as_sdt=0,5| For these reasons, functional specification and perfor- mance analysis are becoming achallenge easily bringing to expensive re-spins [2].ElectronicSystemLevel(ESL) designis a SoC design performed at a level of abstraction above RTL .|2005
Power consumption in wireless networks: techniques &amp; optimizations|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4400647|15|3|http://scholar.google.com/scholar?cites=2714259749903858960&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2714259749903858960&hl=en&as_sdt=0,5| Consumer Electronics, IEEE Transactions, Vol. 51, p.p430 – 437, Issue 2, May 2005.[2] F. Schirrmeister, Design for Low-Power at theElectronicSystemLevel. ChipVisionDesign Systems. Available: http://www.soccentral.com |2007
A Senior-Level Course in Hardware–Software Codesign|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4472099|7|5|http://scholar.google.com/scholar?cites=17732078853136798310&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17732078853136798310&hl=en&as_sdt=0,5| require a steep learning curve. In addition, the current market of tools forhardware/software codesign, and more recently forelectronicsystemlevel(ESL)design [7], is very dynamic. Other than standard modeling languages |2008
Fast instruction cache modeling for approximate timed HW/SW co-simulation|http://dl.acm.org/citation.cfm?id=1785529|16|0|http://scholar.google.com/scholar?cites=14673387797941946445&as_sdt=2005&sciodt=0,5&hl=en|None| General Terms Measurement, Performance, Design Keywords Cache modelling,ElectronicSystemLevel, SystemC 1. INTRODUCTION During the last years, VLSI complexity has grownfollowing the increase of technological capabilities. A growing number of |2010
A uml frontend for ip-xact-based ip management|http://dl.acm.org/citation.cfm?id=1874676|14|9|http://scholar.google.com/scholar?cites=15817233419330841928&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15817233419330841928&hl=en&as_sdt=0,5| design to IP-XACT. The resulting IP-XACT design flow utilizing UML is also presented.It focuses on IP-XACT version 1.2, thus lacking the coverage of ESL (ElectronicSystemLevel) features. Finally, we already sketched some |2009
A fast cycle-accurate instruction set simulator based on QEMU and SystemC for SoC development|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5475901|16|4|http://scholar.google.com/scholar?cites=12364153431955510302&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12364153431955510302&hl=en&as_sdt=0,5| I. INTRODUCTION To cope with the exponential complexity of SoC develop- ment nowadays andin the future,ElectronicSystemLevel(ESL) design flow [1] was established to capture design intentat a higher level of abstraction than the traditional RTL design flow .|2010
SystemC-defined SIMD instructions for high performance SoC architectures|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4263493|9|0|http://scholar.google.com/scholar?cites=5853294870449633447&as_sdt=2005&sciodt=0,5&hl=en|None| multiprocessing (CMP). A further novel aspect of this work is the fusing ofelectronicsystem-level(ESL) design languages such as SystemC with the established RTL-basedmethodologies to automate the process of custom vector instruction design .|2006
System-level validation: high-level modeling and directed test generation techniques|http://books.google.com/books?hl=en&lr=&id=NSrn57XYZcMC&oi=fnd&pg=PR9&dq=%22Electronic+System+Level%22&ots=5b0z6Lraoi&sig=20P4pPQDMW8h57kDkaiT9a6xdas|6|5|http://scholar.google.com/scholar?cites=4205892771295174872&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4205892771295174872&hl=en&as_sdt=0,5| Boolean Constraint Propagation Binary Decision Diagrams Built In Self Test Bounded ModelChecking Conjunctive Normal Form Constraint Satisfaction Problem Directed Acyclic GraphDesign Space Exploration Design Under ValidationElectronicSystemLevelFinite State |2012
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits|http://link.springer.com/content/pdf/10.1007/978-0-387-76474-0.pdf|45|5|http://scholar.google.com/scholar?cites=8726825650788901668&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8726825650788901668&hl=en&as_sdt=0,5|Page 1. Low-Power High-Level Synthesis for Nanoscale CMOS Circuits Page 2. SarajuP. Mohanty · Nagarajan Ranganathan Elias Kougianos · Priyadarsan Patra Low-PowerHigh-Level Synthesis for Nanoscale CMOS Circuits 123 Page 3 .|2008
Automatic generation of system-level virtual prototypes from streaming application models|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5929986|4|4|http://scholar.google.com/scholar?cites=13795798697349246613&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13795798697349246613&hl=en&as_sdt=0,5| In order to allow early software development, virtual prototyping is a more and more frequentlyused technology inElectronicSystemLevel(ESL) design. There, the desired target platform ismodeled as an abstract, executable, and often completely functional software model .|2011
Basics of reconfigurable computing|http://link.springer.com/chapter/10.1007/978-1-4020-5869-1_20|17|8|http://scholar.google.com/scholar?cites=6428605461032203681&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6428605461032203681&hl=en&as_sdt=0,5| Systems; RSSI Reconfigurable Systems Summer Institute, July 11-13, 2005, Urbana-Champaign,IL, USA; ASM = Auto-Sequencing Memory; DSP = Digital Signal Processing; EDA = ElectronicsDesign Automation; ESL =ElectronicSystem-LevelDesign; FIR = Finite Impulse |2007
Automatic ADL-based operand isolation for embedded processors|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1656958|15|18|http://scholar.google.com/scholar?cites=14423158151354840567&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14423158151354840567&hl=en&as_sdt=0,5| ElectronicSystemLeveldesign tools based on Architecture Description Lan- guages (ADL) offera significant reduction in design time and ef- fort by automatically generating the softwaretool-suite as well as the Register Transfer Level (RTL) description of the processor .|2006
Introducing energy and area estimation in HW/SW design flow based on transaction level modeling|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4243679|4|2|http://scholar.google.com/scholar?cites=1493620150295186144&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1493620150295186144&hl=en&as_sdt=0,5| SystemC Transaction level modeling has emerged as a key market and avoids the energy/areabased bottlenecks at the modeling approach for ESL (ElectronicSystemLevel) design later stagesin system design. [1,2]. TLM ..s wide acceptance as a preferred modeling |2006
Full system simulation with QEMU: An approach to multi-view 3D GPU design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5537690|9|8|http://scholar.google.com/scholar?cites=14995555922962513744&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14995555922962513744&hl=en&as_sdt=0,5| Recently, using anelectronicsystemlevel(ESL) design flow and transaction-level modeling(TLM) models has become a popular approach to perform hardware- and-software co-verificationin the early development stage [1]. Nevertheless, it ..s still very slow and time |2010
A methodology for power aware high-level synthesis of co-processors from software algorithms|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5401228|11|5|http://scholar.google.com/scholar?cites=12365332444949816941&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12365332444949816941&hl=en&as_sdt=0,5| I. INTRODUCTION Adoption ofElectronicSystemLevel(ESL) based method- ologies inhardware design flow is on the rise .In future, we plan to automatically clock-gate part(s) of Csource code to provide a complete solution at theElectronicSystemLevel .|2010
Execution semantics and formalisms for multi-abstraction TLM assertions|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1695910|15|3|http://scholar.google.com/scholar?cites=12068405187178269009&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12068405187178269009&hl=en&as_sdt=0,5| Michael Hull Infineon Technologies AG University of Southampton mh102@ecs.soton.ac.ukAbstractElectronicSystemLevel(ESL) reflects the current trend in hardware design andverification towards abstraction levels higher than RTL, referred to as Transaction Level (TL) .|2006
Automatic generation of assertions from system level design using data mining|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5970526|7|0|http://scholar.google.com/scholar?cites=780172881647340359&as_sdt=2005&sciodt=0,5&hl=en|None| It is important for system designers to check the functionality and evaluate the performanceand power at the early stage of system development.ElectronicSystemLevel(ESL) designis widely adopted in industrial design flows for this purpose .|2011
Unifying HW analysis and SoC design flows by bridging two key standards: UML and IP-XACT|http://link.springer.com/chapter/10.1007/978-0-387-09661-2_7|12|4|http://scholar.google.com/scholar?cites=11321312566645127543&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11321312566645127543&hl=en&as_sdt=0,5| At STMicroelectronics we de- veloped the ESL (ElectronicSystemLevel) profile that extendsUML with IP-XACT concepts, allowing interoperability between them as well as the derivationof these formalisms into specific implementation languages .|2008
Symbolic system level reliability analysis|http://dl.acm.org/citation.cfm?id=2133467|3|13|http://scholar.google.com/scholar?cites=15739253473568968039&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15739253473568968039&hl=en&as_sdt=0,5| hardware components. In early design phases, dimensioning such complex systemsin terms of monetary costs, power consumption, reliability etc. demands for newanalysis approaches at theelectronicsystemlevel. In this |2010
Target software generation: an approach for automatic mapping of SystemC specifications onto real-time operating systems|http://link.springer.com/article/10.1007/s10617-006-0590-8|25|5|http://scholar.google.com/scholar?cites=178982487464375230&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=178982487464375230&hl=en&as_sdt=0,5| platform independent software development. Since SystemC becomes the mostimportant language inelectronicsystemleveldesign, the support of a seamless designflow becomes an important task. During the system design |2005
A SystemCAMS extension for the simulation of non-linear circuits|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5784751|11|0|http://scholar.google.com/scholar?cites=5499922682545089851&as_sdt=2005&sciodt=0,5&hl=en|None| 45-54, Frankfurt 2003. [11] Open SystemC I nitiative (OSCI) AMS Working Group: An Intro ductionto Modeling Embedded Analog 1 Mixed-Signal Systems using SystemC AMS Extensions. 7thSymposium onElectronicSystem-LevelDesign with Systemc, Anaheim 2008 .|2010
System-level design space exploration for dedicated heterogeneous multi-processor systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6043239|3|6|http://scholar.google.com/scholar?cites=10346608309236875255&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10346608309236875255&hl=en&as_sdt=0,5|Page 1. System-Level Design Space Exploration for Dedicated HeterogeneousMulti-Processor Systems Luigi Pomante Center of Excellence DEWS Università degliStudi dell ..Aquila ITALY luigi.pomante@univaq.it Abstract - This |2011
Lithography and photoablation systems for microelectronics and optoelectronics: importance of laser beam shaping in system design|http://proceedings.spiedigitallibrary.org/proceeding.aspx?articleid=892902|12|6|http://scholar.google.com/scholar?cites=2054195056937635191&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2054195056937635191&hl=en&as_sdt=0,5| economics of the entire manufacturing process. These performance and economicconsiderations at the module level ultimately influence the size and cost at theelectronicsystemlevel. Whereas for production of semiconductor |2002
Hardware coprocessor synthesis from an ansi c specification|http://doi.ieeecomputersociety.org/10.1109/MDT.2009.81|12|5|http://scholar.google.com/scholar?cites=8744921842777675365&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8744921842777675365&hl=en&as_sdt=0,5| of BRAMs.) THE AES ALGORITHM presented in this article illus- trates the easeof adoption and productivity benefits of a C2R compiler and C-based hardwaredesign flow forelectronic-systemlevel(ESL) design. Extensive |2009
W Rosenstiel|http://scholar.google.com/citations?user=xTi3ouAAAAAJ&hl=en&oi=sra|3|0|http://scholar.google.com/scholar?cites=15131906295476322380&as_sdt=2005&sciodt=0,5&hl=en|None|None|2005
System-level modeling and refinement of a canny edge detector|http://www.cecs.uci.edu/files/2012/11/TR-12-13.pdf|3|4|http://scholar.google.com/scholar?cites=9066855699960265498&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9066855699960265498&hl=en&as_sdt=0,5| AbstractElectronicSystemLeveldesign methodology and supporting tools simplifies the designof complex embedded systems .AbstractElectronicSystemLeveldesign methodology andsupporting tools simplifies the design of complex embedded systems .|2012
Methodology for multi-granularity embedded processor power model generation for an ESL design flow|http://dl.acm.org/citation.cfm?id=1450194|9|10|http://scholar.google.com/scholar?cites=208198798066660860&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=208198798066660860&hl=en&as_sdt=0,5| model processor power dissipation. It is critical for these processor power modelsto be useable across various modeling abstractions in anelectronicsystemlevel(ESL) design flow, to guide early design decisions. In this paper |2008
Synchronization of n-scrolls chaotic systems synthesized from high-level behavioral modeling|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4542634|4|0|http://scholar.google.com/scholar?cites=5009089605174876866&as_sdt=2005&sciodt=0,5&hl=en|None| First, the oscillator is simulated at theelectronicsystemlevel(ESL) by applying statevariables and piecewise-linear approximation .Recently, much of the EDA community hashypedElectronicSystemLevel(ESL) languages as the new frontier .|2008
Material simulation-based electronic device prognosis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1559662|5|0|http://scholar.google.com/scholar?cites=2760123401003883732&as_sdt=2005&sciodt=0,5&hl=en|None| Electronic device operating principles require that the design parameters be accuratelycoupled. In order to assess the physical changes in variables at theelectronicsystemlevel,appropriate system reliability modeling techniques must be applied .|2005
High-level synthesis for FPGAs: From prototyping to deployment|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5737854|112|8|http://scholar.google.com/scholar?cites=1374412486971950327&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1374412486971950327&hl=en&as_sdt=0,5| Electronicsystem-level(ESL) design automation has been widely identified as the next productivityboost for the semiconductor industry, where high-level synthesis (HLS) plays a central role, enablingthe automatic synthesis of high-level, untimed or partially timed |2011
Memory-aware power modeling for PAC DSP core|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5206396|5|4|http://scholar.google.com/scholar?cites=8177502974978352868&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8177502974978352868&hl=en&as_sdt=0,5| afford. As a result, it is often desirable that one can perform fast power estimationat theElectronicSystemLevel(ESL) [1][2]. An SoC usually includes many designblocks like processors, memories, buses and other peripherals .|2009
A model-driven methodology for the development of SystemC executable environments|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6337021|8|0|http://scholar.google.com/scholar?cites=4880011714332209916&as_sdt=2005&sciodt=0,5&hl=en|None| capability. A main strategy to overcome the design gap has been the development ofelectronicsystem-level(ESL) design methodologies [3], where the key initial activityis specification. Model-driven development (MDD) methodologies |2012
Optimization of an application specific instruction set processor using application description language|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5578686|5|0|http://scholar.google.com/scholar?cites=1196419757179161608&as_sdt=2005&sciodt=0,5&hl=en|None| Design. Usually there are two approaches to design an ASIP. One of them is atRegister Transfer Level (RTL) and another is at just higher level than RTL and isknown asElectronicSystemLevel(ESL). Application Description |2010
Fast data-cache modeling for native co-simulation|http://dl.acm.org/citation.cfm?id=1950905|13|3|http://scholar.google.com/scholar?cites=7095009294012790063&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7095009294012790063&hl=en&as_sdt=0,5| magnitude with respect to ISS. Miss rate estimation error remains below 5% forrepresentative examples. Keywords Cache modelling,ElectronicSystemLevel,Embedded SW I. Introduction Modern embedded systems usually |2011
Challenges for large-scale implementations of spiking neural networks on FPGAs|http://www.sciencedirect.com/science/article/pii/S0925231207002123|80|8|http://scholar.google.com/scholar?cites=7233011426547654755&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7233011426547654755&hl=en&as_sdt=0,5| most common hardware description languages for FPGA designs are VHDL (very high speedintegrated circuit (VHSIC) hardware description language) and Verilog, however, higher leveltools such as Xilinx system generator (XSG) orelectronicsystemlevel(ESL) languages |2007
SMT-based stimuli generation in the SystemC verification library|http://link.springer.com/chapter/10.1007/978-90-481-9304-2_14|13|10|http://scholar.google.com/scholar?cites=2277374816995280221&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2277374816995280221&hl=en&as_sdt=0,5| Email: finn@informatik.uni-bremen.de. Rolf Drechsler. Email: drechsle@informatik.uni-bremen.de. Abstract. Modelling at theElectronicSystemLevel(ESL) is theestablished approach of the major System-on-chip (SoC) companies .|2010
Moving design automation of networked systems to early vehicle level design stages|http://scholar.google.com/https://www.tu-ilmenau.de/fileadmin/public/sse/Veroeffentlichungen/2009/SAE2009-H.Salzwedel.pdf|4|3|http://scholar.google.com/scholar?cites=5963871653476360057&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5963871653476360057&hl=en&as_sdt=0,5| Ilmenau, September 10-12, 2007. [7] Tommy Baumann, Horst Salzwedel, MappingofElectronicSystemLevel(ESL) Models Into Implementation, DATE ..07, Acropolis,Nice, France, April 16-20, 2007. [8] Nils Fischer, Design of |2009
Ingredients for Successful System Level Automation &amp; Design Methodology|http://www.researchgate.net/publication/231157388_Ingredients_for_Successful_System_Level_Automation_Design_Methodology/file/79e4150b5afcf252e6.pdf|5|4|http://scholar.google.com/scholar?cites=12414809601139378763&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12414809601139378763&hl=en&as_sdt=0,5| Design methodology is shifting slowly towards system level design (also calledelectronicsystemlevel(ESL)). A number of SLD languages and supporting frameworks are being proposed.SystemC is positioned as being one of the dominant SLD languages .|2007
Electronic design automation of multi-scroll chaos generators|http://books.google.com/books?hl=en&lr=&id=c_VBYXMfHHMC&oi=fnd&pg=PP1&dq=%22Electronic+System+Level%22&ots=wIu59qKvV5&sig=4Im6FC9N7wsieM1h9Zsn69YLZw4|18|2|http://scholar.google.com/scholar?cites=3197771735212625575&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3197771735212625575&hl=en&as_sdt=0,5| abstraction. The first one is theelectronicsystemlevel, supported by performinghigh-level behavioural modelling and simulation, and allows exploring a wide rangeof parameters for the generation of multi- scrolls chaos generators .|2010
On a hgher level|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1322255|3|0|http://scholar.google.com/scholar?cites=16240360951032529111&as_sdt=2005&sciodt=0,5&hl=en|None|Page 1. !f Nick flaherty reports from the 419 J-. 8UrEXm3 Diego, 7-1 1 June DesignAutomation Conference, held in San ON A WUGWEW LEVEL Electronic Design Automationcompanies are tying to push their tools up to  ..ElectronicSystemLevel  ..|2004
Parallel discrete event simulation of Transaction Level Models|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6164949|3|5|http://scholar.google.com/scholar?cites=10150506542125517696&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10150506542125517696&hl=en&as_sdt=0,5| edu Abstract— Describing Multi-Processor Systems-on-Chip (MP- SoC) at the abstractElectronicSystemLevel(ESL) is one task, validating them efficiently is another.Here, fast and accurate system-level simulation is critical .|2012
Virtual prototypes for software-dominated communication system designs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5473862|6|2|http://scholar.google.com/scholar?cites=15334702473525543303&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15334702473525543303&hl=en&as_sdt=0,5|Page 1. IEEE Communications Magazine • June 2010 37 0163-6804/10/$25.00 ©2010 IEEE HARDWARE AND SOFTWARE PLATFORM EXAMPLES The transitionto software dominating the devel- opment effort impacts not |2010
Rapid implementation and optimisation of DSP systems on FPGA-centric heterogeneous platforms|http://www.sciencedirect.com/science/article/pii/S138376210600155X|9|4|http://scholar.google.com/scholar?cites=2189868390874633265&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2189868390874633265&hl=en&as_sdt=0,5| computation units. The increased exploitation of these types of heterogeneoussingle-chip processing platforms poses significant problems in terms ofElectronicSystemLevel(ESL) design processes and tool support. Previously |2007
Data mining techniques for a functional verification of SoC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5423437|3|0|http://scholar.google.com/scholar?cites=1338863152777001910&as_sdt=2005&sciodt=0,5&hl=en|None| be shortened. So the product will be available earlier and hit the market window.Fig.1 – Time-to-market impactElectronicSystemLevel(ESL) design is one of thehottest topics in complex digital system design today. In spite |2008
A case study for NoC-based homogeneous MPSoC architectures|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4776412|19|6|http://scholar.google.com/scholar?cites=17819547326754688320&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17819547326754688320&hl=en&as_sdt=0,5| Nowadays, the register transfer level (RTL)-to-netlist methodology has reached its maximumof ef- ficiency and must be substituted with properelectronicsystemlevel(ESL) methodologies[5]. Our research activity focused on the intersection among the var- ious aspects of this |2009
ESL Based MPEG-4 Decoding SoC SW/HW Co-Design [J]|http://en.cnki.com.cn/Article_en/CJFDTOTAL-JSJZ200710067.htm|2|0|http://scholar.google.com/scholar?cites=3952197503978425307&as_sdt=2005&sciodt=0,5&hl=en|None| stage is imposing more and more influence upon the SoC performance.It ..s necessary for a highlyeffective analysis and verification platform to optimize the performance on the architecture levelof video decoding SoC.The paper presents anElectronicSystemLevelmethod for |2007
Formal heterogeneous system modeling with SystemC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6337003|5|3|http://scholar.google.com/scholar?cites=11070535734806948866&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11070535734806948866&hl=en&as_sdt=0,5| sulonen@da-design.fi ABSTRACTElectronicSystemLevel(ESL) design ofembedded systems proposes raising the abstraction level of the design entry tocope with the increasing complexity of such systems. To ex- ploit the |2012
Hardware implementation of adaboost algorithm and verification|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4482937|6|5|http://scholar.google.com/scholar?cites=17715777458928345920&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17715777458928345920&hl=en&as_sdt=0,5| pipeline. Besides it makes use of the continuity of image data to decrease the accessesto RAM. This article usesElectronicSystemLevel(ESL) tools to develop and simulatea cycle-accurate model of the cell array architecture. The |2008
RoboArch: A component-based tool proposal for developing hardware architecture for mobile robots|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5196221|3|2|http://scholar.google.com/scholar?cites=5217496535908015634&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5217496535908015634&hl=en&as_sdt=0,5| icmc.usp.br Abstract-This paper introduces a component-based tool pro- posal fordeveloping hardware architecture for mobile robots at ESL (ElectronicSystem-Level)based on reusable IP (Intellectual Property) cores. This tool |2009
Comparison of IC conducted emission measurement methods|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1213670|21|5|http://scholar.google.com/scholar?cites=16054804225373845201&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16054804225373845201&hl=en&as_sdt=0,5| magnetic probe, TEM cell. I. INTRODUCTION SEMICONDUCTOR technology advanceshave raised the concerns about the role of modern integrated circuits (ICs) in EMCproblems atelectronicsystemlevel. Recent digital ICs like |2003
PowerDepot: Integrating IP-based power modeling with ESL power analysis for multi-core SoC designs|http://dl.acm.org/citation.cfm?id=2024736|9|4|http://scholar.google.com/scholar?cites=6838248100005368066&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6838248100005368066&hl=en&as_sdt=0,5| SystemC is one of the most widely used languages inElectronicSystemLevel(ESL)which utilizes the concept of different abstraction levels in order to give comprehensivedescriptions for a system in the very early design phase .|2011
Formal Specification Level: Towards verification-driven design based on natural language processing|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6336984|4|3|http://scholar.google.com/scholar?cites=3153838358881369456&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3153838358881369456&hl=en&as_sdt=0,5| For this purpose, an initial imple mentation is generated at theElectronicSystemLevel(ESL) using high-level programming languages such as Systemc .ElectronicSystemLevel- - - - - h - .. = Operation contracts SystemC Skeleton Fig .|2012
Possibility of ESL: A software centric system design for multicore SoC in the upstream phase|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5419779|6|2|http://scholar.google.com/scholar?cites=4492980684577813789&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4492980684577813789&hl=en&as_sdt=0,5|Page 1. -Possibility of ESL- A software centric system design for multicore SoC in theupstream phase Koichiro YAMASHITA Fujitsu Laboratories LTD‥ 1 1, Kamikodanaka4, Nakahara ku Kawasaki Japan ABSTRACT The embedded |2010
Automatic layer-based generation of system-on-chip bus communication models|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4294032|25|9|http://scholar.google.com/scholar?cites=13769410681643032937&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13769410681643032937&hl=en&as_sdt=0,5|Page 1. 1676 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATEDCIRCUITS AND SYSTEMS, VOL. 26, NO. 9, SEPTEMBER 2007 Automatic Layer-BasedGeneration of System-On-Chip Bus Communication Models |2007
Completeness-driven development|http://link.springer.com/chapter/10.1007/978-3-642-33654-6_3|6|6|http://scholar.google.com/scholar?cites=7753826746664992701&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7753826746664992701&hl=en&as_sdt=0,5| Abstract. Due to the steadily increasing complexity, the design of em- bedded systems facesserious challenges. To meet these challenges ad- ditional abstraction levels have been addedto the conventional design flow resulting inElectronicSystemLevel(ESL) design .|2012
A reconfigurable future|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1275724|5|0|http://scholar.google.com/scholar?cites=2825617668286031622&as_sdt=2005&sciodt=0,5&hl=en|None|Page 1. A Reconfigurable Future Phil Bishop Chris Sullivan Celoxica Ltd CeloxicaLtd phil.bishou@,celoxica.com chris.sulivan@celoxica.com Chief Executive OfficerDirector Marketing Abstract There are a plethora of new emerging |2003
D Densmore|http://scholar.google.com/citations?user=39GscfIAAAAJ&hl=en&oi=sra|1|0|http://scholar.google.com/scholar?cites=18177748055679982718&as_sdt=2005&sciodt=0,5&hl=en|None|None|2008
Design exploration and HW/SW rapid prototyping for real-time system design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1509459|2|6|http://scholar.google.com/scholar?cites=2870087764073612635&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2870087764073612635&hl=en&as_sdt=0,5| Our approach con- sists in automatically refining high abstraction level models throughthe use of anelectronicsystem-leveltool. We illus- trate our methodology with thedesign of a wireless commu- nication system. 1. Introduction |2005
Mopcom/marte process applied to a cognitive radio system design and analysis|http://link.springer.com/chapter/10.1007/978-3-642-02674-4_20|10|6|http://scholar.google.com/scholar?cites=1611364567598973343&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1611364567598973343&hl=en&as_sdt=0,5| Since few years, the trend inElectronicSystemLevel(ESL) is to foster fast design spaceexploration providing executable or verifiable specifications to customers at several abstractionlevels in order to mitigate risks and avoid useless expenses and waste of time .|2009
Space codesign: A systemC framework for fast exploration of hardware/software systems|http://www.grm.polymtl.ca/~moss/SpaceCodesign_DVCON07.pdf|8|0|http://scholar.google.com/scholar?cites=8046830272186451623&as_sdt=2005&sciodt=0,5&hl=en|None| El Mostapha Aboulhamid Department of Computers and Operational Research University ofMontreal Canada em.aboulhamid@umontreal.ca Abstract—ElectronicSystemLevelhas broughtnew abstractions for designing systems, which most designers are not familiar with .|2007
The benefits of FPGA coprocessing|http://www.omidi.iut.ac.ir/SDR/2007/WebPages/07_HWChoices/ref/p029-031_58-eslintro.pdf|6|2|http://scholar.google.com/scholar?cites=6140966311497232276&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6140966311497232276&hl=en&as_sdt=0,5| A new group of emerging design tools called ESL (electronicsystemlevel) promis- es to addressthis methodology issue, allow- ing processor-based developers to accelerate their designs withprogrammable logic while maintaining a common design methodology for hardware |2006
Modeling instruction semantics in ADL processor descriptions for C compiler retargeting|http://link.springer.com/article/10.1007/s11265-006-7273-3|5|8|http://scholar.google.com/scholar?cites=14659788057334820442&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14659788057334820442&hl=en&as_sdt=0,5| Keywords: architecture description language; processor model; C compiler retargeting;embedded processor design;electronicsystemlevel. Authors: |2006
Efficient software development platforms for multimedia applications at different abstraction levels|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4228494|18|10|http://scholar.google.com/scholar?cites=2219036206521559870&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2219036206521559870&hl=en&as_sdt=0,5| Sec- tion V gives some results and analysis, and finally some conclusions. 2 Related workPrevious work related to software development plat- forms can be classified in 3 categories:software oriented, hardware oriented orelectronicsystemlevel(ESL) ori- ented .|2007
Out-of-order parallel simulation for ESL design|http://dl.acm.org/citation.cfm?id=2492743|11|10|http://scholar.google.com/scholar?cites=12246698705049224607&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12246698705049224607&hl=en&as_sdt=0,5| Abstract—At theElectronicSystemLevel(ESL), design vali- dation often relies on discreteevent (DE) simulation. Recently, parallel simulators have been proposed which increasesimulation speed by using multiple cores available on today ..s PCs .|2012
Methods and systems for cross-probing in integrated circuit design|http://www.google.com/patents/US20050268269|19|2|http://scholar.google.com/scholar?cites=3575510088038224230&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3575510088038224230&hl=en&as_sdt=0,5| Several types of HDL exist, including but not limited to verilog, VHDL, systemC, andSystem Verilog. HDLs can be used at a variety of design levels, including register transferlevel (“RTL”), behavioral, andelectronicsystemlevel(“ESL”) .|2005
Trace-driven workload simulation method for Multiprocessor System-On-Chips|http://dl.acm.org/citation.cfm?id=1629975|11|4|http://scholar.google.com/scholar?cites=15412587258448259972&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15412587258448259972&hl=en&as_sdt=0,5| Recent commercial ESL (electronicsystem-level) design tools are targeted to enhance theproductivity of these design efforts [1], in particular, to provide a software development platformbefore the detailed architecture of the MPSoC is fixed, and to drive the architecture |2009
Multi-level assertion-based design|http://doi.ieeecomputersociety.org/10.1109/MEMCOD.2007.371244|5|4|http://scholar.google.com/scholar?cites=486017747009590392&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=486017747009590392&hl=en&as_sdt=0,5| 1). Thus, the verification of rtl-assertions “bypasses” the left branch (construction) and theright branch (integration and verification) of the simplified V- model of Fig. 1. Unfortunately,similar techniques for theelectronicsystemlevel(esl) do not exist .|2007
Requirements and concepts for transaction level assertions|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4380830|13|4|http://scholar.google.com/scholar?cites=14202140862964850510&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14202140862964850510&hl=en&as_sdt=0,5| conceptual language. I. INTRODUCTIONElectronicsystemlevel(ESL) reflects a hugetrend towards modeling systems at higher levels of abstraction. The main modelingparadigm in ESL is transaction level modeling. Transaction |2006
Leveraging Programmability in Electronic System-Level Designs|http://128.197.153.21/dougd/Papers/xc_leveraging.pdf|1|4|http://scholar.google.com/scholar?cites=13939065753666163168&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13939065753666163168&hl=en&as_sdt=0,5|Designers require performance models that are abstract and modular while still having aclose correlation (accuracy) to actual devices. In addition, these models need to beconvenient to use and efficient to simulate. Although this is certainly possible for all design |2006
Optimizing SoC platform architecture for multimedia applications|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1611247|3|2|http://scholar.google.com/scholar?cites=6971978419233727922&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6971978419233727922&hl=en&as_sdt=0,5| ConvergenSC, one of CoWare corporation selectronicsystemleveldesign tool, helped us greatlyon structuring a series virtual SoC architectures, and then quickly getting all kinds of performanceanalysis results according to the corresponding virtual SoC architecture .|2005
Combining source-to-source transformations and processor instruction set extensions for the automated design-space exploration of embedded systems|http://dl.acm.org/citation.cfm?id=1254779|21|11|http://scholar.google.com/scholar?cites=7887337698366233462&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7887337698366233462&hl=en&as_sdt=0,5| 2.3 HW/SW Codesign HW/SW Codesign was an active research area in the 90 ..s and hasinspired subsequent work onElectronicSystemLevelDesign. A comprehensive summaryof research directions, approaches and tools can be found in eg [27] .|2007
High-level synthesis: A retrospective|http://link.springer.com/chapter/10.1007/978-1-4020-8588-8_2|13|8|http://scholar.google.com/scholar?cites=8221447507869749488&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8221447507869749488&hl=en&as_sdt=0,5| 15 term of ESL orElectronicSystemLeveldesign which in turn means a range of activitiesfrom algorithmic design and implementation to virtual system prototyping to function-architecture co-design [43]. 2.2 The Vision Behind High-Level Synthesis |2008
Improving platform-based system synthesis by satisfiability modulo theories solving|http://dl.acm.org/citation.cfm?id=1878986|8|3|http://scholar.google.com/scholar?cites=11734306335255193996&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11734306335255193996&hl=en&as_sdt=0,5| 1. INTRODUCTION At theElectronicSystemLevel(ESL), the task of synthe- sis consists of (1)allocating processors, hardware accelera- tors, network controllers, memories, etc., (2) bindingtasks onto computational resources as well as routing control and data dependencies |2010
A scalable baseband platform for energy-efficient reactive software-defined-radio|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4211130|14|0|http://scholar.google.com/scholar?cites=5693682943417724408&as_sdt=2005&sciodt=0,5&hl=en|None| This also claims for a top-down design- methodology where the scalability and programmabilityre- quirements are first identified from the application perspective and then propagated toimplementation by successive refine- ment of anElectronicSystem-Level(ESL) model .|2006
Virtual prototyping of cyber-physical systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6164948|7|2|http://scholar.google.com/scholar?cites=5122856922085425540&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5122856922085425540&hl=en&as_sdt=0,5| planned for a usage in virtual prototyping, the dynamic binary translation engine of QEMU is veryefficient, and several approaches have been proposed for integrating it with SystemC [2][19],as it gives the high level of modularity theelectronicsystemleveldesigns require .|2012
Micro/nano technology: a solution for next generation multi-function integrated systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1365781|7|2|http://scholar.google.com/scholar?cites=11407601796787051789&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11407601796787051789&hl=en&as_sdt=0,5| The continuation in microfabrication and integration efforts has also resulted in theelectronicsystemlevelintegration on a chip (system-on-a-chip, SOC), as evident by the new productsdemonstrated in the circuit and system design community .|2004
Area and power consumption estimations at system level with SystemQ 2.0|http://dl.acm.org/citation.cfm?id=1537647|2|2|http://scholar.google.com/scholar?cites=7745135966664346622&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7745135966664346622&hl=en&as_sdt=0,5| SIMUTools 2009 March 2-6, Rome, Italy Copyright 2009 ICST 978-963-9799-45-5. KeywordsArea and Power Estimation, Synthesis,ElectronicSystemLevel, Modeling, SystemQ However,attempts to model the area and power directly atelectronicsystemlevelare still rare .|2009
The future of human-in-the-loop cyber-physical systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6419714|10|9|http://scholar.google.com/scholar?cites=7223347736016218591&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7223347736016218591&hl=en&as_sdt=0,5| Algorithms Robot Sensing Figure 2. Framework for automatically generating embedded code(HW/SW) from abstract brain-computer interface algorithms. Anelectronicsystem-level(ESL)tool suite analyzes the algorithm at its input for computation complexity .|2013
Towards analyzing functional coverage in SystemC TLM property checking|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5496658|7|6|http://scholar.google.com/scholar?cites=6064730120572620881&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6064730120572620881&hl=en&as_sdt=0,5| drechsle}@informatik.uni-bremen.de Abstract—ForElectronicSystemLevel(ESL)design SystemC has become the standard language due to its excellent support ofTransaction Level Modeling (TLM). But even if the complexity |2010
Optimizing equivalence checking for behavioral synthesis|http://dl.acm.org/citation.cfm?id=1871290|9|17|http://scholar.google.com/scholar?cites=4780093532769503225&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4780093532769503225&hl=en&as_sdt=0,5| lines of RTL. I. INTRODUCTION Recent years have seen a gradual migration awayfrom hand-crafted RTL towards theElectronicSystemLevel(ESL) designs specifiedat high level (eg, with SystemC). Conse- quently, there |2010
Very large area patterning system for flexible substrates|http://www.google.com/patents/US6018383|50|2|http://scholar.google.com/scholar?cites=16036377915209919380&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16036377915209919380&hl=en&as_sdt=0,5| and metal layers. The capabilities and cost-effectiveness of the lithography technologyimpact the performance and cost of the module, and ultimately determine the size andcost at theelectronicsystemlevel. This makes patterning |2000
System-level perspective of computation and communication refinement for a subpredictor-blending-based compression system|http://yadda.icm.edu.pl/baztech/element/bwmeta1.element.baztech-article-BWAP-0004-0102|6|2|http://scholar.google.com/scholar?cites=10626125108764524054&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10626125108764524054&hl=en&as_sdt=0,5| Rzeszów - Krasiczyn, Poland. Języki publikacji, EN. Abstrakty, EN, TheElectronicSystemLevel(ESL) for modeling an architecture for lossless compression system onsubpredictors blending is presented in this paper. We describe the |2007
Building a virtual-platform Design Ecosystem through Open System-level Integration Strategies|http://www.iqmagazineonline.com/IQ/IQ17/LowRes.pdfs/Pgs52-57_IQ17.pdf|2|2|http://scholar.google.com/scholar?cites=16441188278277159397&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16441188278277159397&hl=en&as_sdt=0,5| Ecosystem through Open System-level Integration Strategies E Author: Chris Lennard and NizarRomdhane, ARM, Inc. Synopsis: The concurrent design benefits enabled byElectronicSystemLevel(ESL) tools have been held back by a lack of standard model interfaces .|2006
Overcoming the Gap between Design at Electronic System Level (ESL) and Implementation for Networked Electronics|http://www.tu-ilmenau.de/fileadmin/public/sse/Veroeffentlichungen/2007/TB-MH-HS%20WMC%202007.pdf|1|2|http://scholar.google.com/scholar?cites=1859940930932844222&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1859940930932844222&hl=en&as_sdt=0,5|Abstract Transition to model based design of systems atelectronic system level(ESL) hasgreatly reduced the complexity by raising the level of abstraction. It resulted in improvementsin quality of design, reduction of development time, and reduction of number of iterations |2007
A Transmission Line Modelling VLSI processor designed with a novel Electronic System Level Methodology|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4510995|1|2|http://scholar.google.com/scholar?cites=14149521654788353717&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14149521654788353717&hl=en&as_sdt=0,5|Abstract—This paper discusses the development of a high performance, System-on-Chip(SoC) Transmission Line Modeling (TLM) accelerator designed using novelElectronicSystem-Level(ESL) flows, from reference C sources. The TLM processor includes a |2007
An open electronic system level multi-SPARC virtual platform and its toolchain|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5685464|1|2|http://scholar.google.com/scholar?cites=7385531230694393275&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7385531230694393275&hl=en&as_sdt=0,5|Abstract—we present a multi-core virtual platform which follows single-core architecture,SPARC v8, available as an open source development suite. The proposed multi-SPARCsystem operates atelectronic system levelto accelerate its simulation speed. TLM |2010
Transaction level modeling and design space exploration for SOC test architectures|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5359358|4|5|http://scholar.google.com/scholar?cites=7425024359252050494&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7425024359252050494&hl=en&as_sdt=0,5| We also explore the design space of the test platform and show that various test architecturescan be easily constructed and analyzed with this TLM methodology.1 Keywords-Electronicsystemlevel(ESL); SOC testing; transaction level modeling (TLM); test platform; test |2009
Methods and Apparatus for Optimizing Applications on Configurable Processors|http://www.google.com/patents/US20030171907|36|2|http://scholar.google.com/scholar?cites=17492358442158240178&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17492358442158240178&hl=en&as_sdt=0,5|The methods and apparatus of the present invention are directed to optimizing configurableprocessors to assist a designer in efficiently matching a design of an application and a designof a processor. In one aspect, methods and apparatus according to the present invention optimize |2003
Electronic system level to HW/SW design flow|http://hal.archives-ouvertes.fr/hal-00079258/|1|3|http://scholar.google.com/scholar?cites=18115738453327661359&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18115738453327661359&hl=en&as_sdt=0,5|Abstract The increasing needs for higher data rates associated with mobility constraintsmotivates the development of the fourth generation of wireless systems. In this paper wefocus on rapid prototyping of such emerging software radio applications. To address this |2004
PAC duo system power estimation at ESL|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5419777|3|4|http://scholar.google.com/scholar?cites=6269131098386540170&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6269131098386540170&hl=en&as_sdt=0,5| Abstract - In this work, we develop anelectronicsystem-level(ESL) power estimationframework which uses the specified power model interface .Thus, theelectronicsystem-level(ESL) power estimation methodology has become a hot research topics .|2010
Implementing Constructive Alignment in a CDIO-oriented Master&#39;s Program in Integrated Electronic System Design|http://www.mes.tu-darmstadt.de/media/mikroelektronische_systeme/pdf_3/ewme2010/proceedings/sessionvi/jeppson_paper.pdf|2|5|http://scholar.google.com/scholar?cites=6560958198530216917&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6560958198530216917&hl=en&as_sdt=0,5| aware of the fundamental limitations of both the design tools and methodologies, and thetechnology platforms that represent current best practice • able to analyze new technicalchallenges and to generate technical advancements at either theelectronicsystemlevelor at |2010
Reliable NoC architecture utilizing a robust rerouting algorithm|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5580142|6|3|http://scholar.google.com/scholar?cites=694024391830043980&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=694024391830043980&hl=en&as_sdt=0,5| Reconfigurability is one of the approaches to increase fault tolerance in SoC design [9].ElectronicSystem-LevelDesign (ESL) has gained popularity in design of digital circuits recently.Transaction-Level Modeling (TLM) is going to become the starting point in ESL .|2008
A system-level synthesis approach from formal application models to generic bus-based MPSoCs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5642076|4|8|http://scholar.google.com/scholar?cites=15691391923956330053&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15691391923956330053&hl=en&as_sdt=0,5|Page 1. A System-Level Synthesis Approach from Formal Application Models toGeneric Bus-Based MPSoCs Jens Gladigau1, Andreas Gerstlauer2, ChristianHaubelt1, Martin Streubühr1, and Jürgen Teich1 1Department of |2010
A library development framework for a coarse grain reconfigurable architecture|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5718794|9|5|http://scholar.google.com/scholar?cites=2435829016134543681&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2435829016134543681&hl=en&as_sdt=0,5| ality. Granularity of such building blocks has gone up forElectronicSystemLevel(ESL) with use of IPs, but these are infrastructure components, the granularity offunctional elements has remained stuck at arithmetic level. This |2011
Fast cycle estimation methodology for instruction-level emulator|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6176470|5|6|http://scholar.google.com/scholar?cites=7458963865025164157&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7458963865025164157&hl=en&as_sdt=0,5| reality.Electronicsystem-leveldesigners consider cycle simulation error to beacceptable when it does not exceed 10% [2]. Therefore, based on QEMU, we aimat keeping cycle simulation error lower than this limit. II. RELATED |2012
Unified and comprehensive electronic system level, network and physics simulation for wirelessly networked cyber physical systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6336987|1|0|http://scholar.google.com/scholar?cites=12901467461619154476&as_sdt=2005&sciodt=0,5&hl=en|None|ABSTRACT This paper presents a complete and comprehensive simulation of a WirelessSensor Network (WSN), including anElectronic System Level(ESL) model of the nodes, adetailed network and radio propagation model and a model of the sensors interaction with |2012
System level synthesis of dataflow programs: HEVC decoder case study|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6573210|2|5|http://scholar.google.com/scholar?cites=237110213147719723&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=237110213147719723&hl=en&as_sdt=0,5|Abstract—While dealing with increasing complexity of signal processing algorithms, theprimary motivation for the development of High-Level Synthesis (HLS) tools for the automaticgeneration of Register Transfer Level (RTL) description from high-level description |2013
Reconfigurable architecture for entropy decoding and inverse transform in H. 264|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5606311|9|4|http://scholar.google.com/scholar?cites=15452576700622842450&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15452576700622842450&hl=en&as_sdt=0,5| His research interests are transform coding, pre- and post video processing, multimediareconfigurable architecture design, andelectronicsystemlevelSoC architecture design.Shang-Ta Tsai was born in Taipei, Taiwan, ROC, in 1983 .|2010
SystemClick: a domain-specific framework for early exploration using functional performance models|http://dl.acm.org/citation.cfm?id=1391593|10|7|http://scholar.google.com/scholar?cites=1115804153307636151&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1115804153307636151&hl=en&as_sdt=0,5| In order to answerElectronicSystemLevel(ESL) design questions, such as “what is the requiredallocation of re- sources”, “how should functionality be partitioned among hard- and software”,or “can all frame transmission deadlines be met”, a customized ESL design flow for |2008
Aircraft level optimization of avionics architectures|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4702754|3|0|http://scholar.google.com/scholar?cites=5680880333581097154&as_sdt=2005&sciodt=0,5&hl=en|None| [9] MLDesigner® Manual v3.0, http://www.mldesigner.com/ [10] Baumann, Tommy,Horst Salzwedel, 2007, Mapping ofElectronicSystemLevel(ESL) Models IntoImplementation, DATE ..07, Acropolis, Nice, France, April 16-20, 2007 .|2008
SystemC-based electronic system level design methodology for SoC design-space exploration|http://eprints.utm.my/31032/1/MohamedKhalilHani2008_SystemC-BasedElectronicSystemLevelDesign.pdf|1|3|http://scholar.google.com/scholar?cites=8618409219665032574&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8618409219665032574&hl=en&as_sdt=0,5|The trend today is to apply embedded systems based on Systemon-Chip (SoC) in thedesign of electronic systems. Such SoC solutions typically consist of embedded processor(s), embedded memories, hardware accelerators (or IP cores), high-speed communication |2008
Early feedback on side-channel risks with accelerated toggle-counting|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5224961|9|7|http://scholar.google.com/scholar?cites=3556546340772862270&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3556546340772862270&hl=en&as_sdt=0,5| 14, no. 1, 2006. [10] P. Schaumont, I. Verbauwhede,  ..A Component-based Design EnvironmentforElectronicSystem-levelDesign, .. IEEE Design and Test of Computers, special issue onElectronicSystem-LevelDesign, 23(5), pp. 338-347, September-October 2006 .|2009
Method and system for implementing top down design and verification of an electrical circuit design|http://www.google.com/patents/US7937673|5|3|http://scholar.google.com/scholar?cites=18412310007222541627&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18412310007222541627&hl=en&as_sdt=0,5| Test case generation algorithm for a model checker. US20090150136 *, Oct 10, 2006, Jun11, 2009, Sei Yang Yang, Dynamic-based verification apparatus for verification fromelectronicsystemlevelto gate level, and verification method using the same .|2011
TLM protocol compliance checking at the electronic system level|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5783132|1|3|http://scholar.google.com/scholar?cites=4592663103127108164&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4592663103127108164&hl=en&as_sdt=0,5|Abstract—Design and verification of embedded systems at theElectronic System Level(ESL) is common practice. In particular, Transaction Level Modeling (TLM) is the majorreason for the success of ESL design. However, when detailed protocols are modeled at |2011
An FPGA implementation of a brushless DC motor speed controller|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5653617|6|0|http://scholar.google.com/scholar?cites=2684450060561404111&as_sdt=2005&sciodt=0,5&hl=en|None| There are several design methods for FPGA implementation: from the earliest schematic capture,to the widespread hardware description language (HDL) and the recentelectronicsystemlevel(ESL) design [1]. In this paper, the design of a brushless DC motor speed controller |2010
Advances in Parallel Discrete Event Simulation for Electronic System-Level Design|http://www.computer.org/csdl/mags/dt/preprint/MDT2226015.pdf|1|10|http://scholar.google.com/scholar?cites=4020696526424144863&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4020696526424144863&hl=en&as_sdt=0,5|Abstract—At theElectronic System Level(ESL), design valida-tion often relies on discreteevent simulation. Recently, Parallel Discrete Event Simulation (PDES) for ESL models hasgained attention again as it promises to utilize the existing parallelism in today ..s multi-core |2012
UML as a next-generation language for SoC design|http://adt.cs.upb.de/wolfgang/edesign06.pdf|4|0|http://scholar.google.com/scholar?cites=2615610442780488763&as_sdt=2005&sciodt=0,5&hl=en|None| Page 2. We also see SysML as a real opportunity for a specification language beyondtransaction- level andelectronicsystem-levelmodeling. An additional potential lies in UML ..sapplication for architectural, component, and interface description .|2006
Transaction level modeling for early verification on embedded system design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5222871|2|4|http://scholar.google.com/scholar?cites=3715201991598011164&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3715201991598011164&hl=en&as_sdt=0,5| ElectronicSystemLevelis general term that used to name system above RTL .We specify fourkind model for early verification purpose. Keywords-component :ElectronicSystemLevel(ESL),Transaction Level Modeling(TLM), Register Transfer level(RTL), Early verification) |2009
Design of complex image processing systems in esl|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5419780|7|4|http://scholar.google.com/scholar?cites=15301004700901634006&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15301004700901634006&hl=en&as_sdt=0,5| INTRODUCTION It has taken behavioral synthesis 3 generations and over one decade to beseriously considered at the commercial level. Increase design complexity is forcing designersto shift their design methodology from RTL toElectronicSystemLevel(ESL) .|2010
Thermal analysis experiences of a tri-core SoC system|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5542993|4|4|http://scholar.google.com/scholar?cites=13260213814304885766&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13260213814304885766&hl=en&as_sdt=0,5| In this paper, our contributions are as follows. First, we model the power contributionsusing ESL (ElectronicSystemLevel) simulation which allows us to perform systemlevel simulation to obtain legitimate power information .|2010
On the verification of multi-standard SoC&#39;S for reconfigurable video coding based on algorithm/architecture co-exploration|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4671757|5|2|http://scholar.google.com/scholar?cites=11709550596379532305&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11709550596379532305&hl=en&as_sdt=0,5| We have shown that this verification methodology can effectively enhance the reliability andefficiency of SoC ..s with high complexity and reconfigurability. Index Terms—electronicsystemlevel, reconfigurable video coding, SoC, verification 1. INTRODUCTION |2008
Screening for infectious diseases at international airports: the Frankfurt model|http://www.ingentaconnect.com/content/asma/asem/2009/00000080/00000007/art00001|8|9|http://scholar.google.com/scholar?cites=10425678937739597950&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10425678937739597950&hl=en&as_sdt=0,5| Finally, health authorities are legally obligated to trace contacts to control infectious diseases.Therefore, it is not sufficient to collect contact details on a voluntaryelectronicsystemlevel. Dueto the IHR, community mitigation measurements must be implemented very carefully .|2009
FTA Based Runtime Evaluation of System Reliability for Autonomous Unmanned Vehicle|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6128377|2|4|http://scholar.google.com/scholar?cites=2130595007624001730&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2130595007624001730&hl=en&as_sdt=0,5| But for AUV, it has to be done automatically, so runtime evaluation is more necessary. Runtimeevaluation of reliability in theelectronicsystemlevel[3], for system-on-chip [2] and for web service[4] are reported. However, the runtime evaluation of reliability for |2011
Hardware/software codesign: The past, the present, and predicting the future|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6172642|29|2|http://scholar.google.com/scholar?cites=6780456825213753308&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6780456825213753308&hl=en&as_sdt=0,5| Driven by the above challenges, it was soon discovered that there must be a way to raise theabstraction level at which designers express their systems under design, giving birth to the ideaofelectronicsystemlevel(ESL) design as well as ways to interface and reuse designs |2012
Cited by 1|http://scholar.google.com/scholar?cites=443665822674678904&as_sdt=2005&sciodt=0,5&hl=en|1|0|http://scholar.google.com/scholar?cites=443665822674678904&as_sdt=2005&sciodt=0,5&hl=en|None|None|1998
Eliminating race conditions in system-level models by using parallel simulation infrastructure|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6418253|3|8|http://scholar.google.com/scholar?cites=15328923082273553814&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15328923082273553814&hl=en&as_sdt=0,5| I. INTRODUCTION At the starting point of theelectronicsystem-level(ESL) design flow, awell-defined specification model of the intended embedded system is critical for rapid designspace exploration and efficient synthesis and refinement towards a detailed im- plementation |2012
Symbolic system synthesis in the presence of stringent real-time constraints|http://dl.acm.org/citation.cfm?id=2024817|6|5|http://scholar.google.com/scholar?cites=18039975470512421253&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18039975470512421253&hl=en&as_sdt=0,5| in- creasing number of applications and resources, heterogene- ity, distributed implementations,and stringent constraints arising from safety, reliability, and control aspects has be- come thekey challenge for automatic design approaches at theElectronicSystemLevel(ESL) .|2011
Multi-processor soc-based design methodologies using configurable and extensible processors|http://link.springer.com/article/10.1007/s11265-007-0153-7|8|5|http://scholar.google.com/scholar?cites=8706606821391276422&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8706606821391276422&hl=en&as_sdt=0,5| Some of the issues involved in this design approach are used to highlight opportunities for ongoingresearch. Keywords: MPSoC, multiprocessor system-on-chip, configurable processor,instruction-set extension,electronicsystem-leveldesign, programming models, dataflow |2008
ESL power analysis of embedded processors for temperature and reliability estimations|http://dl.acm.org/citation.cfm?id=1629469|9|0|http://scholar.google.com/scholar?cites=12559410363266478476&as_sdt=2005&sciodt=0,5&hl=en|None| Because of complexity reasons, theElectronicSystemLevel(ESL) is gaining importanceas starting point of design. Design alternatives are eval- uated at ESL with respect toseveral design objectives, lately also including temperature .|2009
Optimizing Mapping in System Level Design|http://books.google.com/books?hl=en&lr=&id=aouByCXoWV4C&oi=fnd&pg=PA1&dq=%22Electronic+System+Level%22&ots=M97aXlFDnu&sig=dsL-dsXkkmSDYjNfZTBzfWjo37Q|3|3|http://scholar.google.com/scholar?cites=14149899351351098657&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14149899351351098657&hl=en&as_sdt=0,5| In [5],electronicsystemlevel(ESL) is defined as  ..the utilization of appropriate abstractionsin order to increase comprehension about a system, and to enhance the proba- bility of asuccessful implementation of functionality in a cost-effective manner   |2008
An open-source binary utility generator|http://dl.acm.org/citation.cfm?id=1344423|9|0|http://scholar.google.com/scholar?cites=288379094759458025&as_sdt=2005&sciodt=0,5&hl=en|None| BrazilElectronicsystemlevel(ESL) modeling allows early hardware-dependentsoftware (HDS) develop- ment .1.2 The Need for Platform-Oriented Tools Typically,platforms are described in theelectronicsystemlevel(ESL). The |2008
Designing Chua&#39;s circuit from the behavioral to the transistor level of abstraction|http://www.sciencedirect.com/science/article/pii/S0096300306007478|5|3|http://scholar.google.com/scholar?cites=14276312782473554329&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14276312782473554329&hl=en&as_sdt=0,5| Recently, much of the EDA community has hypedElectronicSystemLevel(ESL) languages asthe new frontier, eg the signal processing design community almost all use MATLAB, becauseit provides three major features to system designers: an intuitive interface that makes it |2007
Efficient dsp algorithm development for fpga and asic technologies|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4402492|5|0|http://scholar.google.com/scholar?cites=7803559393998643239&as_sdt=2005&sciodt=0,5&hl=en|None| and issues described above. Synplicity ..s DSP synthesis concept is based on four keyelements: • Use ofElectronicSystemLevel(ESL) models with 168 978-1-4244-1710-0/07/$25.00 cс 2007 IEEE Page 2. high levels of architectural |2007
An enhanced SystemC UML profile for modeling at transaction-level|http://link.springer.com/chapter/10.1007/978-1-4020-8297-9_15|5|5|http://scholar.google.com/scholar?cites=12115213432241549821&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12115213432241549821&hl=en&as_sdt=0,5| 15.2 SystemC Background The SystemC language is an open standard that is imposingas the reference lan- guage in ESL (ElectronicSystemLevel) design; it is controlled bythe OSCI group [19] made of different companies in the EDA area .|2008
A CAD-tool for the design of n-scrolls chaotic systems from behavioral modeling|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5227989|4|0|http://scholar.google.com/scholar?cites=4546942642071349434&as_sdt=2005&sciodt=0,5&hl=en|None| The top-down hierarchical design flow for n-scrolls chaotic systems based on saturated functions(SFs) is supported on this tool by beginning withElectronicSystemLevel(ESL) simulations[8],[7], and ending with the synthesis of each individual block using operational |2009
UNIVERCM: the UNIversal VERsatile Computational Model for heterogeneous embedded system design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6114163|7|5|http://scholar.google.com/scholar?cites=4094339833815640115&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4094339833815640115&hl=en&as_sdt=0,5| D E C B F A Entry S Exit α, T α βElectronicSystemLevelvoid root_UT::b_transport(tlm::tlm_generic_payload .. trans, sc_time .. t) { ioDataStruct = *((iostruct*) trans.get_data_ptr());if (trans.is_write()) root_function(); trans.set_data_ptr(ioDataStruct); } Environment |2011
Multiple word-length high-level synthesis|http://downloads.hindawi.com/journals/es/2008/916867.pdf|7|6|http://scholar.google.com/scholar?cites=3441769194831732277&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3441769194831732277&hl=en&as_sdt=0,5| Electronic devices are more and more oriented towards multimedia and communicationapplications. The design of system-on-chip (SoC) is currently achieved by using system leveldescription,electronicsystemlevel(ESL) tools, and by reusing predesigned IP-cores .|2008
Method and system for implementing routing refinement and timing convergence|http://www.google.com/patents/US7657860|6|2|http://scholar.google.com/scholar?cites=17590605076570828095&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17590605076570828095&hl=en&as_sdt=0,5|Disclosed is an improved method, system, and article of manufacture for implementing routingfor an electrical circuit and chip design. A routing architecture can be represented as a spectrumof different granular routing levels. Instead of routing based upon area, routing can be performed |2010
Representation, configuration, and reconfiguration of routing method and system|http://www.google.com/patents/US7614028|6|2|http://scholar.google.com/scholar?cites=12125225983704013168&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12125225983704013168&hl=en&as_sdt=0,5|Disclosed is an improved method, system, and article of manufacture for implementing routingfor an electrical circuit and chip design. A routing architecture can be represented as a spectrumof different granular routing levels. Instead of routing based upon area, routing can be performed |2009
ESL hand-off: fact or EDA fiction?|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4555829|2|5|http://scholar.google.com/scholar?cites=7341258741370452902&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7341258741370452902&hl=en&as_sdt=0,5|Page 1. ESL Hand-off: Fact or EDA Fiction? Hiroyuki Yagi (Organizer) STARCYokohama, Kanagawa, Japan Eshel Haritan (Organizer) CoWare, Inc. San Jose,CA, USA Gary Smith (Chair) Gary Smith EDA Santa Clara, CA, USA |2008
A SystemC-only design methodology and the CINE-IP multimedia platform|http://link.springer.com/article/10.1007/s10617-006-9585-8|9|10|http://scholar.google.com/scholar?cites=3813483013091924252&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3813483013091924252&hl=en&as_sdt=0,5| Abstract The increasing complexity of modern System-on-Chip (SoC) platforms has re- vealedthe need for methodologies that enable a rigorous engineering design process, based on acombination ofElectronicSystemLevel(ESL) description languages, and IP-core |2005
SoC/SoPC development using MDD and MARTE profile|http://hal.archives-ouvertes.fr/inria-00468650/|7|14|http://scholar.google.com/scholar?cites=4499774879192457460&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4499774879192457460&hl=en&as_sdt=0,5| to avoid a  ..productivity gap .. [ITR 07]. ESL –ElectronicSystemLevel– tools haveemerged in order to tackle this issue by improving the level of abstraction of hardwaredevelopments. For example, some ESL tooling, enable |2009
Rapid prototyping of a dvb-sh turbo decoder using high-level-synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5404063|4|2|http://scholar.google.com/scholar?cites=11588694972794527188&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11588694972794527188&hl=en&as_sdt=0,5| I. INTRODUCTION In recent years, methodologies such asElectronicSystemLevel(ESL)Design are emerging in the fast prototyping domain. ESL is based on modeling thecomplete system in a high-level language such as C, C;; or Matlab .|2009
Implementation and esl verification of new earliest-deadline-first scheduler for video streaming over wireless networks|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5337508|3|5|http://scholar.google.com/scholar?cites=11118465607239360036&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11118465607239360036&hl=en&as_sdt=0,5| Abstract—We propose a cost-effective and new Earliest- Deadline First (EDF) hardware schedulerwith low power and low circuit area advantages as well as anelectronicsystemlevel(ESL)verification framework for co-exploring algorithms and architectures of wireless |2009
Partitioning electronic circuit designs into simulation-ready blocks|http://www.google.com/patents/US7761828|6|5|http://scholar.google.com/scholar?cites=6448703541973565678&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6448703541973565678&hl=en&as_sdt=0,5|A partitioning method for an integrated circuit (IC) design includes providing a textual filerepresenting the design as library-specific cells and interconnections, including timing data forthe cells and timing data derived from the design after placement and routing. The design is |2010
Esl solutions for low power design|http://dl.acm.org/citation.cfm?id=2133501|4|2|http://scholar.google.com/scholar?cites=16175665478037896477&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16175665478037896477&hl=en&as_sdt=0,5| It typically consists of an RTL level followed by a post-synthesis level and then a post-layout level.Recently the use of so-called ESL (ElectronicSystemLevel) level languages like SystemC hasbeen added prior to the RTL level, turning the flow into an ESL-to-GDSII one .|2010
T Kempf|http://scholar.google.com/citations?user=EQrq6xkAAAAJ&hl=en&oi=sra|7|0|http://scholar.google.com/scholar?cites=7415392391818744845&as_sdt=2005&sciodt=0,5&hl=en|None|None|2008
Statistical high-level synthesis under process variability|http://www.cse.psu.edu/~yxc236/files/IEEEDT09-PVHLS.pdf|9|6|http://scholar.google.com/scholar?cites=14444305561478565721&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14444305561478565721&hl=en&as_sdt=0,5| The first challenge is the increasing gap between pro- ductivity and design complexity.Consequently, we have witnessed a recent trend toward moving design abstraction to a higherlevel, with an emphasis onelectronicsystem-level(ESL) design methodologies .|2009
Recent developments in configurable and extensible processors|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4019489|10|6|http://scholar.google.com/scholar?cites=2542471381182457648&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2542471381182457648&hl=en&as_sdt=0,5| approach is appropriate. 3.3. Improved Design Methodologies The last few years haveseen the real beginnings of anelectronicsystemlevel(ESL) or system-level design(SLD) design methodology for complex SoCs. [7] There are |2006
Tool support for a scheduling analysis view|http://www2.lifl.fr/marteworkshop/proceedingsMarteWS08.pdf#page=41|12|5|http://scholar.google.com/scholar?cites=11191129251877329494&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11191129251877329494&hl=en&as_sdt=0,5| exploration. We are currently seeing the generalization of ESL (ElectronicSystemLevel)design tools but a way to raise even further the abstraction level is to move fromlanguages (like SystemC or System Verilog) to modeling tools .|2008
A high-level development framework for run-time reconfigurable applications|http://altair.ccm.ece.vt.edu/papers/craven_2006_MAPLD06_framework.pdf|6|10|http://scholar.google.com/scholar?cites=7633328998472910866&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7633328998472910866&hl=en&as_sdt=0,5| This focus towardsElectronicSystemLevel(ESL) design is centered on tools that completelyor partially automate the translation of a high-level specification or functional description intoa Hardware Description Language (HDL) format ready for implementation .|2006
Cited by 3|http://scholar.google.com/scholar?cites=8330650794039624639&as_sdt=2005&sciodt=0,5&hl=en|3|0|http://scholar.google.com/scholar?cites=8330650794039624639&as_sdt=2005&sciodt=0,5&hl=en|None|None|2008
Logic simulation method in which simulation is dynamically switchable between models|http://www.google.com/patents/US6816828|10|2|http://scholar.google.com/scholar?cites=1663826007093081742&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1663826007093081742&hl=en&as_sdt=0,5|In a logic simulation method, one of an algorithm level simulation and a register transfer levelsimulation is executed. The algorithm level simulation corresponds to an algorithm leveldescription and the register transfer level simulation corresponds to a register transfer level |2004
Transaction level modeling in practice: motivation and introduction|http://dl.acm.org/citation.cfm?id=2133498|3|2|http://scholar.google.com/scholar?cites=18176117334196541086&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18176117334196541086&hl=en&as_sdt=0,5| Motivation and Introduction Guido Stehr Josef Eckmüller Infineon Technologies AG, 81726Munich, Germany Abstract—ElectronicSystemLeveldesign has gained momen- tum inrecent years and has found its way into industrial main stream .|2010
Extracting behavior and dynamically generated hierarchy from systemc models|http://dl.acm.org/citation.cfm?id=2024810|9|3|http://scholar.google.com/scholar?cites=13696881708577613982&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13696881708577613982&hl=en&as_sdt=0,5| Such systems are far to complex to describe their hardware and software at a low-level ofabstraction. An established approach to cope with this complexity is to specify systems at theElectronicSystem-Level(ESL). A recent overview of ESL tools is given by Gajski et al .|2011
Microprocessor modeling and simulation with systemc|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4239389|5|2|http://scholar.google.com/scholar?cites=17774467609432170915&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17774467609432170915&hl=en&as_sdt=0,5| In addition to architect exploration, many design and ver- built,electronicsystemlevel(ESL) [1] methodology has be- ification tasks also benefit from a well-designed processorcome popular among advancedchip designers to attack the model .|2007
Open-people: Open power and energy optimization PLatform and estimator|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6386956|4|10|http://scholar.google.com/scholar?cites=70842604133240270&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=70842604133240270&hl=en&as_sdt=0,5| a set ofElectronicSystemLevel(ESL) tools coupled with accurate power models elaboratedwithin the first alternative. Mainly, we offer tools at the functional and transactional levels inthe context of multilevel exploration of new complex architectures .|2012
Ambient intelligence: gigascale dreams and nanoscale realities|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1493857|65|3|http://scholar.google.com/scholar?cites=15388494381999953999&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15388494381999953999&hl=en&as_sdt=0,5| This allows for clock frequencies below 500MHz, lower supply voltage, use of com- mercialEDA andElectronicSystemLevel(ESL) design tools and of reuse of large IP blocks. Thisis mandatory in order to reduce NRE cost and time-to-market .|2005
Fundamental Physics and Chemistry behind Molecular Crystal Detonations at a Microscopic Level|http://link.springer.com/chapter/10.1007/978-94-009-2035-4_5|5|2|http://scholar.google.com/scholar?cites=13225727287045745707&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13225727287045745707&hl=en&as_sdt=0,5| shock-induced detonations. Early simple work on nitroaromatic compounds at the2(electronicsystemlevelsuggested that the CN bond was involved in detonation,in the flI ..St excited 21 .. electronic state. In Hiickel approximations |1990
Transaction level modeling|http://link.springer.com/chapter/10.1007/0-387-26233-4_2|5|7|http://scholar.google.com/scholar?cites=6096848077732741746&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6096848077732741746&hl=en&as_sdt=0,5| transfer completion within a system. 2.2 Modeling Approach The terms of TLM definedin the last section can be attained through an appropriateelectronicsystemlevel(ESL) modeling approach. The right candidate to do this |2005
Adaptive dynamic thread scheduling for simultaneous multithreaded architectures with a detector thread|http://www.sciencedirect.com/science/article/pii/S0743731506001286|4|5|http://scholar.google.com/scholar?cites=2391626941059302552&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2391626941059302552&hl=en&as_sdt=0,5| in Irvine, USA. His major roles include developingelectronicsystem-level(ESL) design andsimulation solutions for sytem-on-chips (SoCs). Before joining ARM Inc., he worked for SamsungElectronics in Korea and developed ESL modeling solutions for various SoC designs .|2006
Advancing the SystemC Analog/Mixed-Signal (AMS) Extensions|http://www.accellera.org/resources/articles/amsdynamictdf/Whitepaper_SystemC_AMS_Dynamic_TDF_September_2011.pdf|5|0|http://scholar.google.com/scholar?cites=17756244732053802670&as_sdt=2005&sciodt=0,5&hl=en|None| 3 Abstract SystemC™ [1] is an industry-standard language forelectronicsystem-level(ESL)design and modeling, enabling the creation of abstract architectural descriptions of digitalhardware/software (HW/SW) systems, also known as virtual prototypes .|2011
A multi-granularity power modeling methodology for embedded processors|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5401086|8|10|http://scholar.google.com/scholar?cites=16898142281242903932&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16898142281242903932&hl=en&as_sdt=0,5| model processor power dissipation. It is critical for these processor power modelsto be useable across various modeling abstractions in anelectronicsystemlevel(ESL) design flow, to guide early design decisions. In this paper |2011
Digital systems design with FPGAs and CPLDs|http://books.google.com/books?hl=en&lr=&id=vggmNXdzayYC&oi=fnd&pg=PR17&dq=%22Electronic+System+Level%22&ots=s4NhfvL-hf&sig=lbDPjoWHtseJxilqpWDg135gP24|37|7|http://scholar.google.com/scholar?cites=12529167645546140240&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12529167645546140240&hl=en&as_sdt=0,5| Co-Design  ..62 2.7 Formal Verification ..65 2.8 Embedded Systems and Real-TimeOperating Systems  ..66 2.9ElectronicSystem-LevelDesign  ..67 |2011
A workbench for analytical and simulation based design space exploration of software defined radios|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4749688|4|4|http://scholar.google.com/scholar?cites=8069562201312839506&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8069562201312839506&hl=en&as_sdt=0,5| design stages. The analysis is integrated into anElectronicSystemLevel(ESL) basedsimulation framework al- lowing a seamless design flow from purely mathematicalanalysis down to the final implementation of the SDR. In |2009
Automatic synthesis of OSCI TLM-2.0 models into RTL bus-based IPs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5496652|6|3|http://scholar.google.com/scholar?cites=3025069625752353361&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3025069625752353361&hl=en&as_sdt=0,5| I. INTRODUCTION TLM is nowadays the reference modeling style for design and verificationof modern system-on-chips (SoCs) at theelectronicsystem-level(ESL) [1]. TLM greatly speedsup the design process by allowing designers to model and verify complex systems at |2010
Retargetable generation of TLM bus interfaces for MP-SoC platforms|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4076345|8|11|http://scholar.google.com/scholar?cites=9397906242737467926&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9397906242737467926&hl=en&as_sdt=0,5| level bus-interfaces with dif- ferent levels of abstraction [4, 5, 6, 7]. Based on the SystemC lan-guage as the emerging EDA standard for system-level design, Sys- temC TLM communicationmodels are supported by a new gen- eration ofElectronicSystemLevel(ESL) SoC |2005
Specification of alternative execution semantics of UML sequence diagrams within actor-oriented models|http://dl.acm.org/citation.cfm?id=1284567|5|2|http://scholar.google.com/scholar?cites=12863007045368430986&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12863007045368430986&hl=en&as_sdt=0,5| methodology. General Terms Design, Experimentation, Languages, Verification.Keywords UML, Sequence Diagram, Message Sequence Charts, Actor- Orientation,Embedded Systems,ElectronicSystemLevel. 1. INTRODUCTION |2007
Design and implementation of co-design toolset for tcore processor|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4746357|6|2|http://scholar.google.com/scholar?cites=12694351602121646201&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12694351602121646201&hl=en&as_sdt=0,5| The transaction level model (TLM) of corresponding Tcore in SystemC is generated, which canbe used as a high abstraction level IP by ESL (Electronic1665 Page 3.SystemLevel) platformsfor system architecture design and software development of a SoC .|2008
System level design principles|http://link.springer.com/content/pdf/10.1007/1-4020-4826-2_4.pdf|2|0|http://scholar.google.com/scholar?cites=4214519137332207276&as_sdt=2005&sciodt=0,5&hl=en|None| due to the restrictive input specification formalism. Today an intermediate designphase calledElectronicSystemLevel(ESL) is emerging as the solution to the systemcomplexity problem. In this phase the application is jointly |2006
Optimizing the simulation speed of qemu and systemc-based virtual platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5678362|3|2|http://scholar.google.com/scholar?cites=11430310432075992273&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11430310432075992273&hl=en&as_sdt=0,5| speed of instruction-accurate simulator by a factor of 1.153 and the simulation speed of cycle-count-accurate simulator with different bus arbitration policies by a factor of 1.354 or 1.390, thusmaking the virtual platform even more suitable forelectronicsystemlevel(ESL) design |2010
A model-driven approach for hybrid power estimation in embedded systems design|http://jes.eurasipjournals.com/content/2011/1/569031/|9|16|http://scholar.google.com/scholar?cites=14717470474929850608&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14717470474929850608&hl=en&as_sdt=0,5| As technology scales for increased circuit density and performance, the management of powerconsumption in system-on-chip (SoC) is becoming critical. Today, having the appropriateelectronicsystemlevel(ESL) tools for power estimation in the design flow is mandatory .|2011
A co-design methodology based on model driven architecture for real time embedded systems|http://www.sciencedirect.com/science/article/pii/S0895717710001536|9|7|http://scholar.google.com/scholar?cites=9607704567330558682&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9607704567330558682&hl=en&as_sdt=0,5| Besideselectronicsystemlevel(ESL) modeling approaches, Unified Modeling Language (UML)[5], originally dedicated to software development, has extended its scope to real time embedded(RTE) system development, including hardware design [6]. As the development of |2011
Review of electronic design automation tools for high-level synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5599646|2|0|http://scholar.google.com/scholar?cites=931236254563471599&as_sdt=2005&sciodt=0,5&hl=en|None| The system design and verification methodologies that begin at a higher level of abstraction thanthe current mainstream RTL, are classified collectively asElectronicSystemLevel(ESL) design[6]. Some strategies to increase the abstraction level of the design are: 1) Hardware |2010
A comprehensive integration infrastructure for embedded system design|http://www.sciencedirect.com/science/article/pii/S0141933112000245|4|5|http://scholar.google.com/scholar?cites=8903052051508148348&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8903052051508148348&hl=en&as_sdt=0,5| We draw our conclusions in the last section. 2. Related work. HW/SW interfacing hasbeen a subject of great interest for decades under a variety of different names (egSystem Level Design, Co-design orElectronicSystemLevel) .|2012
An optimizing compiler for out-of-order parallel ESL simulation exploiting instance isolation|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6164992|5|5|http://scholar.google.com/scholar?cites=3987698113049899172&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3987698113049899172&hl=en&as_sdt=0,5| doemer@uci.edu Abstract—Electronicsystem-level(ESL) design relies on fastdiscrete event (DE) simulation for the validation of design models written insystem-level description languages (SLDLs). An advanced technique |2012
On the interface between QEMU and SystemC for hardware modeling|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5669197|3|4|http://scholar.google.com/scholar?cites=10583461542697555207&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10583461542697555207&hl=en&as_sdt=0,5| I. INTRODUCTION Because of the rapid development of System-on-Chip (SoC), virtualplatform for hardware/software co-simulation at system level has played a significant roleat the early stage of theElectronicSystemLevel(ESL) design flow .|2010
State propagation for modules|http://www.google.com/patents/US7684877|8|4|http://scholar.google.com/scholar?cites=7501972626504728078&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7501972626504728078&hl=en&as_sdt=0,5|A system facilitates state processing in an industrial control environment is provided. The systemincludes a module component to facilitate control operations in an industrial control environment.A propagation component is embedded within the module component to communicate |2010
The Functional Verification of Electronic Systems: an overview from various points of view|http://books.google.com/books?hl=en&lr=&id=jt_gr2bHqqUC&oi=fnd&pg=PR3&dq=%22Electronic+System+Level%22&ots=U9RLSf10_S&sig=zs25x5A7MgmWn141rCEU1d9fQX4|3|0|http://scholar.google.com/scholar?cites=14973736817561912624&as_sdt=2005&sciodt=0,5&hl=en|None| Gartner has also estimated that the productivity effect of moving up to the next level ofabstraction, currently called the ..electronicsystemlevel(ESL), .. will provide an additional60% improvement. This observation also passes a quick sanity check .|2005
Applying ESL in A Dual-Core SoC Platform Designing|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4063043|2|0|http://scholar.google.com/scholar?cites=6642124036039406543&as_sdt=2005&sciodt=0,5&hl=en|None| Alan P. Su alan_su@springsoft.com SpringSoft, Inc. Robert Chen rc@itri.org.tw SoCTechnology Center, ITRI ABSTRACT We appliedElectronicSystemLeveldesign methodology(ESL) in the dual-core System-on-a-Chip (SoC) platform designing .|2006
A mixed-mode vector-based dataflow approach for modeling and simulating lte physical layer|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5522655|6|2|http://scholar.google.com/scholar?cites=14585906489549442897&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14585906489549442897&hl=en&as_sdt=0,5| ABSTRACT Long Term Evolution (LTE) is one of the emerging tech- nologies toward 4thgeneration mobile wireless networks. For LTE physical layer development,electronicsystemlevel(ESL) tools are widely used to assist design and verification processes .|2010
Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part I: Hardware Architecture &amp; Software Development Tools|http://link.springer.com/article/10.1007/s11265-010-0470-0|16|11|http://scholar.google.com/scholar?cites=905227438282056056&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=905227438282056056&hl=en&as_sdt=0,5| addition to core developments, much more efforts will be put on platform technologies such aslow-power and high- bandwidth on-chip network, optimized memory organi- zation  .. DMAcontrollers, platform-optimized runtime software, andelectronicsystem-level(ESL) design |2011
Voltage and frequency island optimizations for many-core/networks-on-chip designs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5543066|4|4|http://scholar.google.com/scholar?cites=5817241945406107168&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5817241945406107168&hl=en&as_sdt=0,5| This paper will discuss some recent advancement of VFI optimizations for many-corelNoCdesigns. We will also discuss other research challenges for low-power many-corelNoCdesigns from anelectronicsystemlevel(ESL) perspective .|2010
A computational reflection mechanism to support platform debugging in SystemC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5753864|11|9|http://scholar.google.com/scholar?cites=14866320215993760525&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14866320215993760525&hl=en&as_sdt=0,5| 1. INTRODUCTION The ever increasing system complexity has been moti- vating thecreation of new design methodologies for several years now, culminating with the so calledElectronicSystemLevel(ESL) design and platform-based design .|2007
Excimer-laser-based multifunctional patterning systems for optoelectronics, MEMS, materials processing, and biotechnology|http://proceedings.spiedigitallibrary.org/proceeding.aspx?articleid=894013|5|5|http://scholar.google.com/scholar?cites=15791024190610299505&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15791024190610299505&hl=en&as_sdt=0,5| economics of the entire manufacturing process. These performance and economicconsiderations at the module level ultimately influence the size and cost at theelectronicsystemlevel. Whereas for production of semiconductor |2003
A QEMU and SystemC-based cycle-accurate ISS for performance estimation on SoC development|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5737847|9|3|http://scholar.google.com/scholar?cites=9425533208638095232&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9425533208638095232&hl=en&as_sdt=0,5| The main contributions of this paper are threefold: 1) a hardware/software co-simulationenvironment capable of running a full-fledged OS at the early stage of theelectronicsystemleveldesign flow at an acceptable simulation speed is proposed; 2) a virtual platform constructed |2011
A remote approach to measure blood perfusion from the human face|http://proceedings.spiedigitallibrary.org/proceeding.aspx?articleid=1331917|4|5|http://scholar.google.com/scholar?cites=5846128857398157752&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5846128857398157752&hl=en&as_sdt=0,5| of the microelectronic programmable architectures, the above imaging PPG signal processingwill be implemented by the means of a high-performance real-time signal processingsystem[13] developed with a hybrid methodology ofelectronicsystemlevel(ESL) and register |2009
Algebra-logical diagnosis model for SoC F-IP|http://www.wseas.us/e-library/transactions/circuits/2008/27-615.pdf|7|2|http://scholar.google.com/scholar?cites=2418165923517204160&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2418165923517204160&hl=en&as_sdt=0,5| Key-Words: - Diagnosis, System-on-Chip,ElectronicSystemLevel, Transaction LevelModelling, Infrastruc- ture Intellectual Property, Functional Intellectual Property,Testbench, Fault 1 I-IP Infrastructure Computational and hardware |2008
Method and apparatus for scan design using a formal verification-based process|http://www.google.com/patents/US6748352|6|2|http://scholar.google.com/scholar?cites=9085788554068854707&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9085788554068854707&hl=en&as_sdt=0,5| US20110184713 *, Jan 10, 2011, Jul 28, 2011, Sei Yang Yang, Dynamic-basedverification apparatus for verification fromelectronicsystemlevelto gate level, andverification method using the same. * Cited by examiner. Classifications .|2004
Cited by 4|http://scholar.google.com/scholar?cites=10227898964182485964&as_sdt=2005&sciodt=0,5&hl=en|4|0|http://scholar.google.com/scholar?cites=10227898964182485964&as_sdt=2005&sciodt=0,5&hl=en|None|None|2005
Automated design process and method for multi-rail cells and connections|http://www.google.com/patents/US7694241|4|2|http://scholar.google.com/scholar?cites=5233844560637031353&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5233844560637031353&hl=en&as_sdt=0,5| Furthermore without loss of generality, these syntactic elements and/or constructs canbe applied toElectronicSystemLeveldescription (ESL), Gate Level netlist descriptionor other design description at appropriate abstraction level. FIG .|2010
A framework for compiler driven design space exploration for embedded system customization|http://link.springer.com/chapter/10.1007/978-3-540-30502-6_29|3|9|http://scholar.google.com/scholar?cites=8280916717417423757&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8280916717417423757&hl=en&as_sdt=0,5| The abstractions for automated EDA tool flows evolved from switch-level abstractions of transistors,through the gate-level, to the register transfer level, with much of the current interest focused attheElectronicSystemLevel(ESL), utilizing hardware specifica- tions in the form of |2005
Cited by 3|http://scholar.google.com/scholar?cites=6538323982251548682&as_sdt=2005&sciodt=0,5&hl=en|3|0|http://scholar.google.com/scholar?cites=6538323982251548682&as_sdt=2005&sciodt=0,5&hl=en|None|None|2006
Adaptive Multiprocessor System-on-Chip Architecture: New Degrees of Freedom in System Design and Runtime Support|http://link.springer.com/chapter/10.1007/978-1-4419-6460-1_6|5|3|http://scholar.google.com/scholar?cites=13987002136150064655&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13987002136150064655&hl=en&as_sdt=0,5| as VHDL or Verilog, have to be used. There exist some ESL (ElectronicSystemLevel)design tools that ease the programmability by offering special C-to-Gates orMatlab-to-VHDL tool flows. But this is still a wide research topic |2011
An overview of today&#39;s high-level synthesis tools|http://link.springer.com/article/10.1007/s10617-012-9096-8|5|8|http://scholar.google.com/scholar?cites=1627155702112002989&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1627155702112002989&hl=en&as_sdt=0,5| Even though HLS tools are still lacking some maturity, they are constantly improvingand the industry is now starting to adopt them into their design flows. KeywordsElectronicsystem-level· High-level synthesis 1 Introduction |2012
Implementation and prototyping of a complex multi-project system-on-a-chip|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5118264|3|4|http://scholar.google.com/scholar?cites=16911437124477579829&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16911437124477579829&hl=en&as_sdt=0,5| III. VIRTUAL PROTOTYPING In order to verify the MP-SoC design before taping out,we created a system modeling and hardware/software co- design virtual platformusing “ElectronicSystemLevel” (ESL) design methodology .|2009
Combining mapping and partitioning exploration for NoC-based embedded systems|http://www.sciencedirect.com/science/article/pii/S1383762110000172|8|4|http://scholar.google.com/scholar?cites=7075841761237182035&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7075841761237182035&hl=en&as_sdt=0,5|Networks on Chip (NoC) have emerged as the key paradigm for designing a scalablecommunication infrastructure for future Systems on Chip (SoC). An important iss.|2010
HW/SW co-design platform for image and video processing applications on Virtex-5 FPGA using PICO|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5612173|3|0|http://scholar.google.com/scholar?cites=3118938278098332823&as_sdt=2005&sciodt=0,5&hl=en|None| IVPP for real-time video processing. Index Terms— Field programmable gate arrays,real-time video processing, system level design,electronicsystemlevel, high levelsynthesis, PICO I. INTRODUCTION MAGE and video processing |2010
The way to ESL|http://digital-library.theiet.org/content/journals/10.1049/ess_20070305|1|2|http://scholar.google.com/scholar?cites=1444706117023600276&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1444706117023600276&hl=en&as_sdt=0,5| h a t w e belie v e is aw o rking By Brian Bailey, Grant Martin and Andrew Piziali .Electronicsystemleveldesign promises faster development for complex system-on-chip designs. But getting theredoes not necessarily involve a straight path. to ESL Electronics June/July 2 |2007
System-level simulation acceleration for architectural performance analysis using hybrid virtual platform system|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6407126|1|2|http://scholar.google.com/scholar?cites=3390303729363961682&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3390303729363961682&hl=en&as_sdt=0,5| com Abstract—Virtual platform is renowned for architecture exploration and validation,early software development, hardware/software co-development ofElectronicSystemLevel(ESL) System-on-Chip (SoC) design process .|2012
An ESL approach for energy consumption analysis of cache memories in SoC platforms|http://dl.acm.org/citation.cfm?id=1945433|4|6|http://scholar.google.com/scholar?cites=17631978592423213502&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17631978592423213502&hl=en&as_sdt=0,5| architecture exploration is a necessity. This paper proposes anElectronic-System-Level(ESL) approach for system modeling and cache energy consumption analysisof SoCs called PCacheEnergyAnalyzer. It uses as entry |2011
Building a common ESL design and verification methodology-is it just a dream?|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1688822|2|0|http://scholar.google.com/scholar?cites=13460057234064321580&as_sdt=2005&sciodt=0,5&hl=en|None|Page 1. 22 Building a Common ESLDesign and Verification Methodology - Is it Just a Dream?Organizer: Chair: Francine Bacchini Gary Smith Francine Bacchini, Inc., San Jose, CAGartner-Dataquest, San Jose, CA +1.408.839.8153 +1.408.468.8000 francine.b@comcast.net |2006
Enhanced IP-XACT platform descriptions for automatic generation from UML/MARTE of fast performance models for DSE|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6386959|6|2|http://scholar.google.com/scholar?cites=4792483153928529987&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4792483153928529987&hl=en&as_sdt=0,5| B. IP-XACT inElectronicSystemLeveldesign A component-based approach, enabling theautomatic integration of different component models and the generation of the complete systemmodel is an important issue in order to extend the possibilities of simulation tools .|2012
SoC R&amp;D trend for future digital life|http://search.ieice.org/bin/summary.php?id=e88-c_8_1705|4|8|http://scholar.google.com/scholar?cites=12193327729253212307&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12193327729253212307&hl=en&as_sdt=0,5| SoCs and high-end multimedia SoCs. •Electronicsystem-leveldesign automationis another cru- cial part of a future SoC design to cope with ever- increasing designcomplexity. Fast hardware-software co-simulation technique |2005
Fast and accurate hybrid power estimation methodology for embedded systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6136852|4|2|http://scholar.google.com/scholar?cites=9144373842524098748&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9144373842524098748&hl=en&as_sdt=0,5|Page 1. Fast and Accurate Hybrid Power Estimation Methodology for EmbeddedSystems Santhosh Kumar RETHINAGIRI∗, Rabie BEN ATITALLAH†, Smail NIAR†,Eric SENN‡, and Jean-Luc DEKEYSER∗ ∗ INRIA Lille Nord |2011
The system verification methodology for advanced TLM verification|http://dl.acm.org/citation.cfm?id=2380497|4|4|http://scholar.google.com/scholar?cites=9037334757710026461&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9037334757710026461&hl=en&as_sdt=0,5| exponential growth [15]. To cope with that increasing complexity and to boostproductivity atElectronicSystemLevel(ESL), more efficient verification languagesand technologies have been introduced. Today, advanced verification |2012
Essential electronic design automation (EDA)|http://books.google.com/books?hl=en&lr=&id=NYnphhDUN5cC&oi=fnd&pg=PR15&dq=%22Electronic+System+Level%22&ots=AAToMxGKF9&sig=-ggBBHAGAXBgf5rnVowE6-v3SxM|7|3|http://scholar.google.com/scholar?cites=1631730842854606126&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1631730842854606126&hl=en&as_sdt=0,5| Groups 57 Personnel—The Key to EDA Support 57 University Connections 58 Summary 60 QuickQuiz 60 Chapter 4 Overview of EDA Tools and Design Concepts 63 Introduction 64 ToolImprovements 64 Major Classes of EDA Tools 65ElectronicSystem-LevelDesign Tools |2004
A co-design methodology for processor-centric embedded systems with hardware acceleration using FPGA|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6211770|5|3|http://scholar.google.com/scholar?cites=16159831342817166162&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16159831342817166162&hl=en&as_sdt=0,5| These approaches are commonly known asElectronicSystemLevel(ESL) [1]. At the same time,almost all embedded systems are nowa- days a combination of software running on embeddedpro- cessor cores supporting hardware elements such as memories, processor buses |2012
Efficient high-level modeling in the networking domain|http://dl.acm.org/citation.cfm?id=1871214|3|11|http://scholar.google.com/scholar?cites=962771288519548910&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=962771288519548910&hl=en&as_sdt=0,5| Rainer Dorsch IBM Research  .. Development GmbH, Germany Abstract — StartingElectronicSystemLevel(ESL) design flows with executable High-Level Models(HLMs) has the po- tential to sustainably improve productivity .|2010
Floating point implementation of FFT using a novel ESL design flow|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5412492|2|4|http://scholar.google.com/scholar?cites=8805209089186334472&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8805209089186334472&hl=en&as_sdt=0,5| Loughborough University, Leicestershire, UK v.chouliaras@lboro.ac.uk Abstract—To demonstratethe benefit ofElectronicSystemLevel(ESL) methodology, the development of scalar and parallelFFT engine is presented using a novel ESL design flow in this paper .|2009
High-level synthesis techniques for in-circuit assertion-based verification|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5470747|4|4|http://scholar.google.com/scholar?cites=4353884954934754303&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4353884954934754303&hl=en&as_sdt=0,5| 1. INTRODUCTION High-level synthesis (HLS), also referred to asElectronicSystemLevel(ESL), for FPGAs allows portions of a program written in a High-Level Language(HLL) such as C to be executed on an FPGA. Although |2010
Speeding Up the Clock|http://www.kmitl.ac.th/emc/web%20trm/Energy%20%20in%20project%20group/3/Global/IEEE%20JNL%202002%20Directions%20for%20drivers%20and%20design.pdf|5|5|http://scholar.google.com/scholar?cites=12994143715679454228&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12994143715679454228&hl=en&as_sdt=0,5| 6) intelligent testbench, an RTL verification automation tool (“cockpit”), which partitions asystem-level design description into verifiable blocks and then executes appropriate verificationtools while tracking code coverage, 2003; and 7) “electronicsystem-level” (immedi- ately |2002
Automatic C Compiler Generation from Architecture Description Language ISAC.|http://www.researchgate.net/publication/221274115_Automatic_C_Compiler_Generation_from_Architecture_Description_Language_ISAC/file/e0b4952e6bfe6853bf.pdf|9|4|http://scholar.google.com/scholar?cites=8660976338248331403&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8660976338248331403&hl=en&as_sdt=0,5| each new technology process node.ElectronicSystemLevel(ESL) methodologiestry to lower design costs by providing guidelines for SoC (System on Chip) and MPSoC(Multiprocessor SoC) design. One ESL methodology for |2010
Are we ready for system-level synthesis?|http://dl.acm.org/citation.cfm?id=1120969|1|2|http://scholar.google.com/scholar?cites=13885719276770926364&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13885719276770926364&hl=en&as_sdt=0,5| Electronicsystem-level(ESL) design automation has been identified by Dataquest as thenext productivity boost for the semiconductor industry. We have put together a distinguishedpanel of experts to discuss if we are ready for system-level synthesis .|2005
Trends in embedded software synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6045483|4|2|http://scholar.google.com/scholar?cites=17838439186539479433&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17838439186539479433&hl=en&as_sdt=0,5| solve the programming problem. In this paper we describe some of the major trendsin software synthesis and its place in the overall environment ofElectronicSystemLevel(ESL) design and verification. The trends are illustrated |2011
TLM2. 0 based timing accurate modeling method for complex NoC systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5538041|2|2|http://scholar.google.com/scholar?cites=2720373242074040232&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2720373242074040232&hl=en&as_sdt=0,5| From the perspective ofelectronicsystemleveldesign as defined in Bailey et al .REFERENCES [1] B. Bailey, G. Martin, A. Piziali, ESL design and verification, a perscrip-tion forelectronicsystemlevelmethodology, Morgan Kaufmann, 2007 .|2010
An FPGA-based Experiment Platform for Hardware-Software Codesign and Hardware Emulation.|http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.94.5618&rep=rep1&type=pdf|5|3|http://scholar.google.com/scholar?cites=8448248958898431557&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8448248958898431557&hl=en&as_sdt=0,5| However there exist various computation models, tool and design flow which produce achallenge for creating such environments [2].ElectronicSystemLevel(ESL) design is oneof the method- ologies used for classifying the codesign problem .|2006
Building a standard ESL design and verification methodology: is it just a dream?|http://dl.acm.org/citation.cfm?id=1147005|2|2|http://scholar.google.com/scholar?cites=3680325205895636909&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3680325205895636909&hl=en&as_sdt=0,5| ESL, Methodology, Modeling Rapid Hardware Prototyping, RTL, SystemC, SystemVerilog,Verification PANEL SUMMARY In recent years, industry cooperation has established commonlanguage and methodology standards to supportelectronicsystemlevel(ESL) modeling |2006
Cited by 1|http://scholar.google.com/scholar?cites=12645882332289797646&as_sdt=2005&sciodt=0,5&hl=en|1|0|http://scholar.google.com/scholar?cites=12645882332289797646&as_sdt=2005&sciodt=0,5&hl=en|None|None|2004
Algebra-logical method for SoC embedded memory repair|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4600965|6|0|http://scholar.google.com/scholar?cites=17812138343437777519&as_sdt=2005&sciodt=0,5&hl=en|None| Computational and hardware complexity of modern digital systems on a chip (SoC) ischaracterized by millions of equivalent gates and requires making and implementation of newhigh-level design technologies:ElectronicSystemLevel(ESL) Design, Transaction Level |2008
Cited by 1|http://scholar.google.com/scholar?cites=5495983773321336939&as_sdt=2005&sciodt=0,5&hl=en|1|0|http://scholar.google.com/scholar?cites=5495983773321336939&as_sdt=2005&sciodt=0,5&hl=en|None|None|2005
Semantics and verification of a language for modelling hardware architectures|http://link.springer.com/chapter/10.1007/978-3-540-75221-9_13|7|7|http://scholar.google.com/scholar?cites=355080505628593810&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=355080505628593810&hl=en&as_sdt=0,5|Page 1. Semantics and Verification of a Language for Modelling Hardware Architectures*Michael R. Hansen, Jan Madsen, and Aske Wiid Brekling Informatics and Math.Modelling, Technical University of Denmark Ricard Petersens |2007
System-level bus-based communication architecture exploration using a pseudoparallel algorithm|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5166607|2|4|http://scholar.google.com/scholar?cites=10207401755155687222&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10207401755155687222&hl=en&as_sdt=0,5| architecture.Electronicsystem-level(ESL) methodology utilizes a higher level ofdesign abstract models to enable hardware/software (HW/SW) cosimulation, andto speedup design space exploration for a sophisticated system- |2009
Design and Application of Multi-Layer AMBA High-Speed Bus Based on the Crossbar Switch Architecture [J]|http://en.cnki.com.cn/Article_en/CJFDTOTAL-DZQJ200705091.htm|2|0|http://scholar.google.com/scholar?cites=17601466139015827803&as_sdt=2005&sciodt=0,5&hl=en|None| quickly upgraded from standard AMBA bus to Crossbar Switch Multi-layer AMBA bus.The busarchitecture has been designed with Synopsys tools using 0.18 μm CMOS library technologyand verified under the system environment built by theElectronicSystemLevel(ESL) test |2007
Programmable System-on-Chip for Silicon Prototyping|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4926187|5|5|http://scholar.google.com/scholar?cites=3570837345427336384&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3570837345427336384&hl=en&as_sdt=0,5| En- gineering. He is the holder of five ROC and four US patents. His interests includethe design and test of digital circuits with main focuses on system-on-a-chiptesting/debugging andelectronicsystemleveldesign. Dr. Lee |2011
FPGA-Based DSP|http://link.springer.com/chapter/10.1007/978-1-4614-6859-2_22|6|4|http://scholar.google.com/scholar?cites=12332690337457400784&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12332690337457400784&hl=en&as_sdt=0,5| ElectronicSystemLevel(ESL)-Based Design of Core Based Architectures. The rapidlyincreasing scale of the design challenge facing FPGA designers is such that more radical,higher productivity design approaches have begun to emerge and stabilise .|2013
TEPE: a SysML language for time-constrained property modeling and formal verification|http://dl.acm.org/citation.cfm?id=1921556|18|16|http://scholar.google.com/scholar?cites=3199626156213979167&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3199626156213979167&hl=en&as_sdt=0,5| fashion [AM10].ElectronicSystemLevel(ESL), which is an emerging elec- tronicdesign methodology, has stimulated research work on joint use of SysML and formallanguages supported by simu- lation tools. Several papers |2011
ConcurrenC: A new approach towards effective abstraction of C-based SLDLs|http://link.springer.com/chapter/10.1007/978-3-642-04284-3_6|3|11|http://scholar.google.com/scholar?cites=8802255792461148244&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8802255792461148244&hl=en&as_sdt=0,5| At theElectronicSystemLevel(ESL), on the other hand, we have the popular C- based SLDLsSystemC and SpecC which are more or less supported by early academic and commercial tools[2,3]. As at RTL, the languages are restricted to a (small) subset of supported features |2009
Toward PDN resource estimation: A law of general power density|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6135432|3|20|http://scholar.google.com/scholar?cites=18199665742727297170&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18199665742727297170&hl=en&as_sdt=0,5| Power is estimated at all levels of design abstraction.Electronicsystemlevel(ESL)estimation typically exploits a history of mea- sured power of IPs. Register-transfer level(RTL) tools can apply quick-synthesis method before power estimation .|2011
Optimization techniques for ADL-driven RTL processor synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1509448|20|8|http://scholar.google.com/scholar?cites=10314715683971884663&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10314715683971884663&hl=en&as_sdt=0,5| ElectronicSystemLevel(ESL) tools are used more and more in order to meet this seriouschallenge of design complexity [1]. It is important to take the advantage of shrinking fabricationprocess and at the same time, meet tight development cycle constraints. ESL tools based on |2005
Automatic generation of optimized and synthesizable hardware implementation from high-level dataflow programs|http://dl.acm.org/citation.cfm?id=2438014|3|9|http://scholar.google.com/scholar?cites=17257140555192194425&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17257140555192194425&hl=en&as_sdt=0,5| In 2007, the notion ofElectronicSystemLevelDesign (ESLD) has been introduced in [1] as asolution to decrease the time to market using high-level synthesis which is an automaticcompilation of high-level description into a low- level one called register transfer level (RTL) .|2012
Mapping Actor-Oriented Models to TLM Architectures.|http://www.imd.uni-rostock.de/veroeff/2007_9_20_18_ghnt07mapping.pdf|4|8|http://scholar.google.com/scholar?cites=13482409012245387333&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13482409012245387333&hl=en&as_sdt=0,5| In order to benefit from the best of both worlds, ie, analyzability of actor-oriented modelsas well as fast simulation and synthesis from TLM, a combination of these two methodologiescould be the next step towardselectronicsystemleveldesign .|2007
A Mixed Level Simulation Environment for Stepwise RTOS Software Refinement|http://link.springer.com/chapter/10.1007/978-3-642-15234-4_15|4|4|http://scholar.google.com/scholar?cites=1473338067932956460&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1473338067932956460&hl=en&as_sdt=0,5| 1 Introduction The introduction of RTOS models raised the level of software-awareabstraction to trueelectronicsystemleveldesigns. Today, real-time properties of evenvery complex de- signs with several CPUs can be verified efficiently .|2010
HLS tools for FPGA: faster development with better performance|http://link.springer.com/chapter/10.1007/978-3-642-19475-7_8|4|10|http://scholar.google.com/scholar?cites=15331627127928351984&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15331627127928351984&hl=en&as_sdt=0,5| Recently, many efforts have been done to help FPGA-targeted application designers todeal with such huge amount of resources. In particular,ElectronicSystemLeveltoolsprovide higher levels of abstraction than traditional HDL design flow .|2011
A co-simulation approach for control performance analysis during design space exploration of cyber-physical systems|http://dl.acm.org/citation.cfm?id=2000372|2|4|http://scholar.google.com/scholar?cites=5694092534650110660&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5694092534650110660&hl=en&as_sdt=0,5| distributed fashion. Here, the ar- chitecture as well as the scheduling policies influencethe con- trol performance. Thus, considering control performance as design objectiveatElectronicSystemLevelbecomes manda- tory. This work |2011
Image processing application development: from rapid prototyping to SW/HW co-simulation and automated code generation|http://link.springer.com/chapter/10.1007/11492429_79|5|7|http://scholar.google.com/scholar?cites=6952991106241147092&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6952991106241147092&hl=en&as_sdt=0,5| Available: http://www.matrox.com/ imaging/products/mil 7. The Mathworks© Image ProcessingToolbox 5. Available: http://www.mathworks.com/ products/image/ 8. Perrier, V.: A look insideElectronicSystemLevel(ESL) design, CMP United Business Media, EEDesign.com |2005
Introduction to System IC Design Flow|http://wits.ice.nsysu.edu.tw/course/pdfdownload/94_2/%E6%96%B0%E4%B8%96%E4%BB%A3%E7%84%A1%E7%B7%9A%E9%80%9A%E8%A8%8A%E7%B3%BB%E7%B5%B1%E5%9F%BA%E9%A0%BB%E8%A8%8A%E8%99%9F%E8%99%95%E7%90%86/Introduction%20to%20System%20IC%20and%20Design%20Flow_060314.pdf|2|4|http://scholar.google.com/scholar?cites=10404246893932264512&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10404246893932264512&hl=en&as_sdt=0,5|Page 1. Wireless Information Transmission System Lab. National Sun Yat-sen UniversityInstitute of Communications Engineering Introduction to System IC and Design FlowHung-Chih Chiang Page 2. 2 Outline IC Industry and Chip Production Flow |2003
Modeling and Simulation of a Chaotic Oscillator by MATLAB|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4019744|2|4|http://scholar.google.com/scholar?cites=7942035006669398218&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7942035006669398218&hl=en&as_sdt=0,5| Recently, much of the EDA community has hypedElectronicSystemLevel(ESL) languages asthe new frontier, eg the signal processing design community almost all use MATLAB insteadof HDLs, because it provides three major features to system designers: an intuitive |2006
A design flow for the development, characterization, and refinement of system level architectural services|http://sws.bu.edu/dougd/Papers/PhD.pdf|2|10|http://scholar.google.com/scholar?cites=4234649345526154787&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4234649345526154787&hl=en&as_sdt=0,5| ElectronicSystemLevel(ESL) tools attempt to fulfill this need by increasing the abstraction andmodularity by which designs can be specified .One of these new business opportunities is inElectronicSystemLevel(ESL) design tool and methodology development .|2007
Design space exploration for high-level synthesis of multi-threaded applications|http://www.sciencedirect.com/science/article/pii/S1383762113001537|3|2|http://scholar.google.com/scholar?cites=13895931710036652048&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13895931710036652048&hl=en&as_sdt=0,5| In this paper we present an approach toelectronicsystem-level(ESL) design allowing theapplication semantics to be described by a familiar multi-threaded application model, namelyusing the popular OpenMP C extensions [2]. The approach also provides a complete support |2013
Application of ESL synthesis on GSM edge algorithm for base station|http://dl.acm.org/citation.cfm?id=1899890|3|3|http://scholar.google.com/scholar?cites=17858432825554594835&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17858432825554594835&hl=en&as_sdt=0,5| AbstractElectronicSystemLevel(ESL) design methodology has been widely adopted in SoCdesigning, especially for designs with multiple cores .ElectronicSystemLeveldesign methodology(ESL) is to deal with increasing complex System-on-a-Chip (SoC) designs .|2010
Semi-formal refinement of heterogeneous embedded systems by foreign model integration|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6069486|5|3|http://scholar.google.com/scholar?cites=9598226258494931465&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9598226258494931465&hl=en&as_sdt=0,5| complexity manageable. The former has appeared asElectronicSystemLevel(ESL)modeling/design solutions and languages with higher abstraction levels which areused both for hardware and software design. Also, there |2011
Chips 2020|http://link.springer.com/content/pdf/10.1007/978-3-642-23096-7.pdf|4|6|http://scholar.google.com/scholar?cites=1884297974905707900&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1884297974905707900&hl=en&as_sdt=0,5| EMI Electromagnetic interference ENOB Effective number of bits EOT Equivalent oxide thicknessERC Engineering Research Center ERD Emerging research devices ERM Emerging researchmaterials ESD Electrostatic discharge ESLElectronic-systemlevelESP Electronic |2012
Codesign experiences based on a virtual platform|http://link.springer.com/chapter/10.1007/978-1-4419-0965-7_7|5|2|http://scholar.google.com/scholar?cites=11339724972103010685&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11339724972103010685&hl=en&as_sdt=0,5| Bailey and Grant MartinEmbedded SystemsESL Models and their ApplicationElectronicSystemLevelDesign and Verification in Practice10.1007/978-1-4419-0965-7_7© SpringerScience+Business Media, LLC 2010. 7. Codesign Experiences Based on a Virtual Platform .|2010
Standards for system level design|http://dl.acm.org/citation.cfm?id=2133499|2|2|http://scholar.google.com/scholar?cites=1672189923750078553&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1672189923750078553&hl=en&as_sdt=0,5| [6] L. Maillet-Contoz, “What ..s next for transaction level models: The standardization anddeployment era,” in Platform Based Design at theElectronicSystemLevel: IndustryPerspectives and Experiences, M. Burton and A. Morawiec, Eds. Springer, 2006 .|2010
Cited by 2|http://scholar.google.com/scholar?cites=17732527522831764668&as_sdt=2005&sciodt=0,5&hl=en|2|0|http://scholar.google.com/scholar?cites=17732527522831764668&as_sdt=2005&sciodt=0,5&hl=en|None|None|2005
T Kempf|http://scholar.google.com/citations?user=EQrq6xkAAAAJ&hl=en&oi=sra|6|0|http://scholar.google.com/scholar?cites=14987529272983970624&as_sdt=2005&sciodt=0,5&hl=en|None|None|2007
Retargetable multi-level debugging in HW/SW codesign|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6177413|5|0|http://scholar.google.com/scholar?cites=9352648452449510195&as_sdt=2005&sciodt=0,5&hl=en|None| MSM 0021630528. REFERENCES [1] ArchC Architecture Description Language.http://archc.sourceforge.net/. [2] B. Bailey, et al.: “ESL Design and Verification: A PrescriptionforElectronicSystemLevelMethodology,” Morgan Kauffman Publishers, 2007 .|2011
Method of generating an intellectual property block design kit, method of generating an integrated circuit design, and simulation system for the integrated circuit design|http://www.google.com/patents/US8434032|3|5|http://scholar.google.com/scholar?cites=6900645531017624205&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6900645531017624205&hl=en&as_sdt=0,5| in a Gate Level (GL) style. In some embodiments, the IP block circuit design 142 isdescribed using a programming language in an RTL style, a GL style, or anelectronicsystemLevel(ESL) style. In at least one embodiment, the |2013
Design-process integration and shared red bricks|http://proceedings.spiedigitallibrary.org/proceeding.aspx?articleid=882570|3|4|http://scholar.google.com/scholar?cites=12587198973610780548&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12587198973610780548&hl=en&as_sdt=0,5| too distant executes appropriate verification tools while tracking code coverage,2003; and (7)  ..electronicsystem-level .. (immediately above RTL, and including bothhardware and software design) methodology, 2005. Figure |2002
Fpga and asic convergence|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5782660|3|5|http://scholar.google.com/scholar?cites=6082640424137575551&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6082640424137575551&hl=en&as_sdt=0,5| of CODES+ISSS, 2003, pp. 19 24. [37] TH. Tsai, Pan YN., and CH. Lin,  ..AnElectronicSystemLevelDesign and Performance Evaluation for Multimedia Applications, .. in Proc. of ICESS, 2008,pp. 621-624. [38] F. Doucet, RK. Shyamasundar, IH. Kruger, S. Joshi, and RK .|2011
Virtual prototyping increases productivity-A case study|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5158104|6|0|http://scholar.google.com/scholar?cites=9528447374210634953&as_sdt=2005&sciodt=0,5&hl=en|None| case study. I. INTRODUCTIONElectronicSystemLevel(ESL) design is defined as anapproach where the design is described at a higher level of abstraction compared toRegister Transfer Level (RTL) description. With the increasing |2009
Transmitting TLM transactions over analogue wire models|http://dl.acm.org/citation.cfm?id=1871312|3|7|http://scholar.google.com/scholar?cites=3444468268903051143&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3444468268903051143&hl=en&as_sdt=0,5| technology models. We show how we can even use this approach to apply analogueeffects toelectronicsystemlevel(ESL) performance evaluations by further reducingthe amount of details of the analogue effects. I. MOTIVATION |2010
Enabling tlm-2.0 interface on qemu and systemc-based virtual platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5783207|3|2|http://scholar.google.com/scholar?cites=16299404133803798511&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16299404133803798511&hl=en&as_sdt=0,5| I. INTRODUCTION In order to overcome the complexity of System-on-Chip (SoC), mostof theElectronicSystemLevel(ESL) [1] tools provide the virtual platform for co-simulatinghardware/soft- ware at the early stage of the design flow .|2011
Formal Verification of Systems-on-Chip–Industrial Experiences and Scientific Perspectives|http://131.246.78.33/eis/research/publications/papers/tutorial_kunz_ETS11.pdf|2|3|http://scholar.google.com/scholar?cites=4026722833917085524&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4026722833917085524&hl=en&as_sdt=0,5|Page 1. Formal Property Checking - Overview Formal Verification of SoCs Formal Verificationof Systems-on-Chip – Industrial Experiences and Scientific Perspectives Slide 1 / 46 WolfgangKunz Department of Electrical  .. Computer Engineering University of Kaiserslautern |2007
A case study: quantitative evaluation of C-based high-level synthesis systems|http://downloads.hindawi.com/journals/es/2008/685128.pdf|5|8|http://scholar.google.com/scholar?cites=18048613704917732943&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18048613704917732943&hl=en&as_sdt=0,5| 3.2.2. DK design suite tool DK Design Suite is a completeElectronicSystemLevel(ESL)environment supporting the Handel-C language [23]. It provides the user with a complete flow:from specification to implementation such as architecture-optimized EDIF Page 4. 4 |2008
System level design of a secure healthcare smart card system|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5876872|1|0|http://scholar.google.com/scholar?cites=3587334565671496348&as_sdt=2005&sciodt=0,5&hl=en|None| Main features of the proposed system are data storage and secure data transfer. The systemis a heterogeneous system with hardware and software components and it was designed usingelectronicsystem-leveldesign methodology (ESL) with a top-down approach .|2011
OCCN: a NoC modeling framework for design exploration|http://www.sciencedirect.com/science/article/pii/S1383762103001140|27|7|http://scholar.google.com/scholar?cites=1827590737486140850&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1827590737486140850&hl=en&as_sdt=0,5| The rapid evolution ofElectronicSystemLevel(ESL) methodology addresses MPSoCdesign. ESL focuses on the functionality and relationships of the primary systemcomponents, separating system design from implementation .|2004
Diagnosis and repair method of SoC memory|http://www.wseas.us/e-library/transactions/circuits/2008/27-614.pdf|6|2|http://scholar.google.com/scholar?cites=3863116860998825253&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3863116860998825253&hl=en&as_sdt=0,5| Property Technologies Computational and hardware complexity of modern digital systems ona chip (SoC) is characterized by millions of equivalent gates and requires making andimplementation of new high- level design technologies:ElectronicSystemLevel(ESL) Design |2008
Fast and accurate processor models for efficient MPSoC design|http://dl.acm.org/citation.cfm?id=1698760|19|8|http://scholar.google.com/scholar?cites=17750817975344995817&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17750817975344995817&hl=en&as_sdt=0,5| approach. 2. CONTEXT: OUR MPSOC DEVELOPMENT APPROACH Before wedescribe our abstract processor modeling, we will show in this section how the modelsare used in ourElectronicSystem-Level(ESL) flow. Figure |2010
Mutation analysis for SystemC designs at TLM|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5985925|5|4|http://scholar.google.com/scholar?cites=461793581261014096&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=461793581261014096&hl=en&as_sdt=0,5| A. TLM overview TLM is the reference modeling style for design and verification ofmodern system-on-chips (SoCs) at theelectronicsystem-level. The main advantageof TLM lies in the great speed-up it provides to the design process .|2011
System-level timing analysis and optimizations for hardware compilation|http://pdf.aminer.org/000/281/768/eta_electrical_level_timing_analysis.pdf|2|18|http://scholar.google.com/scholar?cites=16435765248292856191&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16435765248292856191&hl=en&as_sdt=0,5| As the EDA abstraction layer of preference is raised toElectronicSystemLevel(ESL),the focus is on describing systems using Transaction Level Model- ing (TLM) [CG03,Pas02, Ede06], which is amenable to high-level synthesis .|2007
Computing models and algorithms for complex Co-Design systems|http://www.xb.uestc.edu.cn/nature/public/uploadfiles/UESTC20110302.pdf|5|3|http://scholar.google.com/scholar?cites=2111789480426196165&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2111789480426196165&hl=en&as_sdt=0,5| Hardware/ software (HW/SW) co-design which has become one of the primary applicationsofelectronicsystemleveltools and methodologies is used to make hardware and softwarework together to process the input as quickly as they can .|2011
CRAVE: An advanced constrained random verification environment for SystemC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6376356|3|4|http://scholar.google.com/scholar?cites=8764003384320313148&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8764003384320313148&hl=en&as_sdt=0,5| de Abstract—A huge effort is necessary to design and verify com- plex systemslike System-on-Chip. Abstraction-based methodolo- gies have been developedresulting inElectronicSystemLevel(ESL) design. A prominent |2012
An interactive design environment for C-based high-level synthesis of RTL processors|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4469916|8|11|http://scholar.google.com/scholar?cites=9890065017067144679&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9890065017067144679&hl=en&as_sdt=0,5|Page 1. This article has been accepted for inclusion in a future issue of this journal.Content is final as presented, with the exception of pagination. IEEE TRANSACTIONSON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 |2008
Heterogeneous Multi-core SoC Implementation with System-Level Design Methodology|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6063087|1|2|http://scholar.google.com/scholar?cites=5714944226044196469&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5714944226044196469&hl=en&as_sdt=0,5| In addition, to evaluate the system performance and energy efficiency,electronicsystem-level(ESL) design with power information is conducted for the embedded system evaluation .Keywords-Multi-core SoC; DSP;ElectronicSystem-Level(ESL) I. INTRODUCTION |2011
System-wide profiling and optimization with virtual machines|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6164980|5|3|http://scholar.google.com/scholar?cites=16876237413153853542&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16876237413153853542&hl=en&as_sdt=0,5| From a hardware designer ..s point of view, building a cycle-accurate hardware simulator withhardware description language (HDL) orelectronicsystemlevel(ESL) tools, such as Verilogand SystemC, is a common task, but the simulation of a modern processor at this level of |2012
A practice of ESL verification methodology from SystemC to FPGA-using EPC Class-1 Generation-2 RFID tag design as an example|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5419778|3|5|http://scholar.google.com/scholar?cites=13328923353055897542&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13328923353055897542&hl=en&as_sdt=0,5| The functional and formal verification combined is thus the proposed ESL verificationmethodology. 1 Introduction The theory and application ofElectronicSystemLevel(ESL)has been in discussion for two decades [2, 5, 6, 8, 10, 12, 14, 22] .|2010
Low-Power Analysis using ORINOCO®|http://www.eda.org/edps/edp04/submissions/ChipVision%20final.pdf|2|0|http://scholar.google.com/scholar?cites=9778560854860490157&as_sdt=2005&sciodt=0,5&hl=en|None| This article discusses a system-level methodology offered by ChipVision Design Systemsthat seeks to identify potential “power bottlenecks” as early in the design process aspossible, specifically at the “ElectronicSystemLevel” (“ESL”) .|2004
A tightly coupled finite field arithmetic hardware in an FPGA-based embedded processor core for elliptic curve cryptography|http://inderscience.metapress.com/index/57846NN820G216JT.pdf|4|5|http://scholar.google.com/scholar?cites=17855624428497198547&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17855624428497198547&hl=en&as_sdt=0,5| His current fields of study includeelectronicsystemlevel(ESL) and hardware-softwarecodesign/co-simulation methodologies for applications in high performance cryptosystems fordata security, neurohardware for pattern recognition, image processing hardware architectures |2009
Overview of debug standardization activities|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4534167|19|6|http://scholar.google.com/scholar?cites=8601555975146115369&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8601555975146115369&hl=en&as_sdt=0,5| He has an MSc in electrical engineering from ETH Zurich. 266 Figure 8. Integrationof on-chip instrument andelectronicsystem-level(ESL) debug strategies. Silicon Debugand Diagnosis IEEE Design  .. Test of Computers Page 10 .|2008
A case for multi-channel memories in video recording|http://dl.acm.org/citation.cfm?id=1874850|8|4|http://scholar.google.com/scholar?cites=13850738937910956328&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13850738937910956328&hl=en&as_sdt=0,5| For the purposes of building a simulation model, the multi-channel memory architectureis illustrated in Fig. 2. The architecture was modeled and simulated with a commerciallyavailable SystemCelectronicsystemlevel(ESL) design environment .|2009
CODESL: A Framework for System-Level Modelling, Co-simulation and Design-Space Exploration of Embedded Systems Based on System-on-Chip|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5416109|1|5|http://scholar.google.com/scholar?cites=16213976163570747045&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16213976163570747045&hl=en&as_sdt=0,5| Chip (SoC). This modelling platform, which works atElectronicSystemLevel(ESL),enables early system functionality verification, as well as algorithm exploration beforethe final implementation pro- totype is available. It can |2010
Flow transform for integrated circuit design and simulation having combined data flow, control flow, and memory flow views|http://www.google.com/patents/US20070162531|5|2|http://scholar.google.com/scholar?cites=1444563991574490791&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1444563991574490791&hl=en&as_sdt=0,5| No. _____, filed concurrently herewith, inventors Bhaskar Kota, Paul L. Master, Robert WilliamBarker, and Robert Plunkett, entitled “AlgorithmicElectronicSystemLevelDesign Platform”, whichis commonly assigned herewith, the contents of which are incorporated herein by |2006
Towards an esl framework for timing and power aware rapid prototyping of hw/sw systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5775109|5|2|http://scholar.google.com/scholar?cites=8708757402941576270&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8708757402941576270&hl=en&as_sdt=0,5| power aware analysis. The challenges we need to face in today ..sElectronicSystemLevel(ESL) design-flow, including existing point tools that are able to address singledesign issues, are presented in Section II. Our proposed |2010
Control performance-aware system level design|http://www12.informatik.uni-erlangen.de/publications/pub2011/cpmns.pdf|1|2|http://scholar.google.com/scholar?cites=12970073804728015135&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12970073804728015135&hl=en&as_sdt=0,5| mandatory. The work at hand proposes a fully- automatic toolflow at theElectronicSystemLevel(ESL) that enables the optimization of a system implementation withquality of control being introduced as a principal design objective .|2011
Cited by 3|http://scholar.google.com/scholar?cites=10512583303766677120&as_sdt=2005&sciodt=0,5&hl=en|3|0|http://scholar.google.com/scholar?cites=10512583303766677120&as_sdt=2005&sciodt=0,5&hl=en|None|None|2007
Cited by 3|http://scholar.google.com/scholar?cites=17936068143134319946&as_sdt=2005&sciodt=0,5&hl=en|3|0|http://scholar.google.com/scholar?cites=17936068143134319946&as_sdt=2005&sciodt=0,5&hl=en|None|None|2008
Design structure analysis and transaction recording in systemc designs: A minimal-intrusive approach|http://www.eis.cs.tu-bs.de/eis_en/people/klingauf/klingauf_fdl06.pdf|7|6|http://scholar.google.com/scholar?cites=12265143496945888179&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12265143496945888179&hl=en&as_sdt=0,5| The new version 2.1 of the language, which recently has been successfully approved by the IEEEas a stan- dard [18], brings major improvements in language consistency and usability, andtherefore promotes SystemC as an ideal base forelectronic-system-leveldesign .|2006
A novel multicore SDR architecture for smart vehicle systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6425181|2|0|http://scholar.google.com/scholar?cites=9996998250671606670&as_sdt=2005&sciodt=0,5&hl=en|None| The proposed transceiver architecture is verified by theelectronicsystem-level(ESL)virtual platform with two application-specific instruction-set processors (ASIP). The highlevel power estimation results are also provided in this paper .|2012
Heterogeneous system-level modeling for small and medium enterprises|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6344450|1|2|http://scholar.google.com/scholar?cites=1665711876195736564&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1665711876195736564&hl=en&as_sdt=0,5| proposed. Abstraction (eg, in form ofElectronicSystemLevel(ESL) design) removesunnecessary details early in the design stages and allows the designer to focus onthe interesting behavioral aspects of the system. Formalisms |2012
Making alive register transfer level and transaction level modeling in Ada|http://dl.acm.org/citation.cfm?id=2148439|2|4|http://scholar.google.com/scholar?cites=5197636861167086889&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5197636861167086889&hl=en&as_sdt=0,5| An important challenge is to handle the complexity of designing such systems with increasedproductivity and decreased time-to-market.ElectronicSystemLevel(ESL) design methodologiessolve this problem by starting the design from higher abstraction levels than RTL .|2012
A novel verification technique to uncover out-of-order DUV behaviors|http://dl.acm.org/citation.cfm?id=1630031|5|2|http://scholar.google.com/scholar?cites=16673866223288254844&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16673866223288254844&hl=en&as_sdt=0,5| 1. INTRODUCTION With the rise ofElectronicSystemLevel(ESL), the scope of verification hasbeen extended and post-partitioning ver- ification has come into play [7]. In such a scope, verifica-tion has to deal with distinct resolutions for data and tim- ing (partially ordered |2009
Method and system to monitor, debug, and analyze performance of an electronic design|http://www.google.com/patents/US8032329|2|5|http://scholar.google.com/scholar?cites=5556706266490212928&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5556706266490212928&hl=en&as_sdt=0,5|Various methods and apparatuses are described that provide instrumentation and analysis ofan electronic design. A performance monitoring apparatus may be located on an interconnectof a fabricated integrated circuit. An event measurement module (EM) includes an event generator |2011
Heterogeneous System-level Specification Using SystemC|http://www.computer.org/csdl/proceedings/date/2008/8013/00/04484641.pdf|1|2|http://scholar.google.com/scholar?cites=15038987625988031726&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15038987625988031726&hl=en&as_sdt=0,5| As Moore´s Law permits us to enter the  ..many core .. MPSoC area, what is needed is asystematic approach that builds on well-proven technologies, but also innovates with novelclasses ofelectronicsystem-level(ESL) design automation tools .|2008
Recursive Systematic Convolutional Code Simulation for Ofdm-802.11 p System and FPGA Implementation Using an ESL Methodology|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5350100|2|3|http://scholar.google.com/scholar?cites=13520027551864991108&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13520027551864991108&hl=en&as_sdt=0,5| other techniques. The FEC system model with and without the turbo scheme is laterimplemented in a Field Programmable Gate Array (FPGA) from Xilinx using anElectronicSystemLevel(ESL) methodology. Keywords-Reed |2009
Scandal: Systemc analysis for nondeterminism anomalies|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6336995|3|0|http://scholar.google.com/scholar?cites=5402321401823644943&as_sdt=2005&sciodt=0,5&hl=en|None| Institute for Communication Technologies and Embedded Systems RWTH AachenUniversity, Germany schumach@ice.rwth-aachen.de ABSTRACT SystemC is the de factostandard language forelectronicsystemleveldesign and simulation .|2012
The ODYSSEY approach to early simulation-based equivalence checking at ESL level using automatically generated executable transaction-level model|http://www.sciencedirect.com/science/article/pii/S0141933108000392|3|3|http://scholar.google.com/scholar?cites=5976746064556082525&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5976746064556082525&hl=en&as_sdt=0,5| Available online 14 April 2008. Abstract. Design technology is expected to rise toelectronicsystem-level(ESL). This necessitates new techniques and tools for synthesizing ESLdesigns and for verifying them before and after ESL synthesis .|2008
A SystemC Library for Advanced TLM Verification|http://adt.cs.upb.de/wolfgang/dvcon2012.pdf|3|0|http://scholar.google.com/scholar?cites=10300458130426352603&as_sdt=2005&sciodt=0,5&hl=en|None| Keywords- SystemC; OVM; UVM; Verification Library;ElectronicSystemLevelI.INTRODUCTION The introduction ofElectronicSystemLevel(ESL) supports the modelingand verification of complex mixed hardware and software systems .|2012
Design automation, languages, and simulations|http://books.google.com/books?hl=en&lr=&id=WxOifZfEj9cC&oi=fnd&pg=PP1&dq=%22Electronic+System+Level%22&ots=XpZrqCpctE&sig=5lDzE663qgoyfZMjefB5YqzhwLY|2|2|http://scholar.google.com/scholar?cites=14652596166316503784&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14652596166316503784&hl=en&as_sdt=0,5|Page 1. PRINCIPLES and APPLICATIONS in ENGINEERING Serie; Also availableas a printed book see title verso for ISBN details Page 2. DESIGN AUTOMATION,LANGUAGES, AND SIMULATIONS Page 3. Page 4. DESIGN |2004
VeriC: A semi-hardware description language to bridge the gap between ESL design and RTL models|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4810351|2|5|http://scholar.google.com/scholar?cites=14728336859429163757&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14728336859429163757&hl=en&as_sdt=0,5| of CSIE, National Chung Cheng University, Chia-Yi, Taiwan, ROC E-mail: {csh93, wcn93, lyl96m,chen}@cs.ccu.edu.tw AbstractElectronicSystemLevel(ESL) is regarded as a necessary solutionto deal with the ever increasingly complex System- on-Chip (SoC) design .|2009
ESL design and HW/SW co-verification of high-end software defined radio platforms|http://dl.acm.org/citation.cfm?id=1289864|3|9|http://scholar.google.com/scholar?cites=13130032835010582845&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13130032835010582845&hl=en&as_sdt=0,5| SDR design faces hard real-time processing and data transfer latency constraints. DesigningSDR under stringent time-to-market (cost), energy and real-time processing constraints requiresthe help of advancedElectronicSystem-Level(ESL) design methodologies .|2007
Synchronization of distributed simulation nodes by keeping timestep schedulers in lockstep|http://www.google.com/patents/US7020722|18|4|http://scholar.google.com/scholar?cites=9464345874657879122&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9464345874657879122&hl=en&as_sdt=0,5|A distributed simulation system includes a plurality of nodes. Each node is configured to simulatea portion of a system under test. The simulation is performed as a series of timesteps. Thetransition between timesteps is synchronized in the plurality of nodes. In one implementation |2006
I Models and Tools for the Dynamic Reconfiguration of FPGAs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1554518|2|0|http://scholar.google.com/scholar?cites=12648892842333903334&as_sdt=2005&sciodt=0,5&hl=en|None|Page 1. TUTORIAL SESSIONS Chair: Thanh Tran, Texas Instruments Page 2. Page 3. I Modelsand Tools for the Dynamic Reconfiguration of FPGAs Adam Donlin( ..), Jurgen Becker(2),Michael Hubner(2) 1Xilinx, 2100 Logic Drive, San Jose, CA. USA .|2005
A MDD methodology for specification of embedded systems and automatic generation of fast configurable and executable performance models|http://dl.acm.org/citation.cfm?id=2380527|7|0|http://scholar.google.com/scholar?cites=8184766819527598590&as_sdt=2005&sciodt=0,5&hl=en|None| General Terms Design, Performance, Standardization, Languages. KeywordsElectronicSystem-Level(ESL), Design Space Exploration (DSE), Model-Driven Development (MDD),Component-Based Design (CBD), UML, MARTE, SystemC .|2012
FPGA wavelet processor design using language for instruction-set architectures (LISA)|http://reviews.spiedigitallibrary.org/data/Conferences/SPIEP/16537/65760U_1.pdf|4|5|http://scholar.google.com/scholar?cites=2862911302901938375&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2862911302901938375&hl=en&as_sdt=0,5| These tools and associated design methodologies are classified collectively aselectronicsystemlevel(ESL) design, broadly referring to system design and verification methodologies that beginat a higher level of abstraction than the current mainstream hardware description |2007
A Novel System-Level Methodology for the Design and Implementation of Multiplexed Master-Slave System-on-Chip Components using Object-Oriented Patterns.|http://search.ebscohost.com/login.aspx?direct=true&profile=ehost&scope=site&authtype=crawler&jrnl=20712987&AN=78184269&h=oXd3NVpQaI11xXXcthHzLGk4dylrz1WieWiO3G%2FM2gkSHeX%2F0mjAgWbTcnHaGuA6LS2gMPdC2jhPppd3fys%2FsA%3D%3D&crl=c|1|7|http://scholar.google.com/scholar?cites=9156241447389726783&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9156241447389726783&hl=en&as_sdt=0,5| ElectronicSystemLevel(ESL) design is an effective alternative for System Architects, enablingthem to combat the complexities and requirements of systems to come, also supportingarchitectural exploration or “What if?” scenarios very early in the design cycle .|2011
On mixed abstraction, languages, and simulation approach to refinement with systemC AMS|http://dl.acm.org/citation.cfm?id=1840686|4|6|http://scholar.google.com/scholar?cites=14640664928866052888&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14640664928866052888&hl=en&as_sdt=0,5| In the industry architecture design, refinement and partitioning is supported using automationbyElectronicSystem-level(ESL) tools which predominately target digital domain of theheterogeneity because it makes the largest con- tribution in design space .|2010
SystemC-defined SIMD instructions for a CMP/SMT ASIC platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4127000|2|2|http://scholar.google.com/scholar?cites=5531769901072749708&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5531769901072749708&hl=en&as_sdt=0,5| multiprocessing (CMP). A further novel aspect of this work is the fusing ofelectronicsystem-level(ESL) design languages such as SystemC with the established RTL-basedmethodologies to automate the process of custom vector instruction design .|2006
Electronic Device for Monitoring Electrical and Non-electrical Measurands.|http://search.ebscohost.com/login.aspx?direct=true&profile=ehost&scope=site&authtype=crawler&jrnl=13921215&AN=44877652&h=bU%2BsXWhq2VzPSZK%2BUBakxlCXdwQBjmFmvgg%2FZm8%2BIQfEyp1DL8DjRmUx%2B3b1VpRBtj4GIWHjICyYJYGPqluZEA%3D%3D&crl=c|2|5|http://scholar.google.com/scholar?cites=17832977282170210352&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17832977282170210352&hl=en&as_sdt=0,5| Bruel ..Kjaer. Technical Review.- 1992.-No. 2. - P. 182-188. 7. Kruse L.Electronicsystem-levelapproach shortens SOC design // EE Times Europe. - March 2008, - P. 17-19. 8. Bergh van derM. Update: global power line immunity, emission standards // EE Times Europe .|2009
Assertion-based verification|http://www.mentor.com/products/fv/abv/questa_afv/upload/questa_product_comparison_pdf.pdf|3|2|http://scholar.google.com/scholar?cites=17429472615814573175&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17429472615814573175&hl=en&as_sdt=0,5|Mentor Graphics Functional Verification Assertion-Based Verification.|2012
Automatic synthesis from UML/MARTE models using channel semantics|http://dl.acm.org/citation.cfm?id=2432640|3|2|http://scholar.google.com/scholar?cites=15996341405118494658&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15996341405118494658&hl=en&as_sdt=0,5| [13] V. Papailiopoulou, et al: “From design-time concurrency to effective implementationparallelism: The multi-clock reactive case”.ElectronicSystemLevelSynthesis Conference,2011 [14] ISO/IEC 14496-2, “Coding of Audio-Visual Objects”, 2001 .|2012
On cosimulating multiple abstraction-level system-level models|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4391076|1|4|http://scholar.google.com/scholar?cites=2801666045652219572&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2801666045652219572&hl=en&as_sdt=0,5| A recent extension of SystemC, which is called Bluespec-SystemCelectronicsystemlevel(BS-ESL), counters this difficulty with its model of computa- tion employingatomic rule-based specifications and synthesis to Verilog .|2008
Apparatus and methods for importing hardware design and generating circuit interfaces|http://www.google.com/patents/US7272546|9|5|http://scholar.google.com/scholar?cites=4304823741638075468&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4304823741638075468&hl=en&as_sdt=0,5|A system for designing a circuit, which includes a module, uses a computer. A user may programor adapt the computer to perform computer-aided design functions. The computer obtains adescription of the module from the user. The computer parses the description of the module |2007
Embedded Systems Requirements Verification Using HiLeS Designer|http://web1.see.asso.fr/erts2010/Site/0ANDGY78/Fichier/PAPIERS%20ERTS%202010%202/ERTS2010_0086_final.pdf|2|0|http://scholar.google.com/scholar?cites=3076829553962999617&as_sdt=2005&sciodt=0,5&hl=en|None| time, protocols, and the partition hardware software.ElectronicSystemLevel(ESL)[Martin07] tries to introduce a new abstraction level called “System level” in the designflow of a system. This abstraction level is used to model |2010
Coarse-grained simulation method for performance evaluation of a shared memory system|http://dl.acm.org/citation.cfm?id=1950903|3|8|http://scholar.google.com/scholar?cites=14077779243089740108&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14077779243089740108&hl=en&as_sdt=0,5| Thus, finding the relationships between the architecture design and the per- formance is notstraightforward if one uses these methods. ESL (Electronic-System-Level) simulations such asSys- temC [3] can be used in the evaluation of memory access contention .|2011
Overview: Emerging technologies on giga-scale FPGA implementat|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5537310|2|2|http://scholar.google.com/scholar?cites=17364066144600645457&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17364066144600645457&hl=en&as_sdt=0,5| The 5th is an ESL (ElectronicSystemLevel) design that should be provided in order toaccommodate the developing tool of nano- and Giga-scale FPGA [4]. The function of the systemlevel design should integrate all kinds of hardware and software cores .|2010
SYSTEMC-BASED HARDWARE/SOFTWARE CO-DESIGN OF ELLIPTIC CURVE CRYPTOGRAPHIC SYSTEM FOR NETWORK MUTUAL AUTHENTICATION.|http://search.ebscohost.com/login.aspx?direct=true&profile=ehost&scope=site&authtype=crawler&jrnl=01279084&AN=71876099&h=On2PP1qjRLImSuEjzFSY0woXMtsYh8DQtgqxD2p9w3vAT8tONsVbCTHJcAPNZUwnOyrh7VmziZa%2FTLF9tEIYgg%3D%3D&crl=c|2|5|http://scholar.google.com/scholar?cites=3343165206253118514&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3343165206253118514&hl=en&as_sdt=0,5| verification procedure, and sub-optimal final realization. The solution to this problemis to apply hardware-software co-simulation methods abstracted at theElectronicSystemLevel(ESL). In the ESL modelling framework proposed |2011
A co-simulation approach for system-level analysis of embedded control systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6404200|1|4|http://scholar.google.com/scholar?cites=13614668816114700320&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13614668816114700320&hl=en&as_sdt=0,5| The work at hand introduces an automatic tool flow at theElectronicSystemLevel(ESL) thatenables the optimization of a system implementation with quality of control being introduced asa principal design objective, like the maximum braking distance, while respecting |2012
High level static analysis of system descriptions for taming verification complexity|http://books.google.com/books?hl=en&lr=&id=vACPmpnWshQC&oi=fnd&pg=PR5&dq=%22Electronic+System+Level%22&ots=nOb4V7rEGv&sig=YZA3SaNLT_Dn77ypD6wy12RFlOU|3|13|http://scholar.google.com/scholar?cites=15207693484402707633&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15207693484402707633&hl=en&as_sdt=0,5| the increase. These are described at theElectronicSystemLevel(ESL) such that thebehavior of the entire system is captured with more precision than in English text, toenable accuracy and ease of implementation. ESL languages |2007
A Distributed Parallel Simulator for Transaction Level Models with Relaxed Timing|http://cecs.uci.edu/~doemer/publications/CECS_TR_11_02.pdf|3|5|http://scholar.google.com/scholar?cites=17956766111174813786&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17956766111174813786&hl=en&as_sdt=0,5| A systematic top-down design methodology, calledElectronicSystemLevel(ESL) design,allows the designers to capture their systems at high abstraction level by SLDLs andrefine them step by step down to de- tailed implementations .|2011
Recent research in clock power saving with multi-bit flip-flops|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6026538|4|0|http://scholar.google.com/scholar?cites=17555164849072127337&as_sdt=2005&sciodt=0,5&hl=en|None| effectiveness of apply MBFFs at two different design stages. It is desired to explore thebest design flow for MBFF optimization fromelectronicsystem-level(ESL) design tophysical design. B. Bit Numbers of MBFFs and Register Banks |2011
An Optimized Flow for Designing high-speed, large-scale CMOS ASIC SoCs|http://link.springer.com/chapter/10.1007/978-3-540-27776-7_11|4|8|http://scholar.google.com/scholar?cites=15477847877113435257&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15477847877113435257&hl=en&as_sdt=0,5| Future cost sav- ings can be made by moving towards the “Electronic-SystemLevel” and amethodol- ogy dealing with hardware, software and mechanical and conceptual level [2]. In thispaper we present our approach for automating the RTL flow together with our SONET/SDH |2004
An aspect-oriented, model-driven approach to functional hardware verification|http://www.sciencedirect.com/science/article/pii/S138376211100018X|4|6|http://scholar.google.com/scholar?cites=8902342594185583084&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8902342594185583084&hl=en&as_sdt=0,5|The cost of correcting errors in the design of an embedded system ..s hardware componentscan be higher than for its software components, making it important to.|2012
IP characterization methodology for fast and accurate power consumption estimation at transactional level model|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5647622|5|0|http://scholar.google.com/scholar?cites=10327319127671141567&as_sdt=2005&sciodt=0,5&hl=en|None|Page 1. Abstract— Estimating the power consumption of System on Chip as early as possiblein the design life cycle is important to meet the time to market requirements. For this purpose,most research is turning toward high-level models, like TLM, to estimate power earlier .|2010
Considering diagnosis functionality during automatic system-level design of automotive networks|http://dl.acm.org/citation.cfm?id=2228400|1|2|http://scholar.google.com/scholar?cites=18826921654885328&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18826921654885328&hl=en&as_sdt=0,5|Page 1. Considering Diagnosis Functionality during Automatic System-Level Design of AutomotiveNetworks∗ Michael Eberl†, Michael Glaß†, Jürgen Teich†, and Ulrich Abelein‡ †University ofErlangen-Nuremberg, Germany {michael.eberl, glass, teich}@cs.fau.de |2012
Expression-level parallelism for distributed spice circuit simulation|http://dl.acm.org/citation.cfm?id=2065155|2|6|http://scholar.google.com/scholar?cites=3362421908274495384&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3362421908274495384&hl=en&as_sdt=0,5| 22, Sep 2010, ngspice.sourceforge.net. [8] Pfeifer, D. and J. Valvano, “Kahn ProcessNetworks Applied to Distributed Heterogeneous HW/SW Cosimulation.” The 2011ElectronicSystemLevelSynthesis Conference, ECSI. 5-6 June 2011 .|2011
A bottom-up exploration approach for 3D graphics hardware accelerator in consumer electronics|http://eslab.cse.nsysu.edu.tw/publications/paper/conference/SASIMI2009_Revision.pdf|2|5|http://scholar.google.com/scholar?cites=5054729036721195260&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5054729036721195260&hl=en&as_sdt=0,5| for 3DG application. II. Related Work Virtual platform (ViP), orElectronicSystemLevel(ESL) simulation model, is one of the most widely renowned system leveldesign techniques [9]. Sungpack Hong et al. applied the ViP in |2009
On the automatic transactor generation for TLM-based design flows|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4110068|3|3|http://scholar.google.com/scholar?cites=15267344375954085239&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15267344375954085239&hl=en&as_sdt=0,5| 1. IntroductionElectronicSystemLevel(ESL) design is a SoC design performed at a level ofabstraction above RTL [8]. It enables functional verification and performance analysis of com-plex architectures and protocols very early during system development .|2006
Performance analysis of multi-channel memories in mobile devices|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5335661|4|2|http://scholar.google.com/scholar?cites=10156708632429730915&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10156708632429730915&hl=en&as_sdt=0,5| Page 2. I I I LL_o   _1I!.0_d ! _____ : Figure l . Block diagram of the system. [I. SIMULATIONMODEL The system depicted in Fig. 1 is modeled and simulated with a commercially availableSystemCelectronicsystemlevel(ESL) design environment .|2009
High-Level development, modeling and automatic generation of hardware-dependent software|http://link.springer.com/chapter/10.1007/978-1-4020-9436-1_8|4|6|http://scholar.google.com/scholar?cites=452860462648619844&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=452860462648619844&hl=en&as_sdt=0,5| Page 6. 208 HARDWARE-DEPENDENT SOFTWARE 8.2 Software-enabled System DesignFlowElectronicSystemLevel(ESL) design addresses the complexity challenges of designinga modern embedded system. One such flow is outlined in Fig .|2009
Calibration and validation of software performance models for pedestrian detection systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6045460|2|2|http://scholar.google.com/scholar?cites=7575355496319013995&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7575355496319013995&hl=en&as_sdt=0,5| challenge. Often,ElectronicSystem-Leveldesign tackles the challenge bysimulation-based performance evaluation, although, the quality of system-levelperformance simulation approaches is not yet evaluated in detail. In |2011
Reconfigurable GPS-Galileo receiver for satellite based applications|http://www.beidoudb.com:88/Document/uploads/9a6a0481-1f49-4156-ba6f-c67b515f7a94.pdf|5|5|http://scholar.google.com/scholar?cites=14666290983115689787&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14666290983115689787&hl=en&as_sdt=0,5| The functional model can be used, with detail refinement, for high-level synthesis.SystemC can also unify the methodologies for hardware and software design, thesameElectronicSystemLevel(ESL) tools can be used. Thus |2007
From requirements and scenarios to ESL design in systemC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6526580|2|4|http://scholar.google.com/scholar?cites=16943167667463942917&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16943167667463942917&hl=en&as_sdt=0,5| To cope with this very challenging development task, the level of abstraction has been raisedbeyond RTL to the so-calledElectronicSystemLevel(ESL) [1]. Communication andsynchronization at ESL are modeled in terms of abstract operations and events rather than as |2012
Investigation on the susceptibility of microcontrollers to EFT interference|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1513549|2|2|http://scholar.google.com/scholar?cites=16170153642199793088&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16170153642199793088&hl=en&as_sdt=0,5| Up to now the susceptibility to EMI has been tackled atelectronicsystemlevelby using shieldingand filtering components, on the other hand, for the reasons mentioned above, the susceptibilityof whole systems can be reduced by selecting intrinsically immune ICs .|2005
Method and apparatus for electronic system function verification at two levels|http://www.google.com/patents/US8336009|1|5|http://scholar.google.com/scholar?cites=4575894913990227148&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4575894913990227148&hl=en&as_sdt=0,5|A method for verifying functionality of a system-on-chip (SoC) comprises modeling a system blockin first and second models at a first level and a second level lower than the first level, respectively.A stimulus transaction is generated at a first testbench at the first level. The stimulus |2012
Virtual Prototypes in Developing Mobile Software Applications and Devices|http://link.springer.com/chapter/10.1007/978-3-540-69566-0_16|3|5|http://scholar.google.com/scholar?cites=2138064471566785432&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2138064471566785432&hl=en&as_sdt=0,5| Simulation tools used in this research were CCC Group ..s Cybelius Maestro, which is suitablefor simulating application ..s user interface and CoWare ..sElectronicSystemLeveldesign toolset, especially SystemC simulation tool, suitable for simulating target platforms .|2008
Kahn process networks applied to distributed heterogeneous HW/SW cosimulation|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5952290|3|2|http://scholar.google.com/scholar?cites=2605039050794951079&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2605039050794951079&hl=en&as_sdt=0,5|Abstract—Heterogeneous, distributed hardware/software cosimulation techniques using thebackplane method encounter complex interface protocols for simulator communication andsynchronization, limiting their adoption or abstraction. We simplify the dynamics of |2011
hArtes design flow for heterogeneous platforms|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4810316|4|6|http://scholar.google.com/scholar?cites=17397039566318449434&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17397039566318449434&hl=en&as_sdt=0,5| Section 7 takes results from Section 6 and provides experimental results for the SS phase.We conclude the paper in Section 8. II. Related work A taxonomy for ESL(Electronic-System-Level) method- ologies has been proposed in [12] .|2009
Using reconfigurable supercomputers and C-to-hardware synthesis for CNN emulation|http://link.springer.com/chapter/10.1007/978-3-642-02267-8_27|2|5|http://scholar.google.com/scholar?cites=8597218594121990318&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8597218594121990318&hl=en&as_sdt=0,5| applications. An emerging generation ofElectronicSystemLevel(ESL) design toolsis been developed, which allow software-hardware code- sign and partitioning ofcomplex algorithms from High Level Language (HLL) descriptions .|2009
Multi-granularity thermal evaluation of 3D MPSoC architectures|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763287|3|5|http://scholar.google.com/scholar?cites=15761527348048799192&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15761527348048799192&hl=en&as_sdt=0,5| [6] J. Cong, A. Jagannathan, Y. Ma, G. Reinman, J. Wei and Y. Zhang “An Automated DesignFlow for 3D Microarchitecture Evaluation”. In Proc. ASP-DAC, 2006, pp. 384-389. [7] B. Baileyand G. Martin, ESL Models and Their Application:ElectronicSystemLevelDesign and |2011
Precision timed infrastructure: Design challenges|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6573221|4|4|http://scholar.google.com/scholar?cites=1943963827377900558&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1943963827377900558&hl=en&as_sdt=0,5|Abstract—In general-purpose software applications, computation time is just a quality factor:faster is better. In cyber-physical systems (CPS), however, computation time is a correctnessfactor: missed deadlines for hard real-time applications, such as avionics and automobiles |2013
Aspect-based ABV for SystemC transaction level models|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5418623|2|0|http://scholar.google.com/scholar?cites=1566003974378684100&as_sdt=2005&sciodt=0,5&hl=en|None| REFERENCES V. EXPERIMENTAL RESULTS [1] B. Bailey, G. Martin, and A. Piziali,ESL Design and Verification: A Prescription forElectronicSystemLevelMethodology.Morgan Kaufmann (Elsevier), San Francisco, 2007 .|2009
Software standards for the multicore era|http://dspace.mit.edu/handle/1721.1/52432|22|9|http://scholar.google.com/scholar?cites=6987824117489043015&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6987824117489043015&hl=en&as_sdt=0,5|Page 1. SOFTWARE STANDARDS FOR THE MULTICORE ERA Citation Holt, J.et al. “Software Standards for the Multicore Era.” Micro, IEEE 29.3 (2009): 40-51. ©2009 IEEE As Published http://dx.doi.org/10.1109/MM.2009.48 |2009
From ESL 2010 to ESL 2015|http://dl.acm.org/citation.cfm?id=1878973|1|2|http://scholar.google.com/scholar?cites=15291700305765134041&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15291700305765134041&hl=en&as_sdt=0,5| Andres Takach Mentor Graphics Andres_takach@mentor.com Karam Chatha ArizonaState University Karamvir.Chatha@asu.edu ABSTRACT In 2010, a wave of consolidationswept over theElectronicSystemLevel(ESL) design industry .|2010
V2X: an automated tool for building SystemC-based simulation environments in designing multicore Systems-on-Chips|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5634361|2|6|http://scholar.google.com/scholar?cites=18262119722799356513&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18262119722799356513&hl=en&as_sdt=0,5| to deliver low-power and high performance, the system design is more complex -- so complexthat traditional hardware description language (HDL) basedelectronicsystemlevel(ESL) [2]tools are insufficient for hardware-software (HW/SW) co-design as the simulation time can |2010
Design of a MP3 decoder using the System-On-Chip Environment (SCE)|http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.77.8399&rep=rep1&type=pdf|2|10|http://scholar.google.com/scholar?cites=7735039536400771503&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7735039536400771503&hl=en&as_sdt=0,5| uci.edu AbstractElectronicsystem-level(ESL) design is touted as a promising solutionto sustain productivity in embedded system design in the presence of increasingcomplexities and decreasing time-to-market. The System |2007
Simulink&lt; sup&gt;®&lt;/sup&gt;-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation|http://www.sciencedirect.com/science/article/pii/S0167926008000424|12|7|http://scholar.google.com/scholar?cites=1716088041491778480&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1716088041491778480&hl=en&as_sdt=0,5|As a solution for dealing with the design complexity of multiprocessor SoC architectures, wepresent a joint Simulink-SystemC design flow that enables mixed har.|2009
Avatar: A sysml environment for the formal verification of safety and security properties|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5957992|10|5|http://scholar.google.com/scholar?cites=15706061015799598539&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15706061015799598539&hl=en&as_sdt=0,5| SysML fashion [14].ElectronicSystemLevel(ESL), which is an emerging elec- tronicdesign methodology, has stimulated research work on joint use of SysML and formallanguages supported by sim- ulation tools. Several papers |2011
Efficient SW design and SW design efficiency: fuel for Software Defined Radios|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4621437|2|3|http://scholar.google.com/scholar?cites=10435658293328650966&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10435658293328650966&hl=en&as_sdt=0,5| II. DESIGN FLOW: THE STRATEGIC PLAN A. Tackling the platform-level SW Designing an SDRMPSoC under stringent time-to-market (cost), energy and real-time processing constraints requiresadvancedElectronicSystem-Level(ESL) design methodologies .|2008
A performance estimation flow for embedded systems with mixed software/hardware modeling|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6045459|3|4|http://scholar.google.com/scholar?cites=711321802341931582&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=711321802341931582&hl=en&as_sdt=0,5| phase (at pre-silicon stage). As example, Innovator [4], Coware [5] or Simics [6] toolsare platform driven ESL (ElectronicSystemLevel) design solutions respectivelyavailable from Synopsys and Virtutech. In [7], authors propose |2011
EPIDETOX: an ESL platform for integrated circuit design and tool exploration|http://dl.acm.org/citation.cfm?id=2039433|1|2|http://scholar.google.com/scholar?cites=1755980889089712032&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1755980889089712032&hl=en&as_sdt=0,5| ABSTRACT This paper presents anelectronicsystem-levelintegrated development platform,called EPIDETOX, to help designers build transaction level models of IP designs, integrate IPdesigns into SOC systems, construct system virtual prototypes, and analyze the |2011
Scalable fault localization for SystemC TLM designs|http://dl.acm.org/citation.cfm?id=2485299|2|4|http://scholar.google.com/scholar?cites=3484183435176798969&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3484183435176798969&hl=en&as_sdt=0,5| de Abstract—SystemC and Transaction Level Modeling (TLM) have become thede-facto standard forElectronicSystemLevel(ESL) design .systems. This shift hasbeen put into practice asElectronicSystemLevel(ESL) design .|2013
Using model driven engineering to reliably accelerate early Low Power Intent Exploration for a system-on-chip design|http://dl.acm.org/citation.cfm?id=2232030|3|3|http://scholar.google.com/scholar?cites=14527583664441962954&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14527583664441962954&hl=en&as_sdt=0,5| cells, retention registers and level shifters). At theElectronicSystemLevel(ESL),a large and rapid LPDISE can be performed toward early power managementoptimization and what-if power analysis. In [10], we proposed a |2012
Virtual platforms in system-on-chip design|http://webadmin.dac.com/knowledgecenter/2010/documents/popovici-vp-abk-final.pdf|2|3|http://scholar.google.com/scholar?cites=8237127387992434584&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8237127387992434584&hl=en&as_sdt=0,5| [3] B. Bailey and G. Martin, ESL Models and Their Application:ElectronicSystemLevelDesignand Verification in Practice (Embedded Systems), Springer, 2009. [4] Open SystemC Initiative,TLM-2.0 User Manual, http://www.systemc.org/downloads/standards .|2010
HDL Designer|http://www.mentor.com/renoir/dynamic_int.pdf|2|2|http://scholar.google.com/scholar?cites=9799503198079941763&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9799503198079941763&hl=en&as_sdt=0,5|Design creation/RTL Reuse and management environment for FPGA and ASIC designthat incorporates all the features of the following tools and more.|2008
System-level emulation/verification system and system-level emulation/verification method|http://www.google.com/patents/US20120143583|1|2|http://scholar.google.com/scholar?cites=11185410885183226431&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11185410885183226431&hl=en&as_sdt=0,5| Since the test bench 310 and the SOC design module 320 constructed in programs are well knownby people familiar withelectronicsystem-leveldesign, and the details of the operating device110, the simulator 140 and the SOC design module have been disclosed in above |2010
Cited by 2|http://scholar.google.com/scholar?cites=7531252686061878254&as_sdt=2005&sciodt=0,5&hl=en|2|0|http://scholar.google.com/scholar?cites=7531252686061878254&as_sdt=2005&sciodt=0,5&hl=en|None|None|2006
NetVP: A system-level network virtual platform for network accelerator development|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6271806|1|3|http://scholar.google.com/scholar?cites=233261165771390184&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=233261165771390184&hl=en&as_sdt=0,5| easily. I. INTRODUCTION The IC design methodology has evolved over time fromthe early register transfer level (RTL) design, through the system-on-a-chip (SoC)design, to the currentelectronicsystemlevel(ESL) design. In |2012
Advances in Design and Specification Languages for SoCs: Selected Contributions from FDL&#39;04|http://books.google.com/books?hl=en&lr=&id=ndKrQQPywAMC&oi=fnd&pg=PP8&dq=%22Electronic+System+Level%22&ots=D-cRhyOdZd&sig=YJCx921BMYHD9RfIKANYHvicC6Q|1|7|http://scholar.google.com/scholar?cites=937479631022700039&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=937479631022700039&hl=en&as_sdt=0,5| As embedded systems are more and more programmable and as the design abstraction levelrises, model driven methodologies are also con- sidered forelectronicsystemleveldesign. Inthis context, the OMG has re- cently published a call for propositions for a UML2 .|2006
A Methodology for Bridging the Gap between UML and Codesign|http://link.springer.com/chapter/10.1007/0-387-25745-4_6|3|7|http://scholar.google.com/scholar?cites=10597446708069238842&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10597446708069238842&hl=en&as_sdt=0,5| This chapter is organized as follows. Section 6.2 talks about the state of the art inelectronicsystemlevel(ESL) design and focuses on our main contributions. Section 6.3 describes theAces codesign flow, which is an integral part of our methodology .|2005
Performance exploration on mission level using standardized architecture components|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4559310|3|0|http://scholar.google.com/scholar?cites=15671528266329217579&as_sdt=2005&sciodt=0,5&hl=en|None| University Booth at DATE  ..07, 16.-20. April 2007, Acropolis, Nice, France. [2] Baumann,T.; Hauguth, M.; Salzwedel, H.; Overcoming the Gap between Design atElectronicSystemLevel(ESL) and Implementation for Networked Electronics .|2008
HArtes: Hardware-software codesign for heterogeneous multicore platforms|http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.310.2786&rep=rep1&type=pdf|18|8|http://scholar.google.com/scholar?cites=16285738930485799786&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16285738930485799786&hl=en&as_sdt=0,5|Page 1.  .. HARTES: HARDWARE-SOFTWARE CODESIGN FORHETEROGENEOUS MULTICORE PLATFORMS |2010
Rule-based design consultant and method for integrated circuit design|http://www.google.com/patents/US20050268258|41|2|http://scholar.google.com/scholar?cites=3866490596428200388&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3866490596428200388&hl=en&as_sdt=0,5| Several types of HDL exist, including but not limited to verilog, VHDL, systemC, andSystemVerilog. HDLs can be used at a variety of design levels, including register transferlevel (“RTL”), behavioral, andelectronicsystemlevel(“ESL”) .|2005
Model Checking on TLM-2.0 IPs through automatic TLM-to-RTL Synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5642620|2|0|http://scholar.google.com/scholar?cites=12016863131751785496&as_sdt=2005&sciodt=0,5&hl=en|None| I. INTRODUCTION TLM is nowadays the reference modeling style for design and verificationof modern system-on-chips (SoCs) at theelectronicsystem-level(ESL) [1]. TLM greatly speedsup the design process by allowing designers to model and verify complex systems at |2010
Power-Intent Integration into the Digital System Specification Model|http://www.median-project.eu/wp-content/uploads/median2013_submission_8.pdf|1|0|http://scholar.google.com/scholar?cites=1442379088097486614&as_sdt=2005&sciodt=0,5&hl=en|None| In order to increase the system development efficiency, the more abstract level above the RTL,so calledelectronicsystemlevel(ESL), should be adopted [5]. Although the use of the developedpower standards has its undeniable benefits, the specification of power intent in a |2013
Optimizing the control hierarchy of an ecc coprocessor design on an fpga based soc platform|http://link.springer.com/chapter/10.1007/978-3-642-00641-8_18|2|6|http://scholar.google.com/scholar?cites=13939466567793190870&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13939466567793190870&hl=en&as_sdt=0,5| Schaumont, P., Verbauwhede, I.: A Component-based Design Environment forElectronicSystem-levelDesign. IEEE Design and Test of Computers Magazine, special issue onElectronicSystem-LevelDesign 23(5), 338–347 (2006) 20 .|2009
ASIP-based Design and Implementation of RSA for Embedded Systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6332338|2|3|http://scholar.google.com/scholar?cites=15349951081695083489&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15349951081695083489&hl=en&as_sdt=0,5| bit RISC processor to accommodate them. We employ theElectronicSystemLevel(ESL) method- ology in the development of the proposed ASIP in the Xilinx Virtex5LX110T FPGA platform. Compared to the original RISC ISA |2012
Virtual radios-hardware/software co-design techniques to reduce schedule in waveform development and porting|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4753431|3|2|http://scholar.google.com/scholar?cites=5935746128641648598&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5935746128641648598&hl=en&as_sdt=0,5| SDR development. VIRTUAL RADIO The definition of a virtual radio in this contextis simply an SDR behavioral model which is created using emerg- ingElectronicSystem-Level(ESL) virtual platform tech- nology. The approach |2008
An IEEE 1500 compatible wrapper architecture for testing cores at transaction level|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5580141|1|2|http://scholar.google.com/scholar?cites=520161454475308599&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=520161454475308599&hl=en&as_sdt=0,5| prinetto@polito.it Abstract With the evolution ofElectronicSystemLevel(ESL) designmethodologies, Transaction Level Modeling (TLM) is regarded as the next step inthe direction of system level design. This requires definition |2008
Novo-G: A View at the HPC Crossroads for Scientific Computing.|http://plaza.ufl.edu/poppyc/ERS5029.pdf|4|2|http://scholar.google.com/scholar?cites=17348343381715388787&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17348343381715388787&hl=en&as_sdt=0,5| field matures. Vendor products have emerged in the form of specialized high-levellanguages (HLLs) orelectronicsystemlevel(ESL) tools to facilitate design at higherlevels of abstraction. Examples of these include Impulse |2010
Multi-analyte detection handheld analyzer for point-of-care application with disposable biochips|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1279011|2|0|http://scholar.google.com/scholar?cites=13845536512731092776&as_sdt=2005&sciodt=0,5&hl=en|None| surface mountable technology board. The paper discusses theelectronicsystemleveldesign of a compact multi-analyte biochemical analyzer with disposable biochipcartridge for point-of-care applications. We have previously |2003
Combining Behavioural Real-time Software Modelling with the OSCI TLM-2.0 Communication Standard|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5578015|2|6|http://scholar.google.com/scholar?cites=8040331936147342346&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8040331936147342346&hl=en&as_sdt=0,5| Ke Yu, Neil Audsley Department of Computer Science University of York York, UK Email:ke@cs.york.ac.uk, neil@cs.york.ac.uk Abstract—Transaction Level Modelling (TLM) is an emerg-ing design approach to accelerateElectronicSystemLevel(ESL) design .|2010
A novel methodology for Multi-Project System-on-a-Chip|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6085090|1|0|http://scholar.google.com/scholar?cites=9354968714312000391&as_sdt=2005&sciodt=0,5&hl=en|None| It consists of a virtual platform, a logical implementation, a rapid prototyping platform, a physicalimplementation, and testing stages. The virtual platform is a system modeling andhardware/software co- design system by usingelectronicsystemlevel(ESL) .|2011
Simulation/emulation system and method|http://www.google.com/patents/US6009256|106|4|http://scholar.google.com/scholar?cites=11140867517276841019&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11140867517276841019&hl=en&as_sdt=0,5|The SEmulation system provides four modes of operation: (1) Software Simulation, (2) Simulationvia Hardware Acceleration, (3) In-Circuit Emulation (ICE), and (4) Post-Simulation Analysis. Ata high level, the present invention may be embodied in each of the above four modes |1999
Towards layout-friendly high-level synthesis|http://dl.acm.org/citation.cfm?id=2160952|3|7|http://scholar.google.com/scholar?cites=13198517529049356921&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13198517529049356921&hl=en&as_sdt=0,5| Electronicsystem-leveldesign automation has been widely identified as the next productivityboost for the semi- conductor industry, where high-level synthesis (HLS) plays a central role,by enabling the automatic synthesis of high- level, untimed or partially timed specifications |2012
Mobility Overlap-Removal Based Timing-Constrained Scheduling|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6157210|2|0|http://scholar.google.com/scholar?cites=17744451104341382858&as_sdt=2005&sciodt=0,5&hl=en|None| Consequently, we have seen a recent trend of moving design abstraction to a higher level, withan emphasis onElectronicSystemLevel(ESL) design methodologies. A very importantcomponent of ESL is raising the level of abstraction of hardware design .|2011
A Low-Cost and Energy-Efficient Multiprocessor System-on-Chip for UWB MAC Layer|http://search.ieice.org/bin/summary.php?id=e95-d_8_2027|3|8|http://scholar.google.com/scholar?cites=7629010337912033680&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7629010337912033680&hl=en&as_sdt=0,5| Page 2. 2028 IEICE TRANS. INF.  .. SYST., VOL.E95–D, NO.8 AUGUST 2012 SoC have beencarried out at system level by using com- mercialelectronicsystem-level(ESL) tools[13],[14].Fi- nally, area and power estimation is carried out by using post- synthesis results .|2012
Investigating the use of the AFDX protocol as a Network-On-Chip|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6232958|2|0|http://scholar.google.com/scholar?cites=3704768310283312308&as_sdt=2005&sciodt=0,5&hl=en|None| Among them the Co- Design flow,ElectronicSystem-Leveldesign (ESL), High Level Synthesis(HLS) and Model Based Design (MBD) [3-4]. Although the fact that managing complicatedarchitecture was deeply treated, another inconvenient has emerged due to the increasing |2012
Debugging of inconsistent UML/OCL models|http://dl.acm.org/citation.cfm?id=2492974|7|6|http://scholar.google.com/scholar?cites=10841968704402793300&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10841968704402793300&hl=en&as_sdt=0,5| I. INTRODUCTION In the recent years, the Unified Modeling Language (UML) has been widelyaccepted as the standard language for mod- eling and documentation of software systems [1].With the ongoing trend towards the design at theElectronicSystemLevel(ESL), UML |2012
Automatic Generation of Massively Parallel Hardware from Control-Intensive Sequential Programs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5571800|3|6|http://scholar.google.com/scholar?cites=17198674276192526749&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17198674276192526749&hl=en&as_sdt=0,5| greater system design and development automation [1]. One such methodology is high-levelsynthesis (HLS) which is becoming indispensable, by utilizing techniques from the regular programcompilers, and by offering the capability ofelectronicsystem-level(ESL) design to a |2010
Multi-Level Modeling and Simulation of Cognitive Radio Equipments|http://www.rennes.supelec.fr/ren/perso/cmoy/papers/LecomteSdr'10.pdf|2|4|http://scholar.google.com/scholar?cites=2590311453585643755&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2590311453585643755&hl=en&as_sdt=0,5| Several approaches have been promoted byElectronicSystemLevelDesign (ESL) such as IPreuse [4][5], High- Level Synthesis (HLS) [6], platform based-design [7] and Model DrivenArchitecture (MDA) [8][9] (which offers a common design framework whatever the design |2010
Automatic fault localization for SystemC TLM designs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5976241|2|8|http://scholar.google.com/scholar?cites=1571292933359802578&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1571292933359802578&hl=en&as_sdt=0,5| absolutely essential. InElectronicSystemLevel(ESL) design where SystemC hasbecome the de-facto standard due to Trans- action Level Modeling (TLM), manyapproaches for verification have been developed. They determine |2010
A synchronization profiler for hybrid full system simulation platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5682966|1|4|http://scholar.google.com/scholar?cites=805541091029244337&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=805541091029244337&hl=en&as_sdt=0,5| corresponding device drivers as well as the OS kernel. Keywords:electronicsystemleveldesign, hybrid full system simulation, simulation synchronization profiler; I.INTRODUCTION With the growing complexity of System-on |2010
An Efficient Framework for Power-Aware Design of Heterogeneous MPSoC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6198327|4|10|http://scholar.google.com/scholar?cites=8541137143405502142&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8541137143405502142&hl=en&as_sdt=0,5| Among those boards, one may find some processor based boards (OMAP 3530, OMAP L138)or some FPGA based boards (Spartan 6, Cyclone 3,LS, Aria 2 GX, Virtex 5, Virtex 2). • a set ofElectronicSystemLevel(ESL) tools coupled with accurate power models elaborated |2013
Processor design with ArchC|http://books.google.com/books?hl=en&lr=&id=_f9ErikNsugC&oi=fnd&pg=PA275&dq=%22Electronic+System+Level%22&ots=VGJAiM_HlU&sig=RXfTETwrK-V3pGKekAQfpkGGfHM|2|0|http://scholar.google.com/scholar?cites=2781093561720465540&as_sdt=2005&sciodt=0,5&hl=en|None| In recent years,ElectronicSystemLevel(ESL) design methodologies [1] have been proposedto enable the construction of virtual prototypes for system archi- tecture .ESL Design andVerification: a prescription forelectronicsystem-levelmethodology .|2008
Digital mockups for the testing of a medical ventilator|http://dl.acm.org/citation.cfm?id=2110473|3|4|http://scholar.google.com/scholar?cites=4186426267641162365&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4186426267641162365&hl=en&as_sdt=0,5| [11] Miller, B., Vahid, F., and Givargis, T. 2011. Application- Specific Codesign PlatformGeneration for Digital Mockups in Cyber-Physical Systems.ElectronicSystemLevelSynthesisConference (ESLsyn  ..11). [12] Physiome Project. www.physiome.org .|2012
ON THE PERFORMANCE OF MIMO SYSTEMS FOR LTE DOWNLINK IN UNDERGROUND GOLD MINE.|http://search.ebscohost.com/login.aspx?direct=true&profile=ehost&scope=site&authtype=crawler&jrnl=19376480&AN=72886370&h=xr9trVUh8u3qqc1jG4WlzpXjIb0KkpdXqvX8DAyYwLxz4ZWq7%2Ft7iTRH9X3K6ciKJTVOSZgBNKyXH47xZjLITg%3D%3D&crl=c|2|4|http://scholar.google.com/scholar?cites=13766765878100245651&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13766765878100245651&hl=en&as_sdt=0,5| 4. SYSTEMVUE 4.1. Definition Agilent SystemVue is a powerful,electronicsystemlevel(ESL) design environment that allows system architects and algorithm developers toinnovate the physical layer (PHY) of next-generation wireless .|2012
From Embedded Systems Requirements to Physical Representation: A Model-Based Methodology in Accordance with the EIA-632 Standard|http://link.springer.com/chapter/10.1007/978-3-642-26004-9_11|2|2|http://scholar.google.com/scholar?cites=10609442303518264102&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10609442303518264102&hl=en&as_sdt=0,5| Jean-Claude Pascal. Email: jean-claude.pascal@laas.fr. Fernando Jimenez. Email:fjimenez@uniandes.edu.co. Abstract. The concept of system level, introduced inElectronicSystemLevel(ESL), offers a system-model representation before thinking about the partition between |2012
SystemC AMS behavioral modeling of a CMOS video sensor|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6081614|2|3|http://scholar.google.com/scholar?cites=14651075317673421688&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14651075317673421688&hl=en&as_sdt=0,5| The digital environment/system typically consists of a model of the digital hardware ..splatform architecture, atelectronicsystem-level, register transfer level, or logic level(SystemC/SystemC TLM), together with its embedded software (C/C++) .|2011
SystemC HW/SW co-design methodology applied to the design of an elliptic curve crypto system on chip|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5393532|1|0|http://scholar.google.com/scholar?cites=12515492495497938015&as_sdt=2005&sciodt=0,5&hl=en|None| Among the solutions that are being actively pursued today is to capture the SoC design at theElectronicSystemLevel(ESL) of abstraction, and applying the standard design language ofSystemC [2]. References [3-5] have proposed co-simulation methodologies based on |2008
Conversion of circuit description to an abstract model of the circuit|http://www.google.com/patents/US8122398|2|4|http://scholar.google.com/scholar?cites=14413093249012102591&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14413093249012102591&hl=en&as_sdt=0,5| The preferable higher level of abstraction is called Transaction Level Modeling (TLM), whichrefers to the evolving design and verification space calledElectronicSystemLevel(ESL) withmethodologies that begin at a higher level of abstraction than the current mainstream |2012
Profile driven data-dependency analysis for improved high level language hardware synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5377672|2|2|http://scholar.google.com/scholar?cites=2928230215342868283&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2928230215342868283&hl=en&as_sdt=0,5| 2006. [6]ElectronicSystemLevelDesign Ecosystem [online] Available: http://www.xilinx.com/products/design_tools/logic_design/advanced/e sl/ [7] Mitrionics [online] Available:http://www.mitrionics.com [8] Impulse Accelerated Technologies [online] Available: http://www |2009
ESL enables software-driven SoCs|http://www.eetasia.com/ARTICLES/2005JUL/B/2005JUL18_EMS_EDA_TA.pdf|2|2|http://scholar.google.com/scholar?cites=777637117082493971&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=777637117082493971&hl=en&as_sdt=0,5| By Seyul Choe VP and General Manager Asia-Pacific CoWare Inc.Electronicsystem-level(ESL)design is a set of methodologies that enables SoC engineers to efficiently develop, optimizeand verify complex system ar- chitectures and embedded soft- ware .|2005
Formal support for untimed SystemC specifications. Application to high-level synthesis|http://digital-library.theiet.org/content/conferences/10.1049/ic.2010.0132|2|7|http://scholar.google.com/scholar?cites=17493421710729819228&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17493421710729819228&hl=en&as_sdt=0,5| I. INTRODUCTION System specification is an essential step inElectronic,System-Level(ESL)design methodologies [1]. At system- level, SystemC is committed to supporting untimedspecifications, which represent more than 25% of the language usage [2]. Untimed |2010
ESL TOOLS: ARE EDA GIANTS IN THE SAME?|http://elibrary.ru/item.asp?id=8426517|2|0|http://scholar.google.com/scholar?cites=12864460543522392444&as_sdt=2005&sciodt=0,5&hl=en|None|Поиск в библиотеке, Расширенный поиск .|2004
Simulation-based equivalence checking between SystemC models at different levels of abstraction|http://dl.acm.org/citation.cfm?id=1973054|2|4|http://scholar.google.com/scholar?cites=3382132567155858754&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3382132567155858754&hl=en&as_sdt=0,5| http://www.sgi.com/tech/stl/. [2] B. Bailey, G. Martin, and A. Piziali. ESL Design and Verification:A Prescription forElectronicSystemLevelMethodology. Morgan Kaufmann/Elsevier, 2007.[3] L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Poncino .|2011
Integrating PSL properties into SystemC transactional modeling—Application to the verification of a modem SoC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6356588|2|4|http://scholar.google.com/scholar?cites=15367278367775284314&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15367278367775284314&hl=en&as_sdt=0,5| Abstract—This paper focuses on the assertion-based verifica- tion (ABV) of hardware/softwareembedded systems, described at theElectronicSystemLevel .Designers can benefit fromEDA tools that provideElectronicSystemLevel(ESL) solutions .|2012
System verification of concurrent RTL modules by compositional path predicate abstraction|http://dl.acm.org/citation.cfm?id=2228422|3|2|http://scholar.google.com/scholar?cites=1483863215220653868&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1483863215220653868&hl=en&as_sdt=0,5| Verification, Abstraction 1. INTRODUCTION New design methodologies based onElectronicSystemLevel(ESL) descriptions impose new challenges and offer newopportu- nities for formal verification technology. System-level |2012
System Level Design with. NET Technology|http://books.google.com/books?hl=en&lr=&id=NKfqOCAU3d4C&oi=fnd&pg=PR1&dq=%22Electronic+System+Level%22&ots=JFG6_cigST&sig=liFzOA72QmfEyGRQP0x4xQ2q4Uk|1|5|http://scholar.google.com/scholar?cites=1269430313017821886&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1269430313017821886&hl=en&as_sdt=0,5| 23 1.5 Conclusion and Book Organization . . . . . 23 I Modeling and Specification27 2 High-Level Requirements Engineering forElectronicSystem-LevelDesign29 Nicolas Gorse 2.1 Introduction . . . . . 29 2.2 Background . . .  .|2009
PAC Duo SoC performance analysis with ESL design methodology|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5351247|1|3|http://scholar.google.com/scholar?cites=17119599285736635690&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17119599285736635690&hl=en&as_sdt=0,5| architecture exploration. In this paper, we present a system-level virtual platform andsimulation environment for performance profiling and evaluation based onelectronicsystem-level(ESL) design methodology. Through thefine |2009
Cited by 1|http://scholar.google.com/scholar?cites=7813882497983560187&as_sdt=2005&sciodt=0,5&hl=en|1|0|http://scholar.google.com/scholar?cites=7813882497983560187&as_sdt=2005&sciodt=0,5&hl=en|None|None|2007
The application specific instruction processor for AES|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5941928|1|0|http://scholar.google.com/scholar?cites=7857428821904759617&as_sdt=2005&sciodt=0,5&hl=en|None| An ESL design flow is used in this development. Four dedicated instructions are proposed andimplemented on the standard FPGA platform. In this paper, the development of dedicatedprocessor is described, which is based on the ESL (ElectronicSystemLevel) methodology .|2011
Accelerating multi-party scheduling for transaction-level modeling|http://dl.acm.org/citation.cfm?id=1531619|2|2|http://scholar.google.com/scholar?cites=12243743409479650770&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12243743409479650770&hl=en&as_sdt=0,5| General Terms Algorithms, Design, Languages, Verification. 1. INTRODUCTION The growingchip manufacturing productivity calls for high abstraction level design tools. Theelectronicsystem-level(ESL) tools were introduced to address these needs .|2009
ESL flow for a hardware H. 264/AVC decoder using TLM-2.0 and high level synthesis: a quantitative study|http://proceedings.spiedigitallibrary.org/proceeding.aspx?articleid=780532|2|4|http://scholar.google.com/scholar?cites=5965238348062701985&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5965238348062701985&hl=en&as_sdt=0,5| Canaria, Spain ABSTRACT The present paper describes anElectronicSystemLevel(ESL) design methodology which was established and employed in the creation ofa H.264/AVC baseline decoder. The methodology involves |2009
Time-based power control architecture for application processors in smartphones|http://digital-library.theiet.org/content/journals/10.1049/el.2012.3305|1|3|http://scholar.google.com/scholar?cites=2210948733893289597&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2210948733893289597&hl=en&as_sdt=0,5| Estimation of power consumption: To estimate the power consumed by the proposed architecture,we performed anelectronicsystemlevel(ESL) simulation with high-level models, traces of actualdata traffic, a power-saving algorithm, and power models, as shown in Fig .|2012
On learning-based methods for design-space exploration with high-level synthesis|http://dl.acm.org/citation.cfm?id=2488795|3|13|http://scholar.google.com/scholar?cites=4210519335304082664&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4210519335304082664&hl=en&as_sdt=0,5| 1. INTRODUCTION It has been a longtime dream thatElectronic-System-Level(ESL) designcan be automatically synthesized from high-level specifica- tions (eg C/C++ or SystemC) tooptimized low-level implemen- tations (eg RTL or gate-level netlists), a methodology known |2013
EMC standards at IC level-status of IEC and technical goals of the SEISME project|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6237998|2|0|http://scholar.google.com/scholar?cites=14891956297025357990&as_sdt=2005&sciodt=0,5&hl=en|None| used in automot applications. III. STANDARDIZATION IN INTEGRATED Parasiticemission and susceptibility t interference atelectronicsystemlevelare integratedcircuits disturbance. Simple, reliable and standardized mea |2012
Efficient simulation and validation for mixed-signal SOCs|http://www.effectiveelectrons.com/whitepapers/Efficient%20Simulation%20and%20Validation%20for%20Mixed-Signal%20SOCs.pdf|2|0|http://scholar.google.com/scholar?cites=9649519496294030045&as_sdt=2005&sciodt=0,5&hl=en|None| Top-down design gets a lot of buzz about being the “correct” way to develop chips. In this method,designers develop a block-level architecture with RTL or ESL (electronic-system-level) functionaldefinitions and first-order ABMs for analog- and mixed-signal structures .|2007
Systematic testbench specification for constrained randomized test and functional coverage|http://adt.cs.upb.de/wolfgang/ecms07.pdf|2|3|http://scholar.google.com/scholar?cites=11203383482731934863&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11203383482731934863&hl=en&as_sdt=0,5| lab.de Abstract— Functional Verification is well-accepted forElectronicSystemLevel(ESL) based designs and is sup- ported by a variety of standardized Hardware Verifi-cation Languages like PSL, e, and SystemVerilog. In |2007
Automatic Generation of System Level Assertions from Transaction Level Models|http://link.springer.com/article/10.1007/s10836-013-5403-y|1|2|http://scholar.google.com/scholar?cites=10261668760097597982&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10261668760097597982&hl=en&as_sdt=0,5| It is important for system designers to check the functionality and evaluate the performanceand power at the early stage of system development.ElectronicSystemLevel(ESL) designis widely adopted in industrial design flows for this purpose .|2013
Computer System Design: System-on-Chip|http://books.google.com/books?hl=en&lr=&id=QXtyqHryAL4C&oi=fnd&pg=PR13&dq=%22Electronic+System+Level%22&ots=nxx6-fJi7Y&sig=ji7-ZHFS3WxAuprE3jFGb0p4048|9|2|http://scholar.google.com/scholar?cites=5944978276867775493&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5944978276867775493&hl=en&as_sdt=0,5| languages, and tools. We are aware of complementary treatments on these andalso on other topics, such aselectronicsystem-leveldesign, embedded softwaredevelopment, and system-level integration and test. We have |2011
Power modelling in circuit designs|http://www.google.com/patents/US20070276645|2|2|http://scholar.google.com/scholar?cites=1923091803547034321&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1923091803547034321&hl=en&as_sdt=0,5| 16. The apparatus of claim 14 , wherein part of the apparatus is located on a client computerand another part is located on a server computer. 17. The apparatus of claim 14 , whereinthe abstract model is in anelectronic-system-levelmodel. 18 .|2007
Design automation for microelectronics|http://link.springer.com/chapter/10.1007/978-3-540-78831-7_38|2|2|http://scholar.google.com/scholar?cites=10071619325955989625&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10071619325955989625&hl=en&as_sdt=0,5| EPROM erasable programmable read-only memory. ESLelectronicsystem-level. FMFiduccia–Mattheyses. FM frequency-modulation. FPGA field-programmable gate arrays.GDSII graphic data system II. I/O input/output. IC integrated |2009
Making HIRF Certification Economical|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=482934|1|0|http://scholar.google.com/scholar?cites=17456221500397929253&as_sdt=2005&sciodt=0,5&hl=en|None| A process based entirely on this methodology can be limited in its effectiveness since it: 0 0Cannot be effectively applied at the airplane level Essentially, cannot be applied at theelectrical/electronicsystemleveluntil late in the development cycle 435 Page 4 .|1995
Multi-purpose systems: A novel dataflow-based generation and mapping strategy|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6271969|2|6|http://scholar.google.com/scholar?cites=895869472737537290&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=895869472737537290&hl=en&as_sdt=0,5| Orcc-VHDL is a tool that aims to be used at theElectronicSystemLevel(ESL) to improve theproductivity of system architects by offering an efficient support of hardware/software co-designing,and providing HLS [9]. In one word, HLS tools compile high-level of abstraction |2012
Tuning SoCs using the global dynamic critical path|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5398007|2|4|http://scholar.google.com/scholar?cites=11167216546987317060&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11167216546987317060&hl=en&as_sdt=0,5| We could also apply the GCP to abstracted views of the design such aselectronic-system-level(ESL) models, or transaction-level models [7], but GCP fidelity is a concern (sincethese models are not always derived from the underlying RTL) .|2009
Assertion based verification in TLM|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5742077|2|4|http://scholar.google.com/scholar?cites=9671622843062408540&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9671622843062408540&hl=en&as_sdt=0,5| RTL implementations. In today ..s digital designs, the IEEE standard SystemClanguage and its TLM (1 and 2) derivatives are the most commonly used designlanguages forelectronicsystemlevel(ESL) designs. Unlike VHDL |2010
System-Level Design of NoC-Based Dependable Embedded Systems|http://www.igi-global.com/viewtitle.aspx?titleid=51394|1|2|http://scholar.google.com/scholar?cites=17172997651815073959&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17172997651815073959&hl=en&as_sdt=0,5|Page 1. 1 Copyright © 2011, IGI Global. Copying or distributing in print or electronic forms withoutwritten permission of IGI Global is prohibited. DOI: 10.4018/978-1-60960-212-3.ch001 Chapter1 System-Level Design of NoC-Based Dependable Embedded Systems |2011
Power-aware wrappers for transaction-level virtual prototypes: A black box based approach|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6472646|1|6|http://scholar.google.com/scholar?cites=16388302003806691257&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16388302003806691257&hl=en&as_sdt=0,5| Approach Ons Mbarek, Alain Pegatoquet, Michel Auguin Houssem Eddine FathallahAbstract—Low power design and verification at theElectronicSystemLevel(ESL)have recently emerged as a challenging research field. This |2013
System-versus RT-level verification of systems-on-chip by compositional path predicate abstraction|http://www.eit.uni-kl.de/fileadmin/eis/PPA/techreport-eda-2013-10-29.pdf|2|0|http://scholar.google.com/scholar?cites=5358241567412240665&as_sdt=2005&sciodt=0,5&hl=en|None| remained unchanged. Even with the advent of new design methodologies basedonElectronicSystemLevel(ESL) descriptions, it is still the RTL that has remainedthe point of reference for creating the “golden” design model. A |2013
Method and system for a database to monitor and analyze performance of an electronic design|http://www.google.com/patents/US8073820|1|5|http://scholar.google.com/scholar?cites=4997384585994407182&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4997384585994407182&hl=en&as_sdt=0,5|Various methods and apparatuses are described that provide instrumentation and analysis ofan electronic design having one or more bus interconnects. A relational database may havedefined tables designed for interconnect analysis of transactions occurring between initiator |2011
Formal equivalence checking between high-level and RTL hardware designs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6562666|1|2|http://scholar.google.com/scholar?cites=2583221581428420291&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2583221581428420291&hl=en&as_sdt=0,5| Whether generated through a high-level synthesis (HLS) workflow, or manually refined andoptimized from anelectronicsystemlevel(ESL) description, RTL models may contain anundeterminable number of functional bugs [1]. Also, bottom-up approaches, such as intellectual |2013
on the property-based verification in SoC design flow founded on transaction level modeling.|http://doi.ieeecomputersociety.org/10.1109/MEMCOD.2005.1487922|1|4|http://scholar.google.com/scholar?cites=1723654278123169055&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1723654278123169055&hl=en&as_sdt=0,5| ElectronicSystemLevel(ESL) design is a SoC design performed at a level of abstractionabove RTL. ESL design enables functional verification and performance analysis of complexarchitectures and protocols very early during system development .|2005
Cited by 1|http://scholar.google.com/scholar?cites=3120403929316205280&as_sdt=2005&sciodt=0,5&hl=en|1|0|http://scholar.google.com/scholar?cites=3120403929316205280&as_sdt=2005&sciodt=0,5&hl=en|None|None|2006
Diagnosing root causes of system level performance violations|http://dl.acm.org/citation.cfm?id=2561890|1|2|http://scholar.google.com/scholar?cites=902566734533628167&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=902566734533628167&hl=en&as_sdt=0,5| 1 Introduction IC design is becoming increasingly complicated with the deployment of highlyintegrated SoC and chip-multiprocessor systems, paired with highly interconnected communicationprotocols [2].ElectronicSystemLevel(ESL) model is widely employed for checking |2013
Cross-Level compositional reliability analysis for embedded systems|http://link.springer.com/chapter/10.1007/978-3-642-33678-2_10|1|4|http://scholar.google.com/scholar?cites=7319358419127257195&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7319358419127257195&hl=en&as_sdt=0,5| processor cores. This enables to capture thermal reliability threats at transistor levelin an overall system analysis. The approach is seamlessly integrated in an automaticElectronicSystemLevel(ESL) tool flow. 1 Introduction A |2012
Cited by 1|http://scholar.google.com/scholar?cites=5228763188838277056&as_sdt=2005&sciodt=0,5&hl=en|1|0|http://scholar.google.com/scholar?cites=5228763188838277056&as_sdt=2005&sciodt=0,5&hl=en|None|None|None
Embedded Systems|http://suncam.s3-website-us-east-1.amazonaws.com/npdocs/087.pdf|5|2|http://scholar.google.com/scholar?cites=5151619103353917182&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5151619103353917182&hl=en&as_sdt=0,5| The SystemC language, the Ptolemy II tool, Matlab™, SPW™, and Simulink™ area few tools that support the emerging “ElectronicSystemLevel(ESL)” approach totop-down, high-level, system behavior capture and verification .|2005
PAC DSP core and application processors|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4036593|35|12|http://scholar.google.com/scholar?cites=14208615192865543939&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14208615192865543939&hl=en&as_sdt=0,5| Network. They communicate through the on-chip System Bus Network. PAC Platformuses ESL (ElectronicSystemLevel) design methodology. ESL is a platform thatprovides co- verification of hardware and software design .|2006
Synthesis and optimization of high-level stream programs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6573211|7|2|http://scholar.google.com/scholar?cites=15724670357769217553&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15724670357769217553&hl=en&as_sdt=0,5|ABSTRACT In this paper we address the problem of translating high-level stream programs,such as those written in MPEG ..s RVC-CAL dataflow language, into implementations inprogrammable hardware. Our focus is on two aspects: sufficient language coverage to |2013
Multi-objective efficient design space exploration and architectural synthesis of an application specific processor (ASP)|http://www.sciencedirect.com/science/article/pii/S0141933111000366|4|4|http://scholar.google.com/scholar?cites=2973295629192822465&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2973295629192822465&hl=en&as_sdt=0,5|As the growth of system complexity rapidly increases, the gap betweenElectronicSystemLevel(ESL) and the Register Transfer Level (RTL) must be filled. Curren .|2011
MoPCoM methodology: focus on models of computation|http://link.springer.com/chapter/10.1007/978-3-642-13595-8_16|2|8|http://scholar.google.com/scholar?cites=16145220591506510601&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16145220591506510601&hl=en&as_sdt=0,5| and well defined processes. Several approaches have been applied by ESL(ElectronicSystemLevel) in order to tackle issues posed by economic laws andrapid evolution of technology. Among them: – High Level Synthesis |2010
ESL design in the context of embedded systems education|http://dl.acm.org/citation.cfm?id=1719014|1|3|http://scholar.google.com/scholar?cites=15950429305559309674&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15950429305559309674&hl=en&as_sdt=0,5| Concluding hardware designers have to expand their knowledge, too. They aresupposed to have a basic understanding of software to develop optimum hardwarefor system design.ElectronicSystemLevelDesign (ESL) In |2009
Survey of High-Level Synthesis Techniques for Area, Delay and Power Optimization.|http://search.ebscohost.com/login.aspx?direct=true&profile=ehost&scope=site&authtype=crawler&jrnl=09758887&AN=73147292&h=UL9t8W1tBpJpjozpYFKc1rrOw52iokUU2%2FawIYzDPEvL9jndkMxUnJE8BhA8fLqcKkT6sZ1fj%2FlFHcsptrA%2FKg%3D%3D&crl=c|1|3|http://scholar.google.com/scholar?cites=1517789071095492000&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1517789071095492000&hl=en&as_sdt=0,5| Theelectronicsystem-level(ESL) paradigm facilitates exploration, synthesis, and verificationthat can handle the complexity of today ..s system-on-chip (SoC) designs. Processor customizationand High Level Synthesis have become necessary paths to efficient ESL design .|2011
Architecture Exploration of 3D Video Recorder Using Virtual Platform Models|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4341499|2|4|http://scholar.google.com/scholar?cites=7330384784744233697&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7330384784744233697&hl=en&as_sdt=0,5| based designs represent one of the most convenient ways to develop computer platform modelstoday [5]. The idea of the platform based design method is that the platforms can be assembledquickly from existing component models usingElectronicSystemLevel(ESL) tools .|2007
System level modelling and design of hypergraph based wireless system area networks for multi-computer systems|http://theses.gla.ac.uk/id/eprint/2559|1|5|http://scholar.google.com/scholar?cites=18406603485015759619&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18406603485015759619&hl=en&as_sdt=0,5| DUT Device Under Test EIRP Effective Isotropic Radiated Power ESLElectronicSystemLevelDesign FDMA Frequency Division Multiple Access time-to-market is the key to success [11, 12,13].ElectronicSystemLevelDesign (ESL) in particular SystemC design methodology |2011
Heterogeneous specification and automatic software generation from SystemC for embedded systems|http://www.teisa.unican.es/~fherrera/pubdocs/thesis_engsum_2008_10_02.pdf|2|2|http://scholar.google.com/scholar?cites=11401954941378821636&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11401954941378821636&hl=en&as_sdt=0,5| The solution is a qualitative step in the design methodology, an evolution towards anElectronicSystemLevel(ESL) design methodology, where the main activity of the designshould be concentrated in the specification of the system .|2008
Automatically-retargetable model-driven tools for embedded code inspection in SoCs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4488580|5|0|http://scholar.google.com/scholar?cites=5325892176899283053&as_sdt=2005&sciodt=0,5&hl=en|None| Its main advantage is that the generated simulators are written in SystemC. Therefore,ArchC allows the synthesis of processor models and their inclusion on completeplatform descriptions at theElectronicSystemLevel(ESL) .|2007
Using a dataflow abstracted virtual prototype for HdS-design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4796496|10|2|http://scholar.google.com/scholar?cites=3700863016233022398&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3700863016233022398&hl=en&as_sdt=0,5| in this paper. Experiments showed that we gain up to 10x performance improve-ment . I. INTRODUCTIONElectronicSystemLevel(ESL) attracts more and moreatten- tion in embedded systems modeling. The term stands for |2009
What&#39;s next for transaction level models: The standardization and deployment era|http://link.springer.com/content/pdf/10.1007/1-4020-5138-7_4.pdf|1|4|http://scholar.google.com/scholar?cites=17190071999522917825&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17190071999522917825&hl=en&as_sdt=0,5|This article reports on the experience acquired in ST for the past five years in theTransaction Level Modeling area. It presents the TLM approach as the key for addressingnew challenges for state of the art Systems on Chips. After introducing the requirements, |2006
Simulation based tuning of system specification|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763204|1|4|http://scholar.google.com/scholar?cites=15264347971755559932&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15264347971755559932&hl=en&as_sdt=0,5| I. INTRODUCTION Until nowElectronicSystemLevel(ESL) methodologies dominated digitaldomain of design. However, the launching of Analog and Mixed Signal (AMS) Extensions ofSystemC by the Open SystemC TM Initiative marks the beginning of analog ESL .|2011
Programmable System-on-Chip (SoC) for silicon prototyping|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4677107|1|2|http://scholar.google.com/scholar?cites=476938365788382210&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=476938365788382210&hl=en&as_sdt=0,5| In this MP-SoC II chip, in additional to the design complexity increases, several newdesign technologies such aselectronicsystemlevel(ESL) design methodology andSoC 1500 test wrapper technology are adopted in this project .|2008
Hybrid system combining TLM simulators and HW accelerators|http://www.google.com/patents/US20110307847|1|2|http://scholar.google.com/scholar?cites=4171333005481818107&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4171333005481818107&hl=en&as_sdt=0,5| The “BUS_XTOR” can be used for multiple applications, egElectronicSystemLevel(ESL)top-down design flow, ASIC design verification, Field Programmable gate array (FPGA)prototype emulation, HW-SW co-simulation, or HW-SW co-debugging. FIG .|2010
Multi-level simulation platform of network-on-chip for design space exploration|http://www.ijmlc.org/papers/75-A771.pdf|1|0|http://scholar.google.com/scholar?cites=10494088976334494958&as_sdt=2005&sciodt=0,5&hl=en|None| Along with those trends, the industry has introduced design and verification tools that operateat higher levels of abstraction, such as theelectronicsystemlevel(ESL), supported throughlanguages such as SystemC [11-13]. III. DESIGN OF MULTI-LEVEL NOC SIMULATOR |2011
TLM modelling of 3D stacked wide I/O DRAM subsystems: a virtual platform for memory controller design space exploration|http://dl.acm.org/citation.cfm?id=2432521|2|3|http://scholar.google.com/scholar?cites=6956480785157557001&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6956480785157557001&hl=en&as_sdt=0,5| One way to achieve a higher level of abstraction is us- ing Transaction Level Modeling (TLM)[11] for system level simulation. TLM has emerged as standard methodology forElectronicSystemLevel(ESL) design. Since 2012, TLM is part of the IEEE1666 SystemC standard [12] .|2013
RTL Implementation of an Optical Flow Algorithm (Lucas) Using the Catapult C High-Level Synthesis tool|http://repository.tudelft.nl/assets/uuid:a5fd26f9-f5de-4d8c-9043-92a92f83dd6c/thesisxianliren.pdf|2|2|http://scholar.google.com/scholar?cites=4980459169347536479&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4980459169347536479&hl=en&as_sdt=0,5| 1.1 The need of high-level synthesis High-level synthesis, sometimes also called behaviorallevel synthesis,electronicsystemlevelsynthesis or algorithmic synthesis, is a technologyused to interprete algorithmic level design into hardware architecture .|2011
3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6176673|1|8|http://scholar.google.com/scholar?cites=11852892855120967720&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11852892855120967720&hl=en&as_sdt=0,5| Consequently, we have seen a recent trend of moving design abstraction to a higher level, withan emphasis onElectronicSystemLevel(ESL) design methodologies. A very importantcomponent of ESL is raising the level of abstraction of hardware design .|2012
Unit module state processing enhancements|http://www.google.com/patents/US7680550|2|4|http://scholar.google.com/scholar?cites=6761844948829860026&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6761844948829860026&hl=en&as_sdt=0,5|A system is provided to facilitate state processing in an industrial control environment. The systemincludes a unit module to process components in an industrial control facility. A status componentassociated with the unit module provides present state information for the components |2010
Data processing method and apparatus for parallel discrete event simulation|http://www.google.com/patents/US5801938|29|2|http://scholar.google.com/scholar?cites=10145371944803443296&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10145371944803443296&hl=en&as_sdt=0,5|Data processing apparatus comprises distributed processors for the parallel discrete eventsimulation of physical processes by the parallel execution of virtual-time-stamped logicalprocesses scheduled by the transmission of virtual-time-stamped messages on logical channels |1998
A course on reconfigurable processors|http://dl.acm.org/citation.cfm?id=1789937|2|3|http://scholar.google.com/scholar?cites=12354728707021053925&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12354728707021053925&hl=en&as_sdt=0,5| the platform. The dream of a platform-independent design approach of reconfigurablesystems will remain a dream as long as the more modest dream ofElectronicSystem-LevelDesign (ESL) is not brought to reality. Knowing |2010
RaceCheck: A race logic audit program for ESL-based soc designs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4746258|1|0|http://scholar.google.com/scholar?cites=16459921900564207861&as_sdt=2005&sciodt=0,5&hl=en|None| Abstract—This paper describes a new version of RaceCheck, an advanced static and dynamicrace logic analysis program, that can audit a new type of race logic arises from the use of inter-process communication (IPC) objects inElectronicSystemLevel(ESL) based System |2008
Automatic low power optimizations during ADL-driven ASIP design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4027512|11|4|http://scholar.google.com/scholar?cites=5662971841726433485&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5662971841726433485&hl=en&as_sdt=0,5| much less complexity. Application developers, with this frame- study. We conclude with thesummary and outlook. work, can concentrate on the algorithmic aspects during the de- velopmentof the ASIP. TheElectronicSystemLevel(ESL) tools 2 Related Work |2006
Hardware design methodology to synthesize communication interfaces from TLM to RTL|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5520832|1|4|http://scholar.google.com/scholar?cites=18291503614336776988&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18291503614336776988&hl=en&as_sdt=0,5| transport interface. 1. INTRODUCTION The ever increasing complexity of today ..sSystem on Chips (SoCs) leads the semiconductor industry to wide use ofElectronicSystemLevel(ESL) solutions. Transaction level modeling |2010
Dynamically Switching Between Hardware Abstraction Models for Rapid Embedded Software Development|http://embedded.cs.ccu.edu.tw/~esl_web/MasterPaper/2006_Lu,%20Pin-Shian.pdf|2|2|http://scholar.google.com/scholar?cites=14417670988538170077&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14417670988538170077&hl=en&as_sdt=0,5| this article. 2 Page 4. Contents 1 Introduction 6 1.1ElectronicSystemLevelDesign . . . .  .importantto start software development as early as possible. 1.1ElectronicSystemLevelDesign Theunavailability or late availability of the development board or the silicon |2006
Intellectual Property for Electronic Systems: An Essential Introduction|http://books.google.com/books?hl=en&lr=&id=KpjKtsckb0MC&oi=fnd&pg=PR3&dq=%22Electronic+System+Level%22&ots=4u4Ywch9mJ&sig=yg7DXYEseXicf7e4RSWU7NVX06k|2|3|http://scholar.google.com/scholar?cites=5790170692833682389&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5790170692833682389&hl=en&as_sdt=0,5| Page 5. About the Executive Editors Brian Bailey is an independent consultant who helpselectronic design automation (EDA) and system design companies with technical, marketing,and managerial issues related to verification andelectronicsystemlevel(ESL) .|2007
ipPROCESS: A Usage of an IP-core Development Process to Achieve Time-to-Market and Quality Assurance in a Multi Project Environment|http://www.design-reuse.com/articles/21746/ip-core-development-process.html|2|0|http://scholar.google.com/scholar?cites=8627953346554523195&as_sdt=2005&sciodt=0,5&hl=en|None| Chip (SoC) designs [2] by reusing pre-designed IP-cores. These methodologiesshould combineElectronicSystemLevel(ESL) description languages and IP-coremodeling [3]. Thus, it is necessary to deliver the produced IP |None
Exploring ISS abstractions for embedded software design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4669297|2|4|http://scholar.google.com/scholar?cites=1890847290682026338&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1890847290682026338&hl=en&as_sdt=0,5| This produces circuits more complex than ever and, as a result, verification takesan increasingly large amount of time. This is whereElectronicSystemLevel(ESL)simulation of- fers a great advantage over RTL simulation. ESL |2008
Raising the abstraction level of HDL for control-dominant applications|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6339268|2|0|http://scholar.google.com/scholar?cites=8002456382835998380&as_sdt=2005&sciodt=0,5&hl=en|None| field of high-level synthesis has been oriented towards behavior synthesis, which most oftenstarts from sequential C/C++ descriptions, and more recently SystemC [4, 5]. As such languagesare already frequently used in modernElectronicSystemLeveldesign methodologies |2012
Methods and Systems for Analyzing Electronic Design and Validation Models|http://www.google.com/patents/US20110184714|1|2|http://scholar.google.com/scholar?cites=15702206887059589486&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15702206887059589486&hl=en&as_sdt=0,5| Here, the clock-cycle by clock-cycle behavior of the targeted SoC with respect toits internal registers is not one hundred percent accurately represented in the TLMmodel, also known aselectronicsystemlevel(“ESL”) model .|2011
A New Technique for the Measurement of IC Susceptibility to Electrical Fast Transients|http://www.uemc.polito.it/papers/ic_pulsed_04.pdf|1|2|http://scholar.google.com/scholar?cites=3436374920934680305&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3436374920934680305&hl=en&as_sdt=0,5| Up to now the susceptibility to EMI has been tackled atelectronicsystemlevelby using shieldingand filtering components, on the other hand, for the reasons mentioned above, the susceptibilityof whole systems can be reduced by selecting intrinsically immune ICs .|2004
Modeling adaptive streaming applications with parameterized polyhedral process networks|http://dl.acm.org/citation.cfm?id=2024752|5|7|http://scholar.google.com/scholar?cites=14925963255844007874&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14925963255844007874&hl=en&as_sdt=0,5| Rising the abstraction level of the design process toelectronicsystemlevel(ESL) [1] seemsto be an inevitable way to increase the design pro- ductivity. In this respect, models ofcomputation (MoC) play a crucial role for the success of the ESL concept .|2011
Real-time VLSI architecture for bio-medical monitoring|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4570564|1|3|http://scholar.google.com/scholar?cites=6962510945187495324&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=6962510945187495324&hl=en&as_sdt=0,5| such as RTOS acceleration [5]. A third proposition for the modeling and to a lesser extent,implementation of high performance SoCs, comes from a number of vendors in the form ofco-design environments and RTL synthesis systems forelectronicsystem-level(ESL) design |2008
A SystemC Transaction Level Model for the MIPS R3000 Processor|http://www.setit.rnu.tn/last_edition/setit2007/E/222.pdf|2|2|http://scholar.google.com/scholar?cites=14201354061605759267&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14201354061605759267&hl=en&as_sdt=0,5| There can be found in the open literature two related work on SystemC modeling of MIPSprocessors. For instance, the company CoWare has developed a library of SystemC basedmodels forElectronicSystemLevel(ESL) design [CoW06] .|2007
Black-box and white-box early power intent simulation and verification: Two novel approaches|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6385398|2|3|http://scholar.google.com/scholar?cites=262187205631546745&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=262187205631546745&hl=en&as_sdt=0,5| Intellectual property. 1. INTRODUCTION AND RELATED WORK The quest for a lowpower design and verification reliable solution at theElectronicSystemLevel(ESL)has recently emerged as a challenging research field. One of |2012
Hierarchical cross-layer control ESL verification for wireless communications|http://dl.acm.org/citation.cfm?id=1582415|1|2|http://scholar.google.com/scholar?cites=906864895878351889&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=906864895878351889&hl=en&as_sdt=0,5| tw ABSTRACT We propose a cost-effective and efficientElectronicSystemLevel(ESL) verification framework for exploration of cross-layer algorithms andarchitectures of wireless multimedia networking embedded systems .|2009
High-level synthesis with distributed controller for fast timing closure|http://dl.acm.org/citation.cfm?id=2132369|2|5|http://scholar.google.com/scholar?cites=3234461937876976013&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3234461937876976013&hl=en&as_sdt=0,5| I. INTRODUCTION High level synthesis (HLS), which maps behavioral description models toregister-transfer models, can improve design productivity drastically, and thus, it has been oneof the most important issues inelectronicsystemlevel(ESL) design community .|2011
Combining dynamic slicing and mutation operators for ESL correction|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6233020|1|2|http://scholar.google.com/scholar?cites=12128112078064274970&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12128112078064274970&hl=en&as_sdt=0,5| a consequence, in industrial practice, debug is still a human-based activity that affectstime-to-market [3]. The debugging approaches proposed in the past for logic and register-transfer(RT) levels, eg [16][17][18], cannot be applied for designs atelectronic-systemlevel(ESL) or |2012
Efficient multi-level fault simulation of HW/SW systems for structural faults|http://link.springer.com/article/10.1007/s11432-011-4366-9|2|11|http://scholar.google.com/scholar?cites=17261664799067331951&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17261664799067331951&hl=en&as_sdt=0,5|Page 1. . RESEARCH PAPERS . SCIENCE CHINA Information Sciences September 2011 Vol.54 No. 9: 1784–1796 doi: 10.1007/s11432-011-4366-9 cO Science China Press andSpringer-Verlag Berlin Heidelberg 2011 info.scichina.com www.springerlink.com |2011
SystemC refinement of abstract adaptive processes for implementation into dynamically reconfigurable hardware|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6069485|1|6|http://scholar.google.com/scholar?cites=9852408322156356679&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9852408322156356679&hl=en&as_sdt=0,5| 2, 26121. Oldenburg email: philipp.hartmann@offis.de ABSTRACT Adaptivity isa key feature in current embedded systems which requires a explicit support inElectronicSystem-Level(ESL) design methodologies. It means |2011
On the interfacing between QEMU and SystemC for virtual platform construction: Using DMA as a case|http://www.sciencedirect.com/science/article/pii/S1383762112000045|2|5|http://scholar.google.com/scholar?cites=16789404533365613859&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16789404533365613859&hl=en&as_sdt=0,5| set simulator (IA-ISS) and its capability to run a full-fledged operating system such as Linux, thevirtual platform with the proposed interface can be used to facilitate the co-design of hardwaremodels and device drivers at the early stage ofElectronicSystemLevel(ESL) design |2012
A Computation Core for Communication Refinement of Digital Signal Processing Algorithms|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1690046|1|7|http://scholar.google.com/scholar?cites=18209775321386309207&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18209775321386309207&hl=en&as_sdt=0,5| system modelling and synthesis. In this paper we propose a computation coresynthesis method- ology that can be integrated on the communication re- finementsteps ofelectronicsystemleveldesign tools. In the proposed |2006
Race logic synthesis for a multithreaded HDL/ESL simulator for SoC designs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5774986|1|0|http://scholar.google.com/scholar?cites=17352934466923157859&as_sdt=2005&sciodt=0,5&hl=en|None| Abstract— This paper describes a set of state-of-the-art race logic synthesis technologies formultithreaded/multi-core HDL (hardware description language) and ESL (electronicsystemlevel)simulators, such as V2SimTM [1]. The new technologies aid V2SimTM to automatically |2010
Local application of simulation directed for Exhaustive Coverage of Schedulings of SystemC specifications|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5404068|1|0|http://scholar.google.com/scholar?cites=6651601075269379498&as_sdt=2005&sciodt=0,5&hl=en|None| 5-033511). % stract The SCV library and its commercial counterparts have beeneffectively applied inElectronicSystemLevel(ESL) for the production of test benchesfor system-level specifications in SystemC. Other works |2009
Coroutine-Based Synthesis of Efficient Embedded Software From SystemC Models|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5710575|1|3|http://scholar.google.com/scholar?cites=18186014719661414637&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18186014719661414637&hl=en&as_sdt=0,5| Xiaowen Wu, and Yaoyao Ye Abstract—SystemC is a widely usedelectronicsystem-level(ESL) design language that can be used to model both hardware andsoftware at different stages of system design. There has been a |2011
An OFDM-specified lossless FFT architecture|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1643430|26|2|http://scholar.google.com/scholar?cites=12121947432741623544&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12121947432741623544&hl=en&as_sdt=0,5| the 2000 Inter-Col- legiate IC/CAD contest, hosted by Ministry of Edu- cation, Taiwan, ROC Hisresearch interests include VLSI architecture design for video processing systems andcommunication sys- tems, video compression algorithms, andelectronicsystemleveltechniques |2006
Unleash the system on chip using FPGAs and Handel C|http://link.springer.com/content/pdf/10.1007/978-1-4020-9362-3.pdf|7|7|http://scholar.google.com/scholar?cites=14242989492120651493&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14242989492120651493&hl=en&as_sdt=0,5|Page 1. Unleash the System On Chip using FPGAs and Handel C Page 2. Unleash the SystemOn Chip using FPGAs and Handel C Rajanish K. Kamat • Santhosh A. Shinde • Vinod G. ShelakeAuthors Department of Electronics Shivaji University, Kolhapur India 1 3 Page 3 .|2009
TLM 2.0 simple sockets synthesis to RTL|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4938013|3|3|http://scholar.google.com/scholar?cites=14984611038674897847&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14984611038674897847&hl=en&as_sdt=0,5| This detailed architecture can then be synthesized to RTL. Some works are done on TLM synthesisto extract RTL model of the design from the transaction level description. [5] is a high-level solutionthat integrateselectronicsystemleveldesigns with block-level implementation .|2009
Design of a reconfigurable computing platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5224224|1|2|http://scholar.google.com/scholar?cites=16350984756664816595&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16350984756664816595&hl=en&as_sdt=0,5| The RCP utilizes Impulse CoDeveloper which is anelectronicsystemlevel(ESL) design toolthat compiles sequential applications/algorithms in C to synthesizable HDL .This predicamenthas been the impetus to the rise ofelectronicsystemlevel(ESL) design tools .|2009
Displaying signals of a design block emulated in hardware co-simulation|http://www.google.com/patents/US8082139|1|3|http://scholar.google.com/scholar?cites=1420896009364791552&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1420896009364791552&hl=en&as_sdt=0,5| US20090150136 *, Oct 10, 2006, Jun 11, 2009, Sei Yang Yang, Dynamic-based verificationapparatus for verification fromelectronicsystemlevelto gate level, and verification methodusing the same. * Cited by examiner. Non-Patent Citations. Reference .|2011
COMPLEX SYSTEMS DESIGN AUTOMATION IN THE PRESENCE OF BOUNDED AND STATISTICAL UNCERTAINTIES|http://www.tu-ilmenau.de/fileadmin/public/sse/Veroeffentlichungen/2007/IWK%202007%20Salzwedel.pdf|1|2|http://scholar.google.com/scholar?cites=18306342645764539609&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=18306342645764539609&hl=en&as_sdt=0,5| Ilmenau, September 10-12, 2007. [11] Tommy Baumann, Horst Salzwedel, MappingofElectronicSystemLevel(ESL) Models Into Implementation, DATE ..07, Acropolis,Nice, France, April 16-20, 2007. [12] Nils Fischer, Design |None
Developing a Design Flow for Embedded Systems|http://www.vogtverlag.de/buecher/9783938860618_Inhaltsverzeichnis.pdf|1|0|http://scholar.google.com/scholar?cites=9408690501752164830&as_sdt=2005&sciodt=0,5&hl=en|None| Abstract This thesis covers theelectronicsystemlevel(ESL) design of embedded systems mo-tivated by the practical relevance of these systems .1.1.ElectronicSystemLevel(ESL) DesignSince the invention of the integrated circuit (IC) in the late fifties, semiconductor tech- |2013
Integrating Hardware/Firmware Verification Efforts Using SystemC High-Level Models.|http://www12.cs.fau.de/publications/pub2010/mbmv-fzhd10.pdf|1|8|http://scholar.google.com/scholar?cites=17963388888520934579&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17963388888520934579&hl=en&as_sdt=0,5| Rainer Dorsch IBM Research  .. Development GmbH, Germany dorsch@de.ibm.com Abstract— StartingElectronicSystemLevel(ESL) design flows with executable High-Level Models(HLMs) has the potential to sustainably improve productivity .|2010
Enabling heterogeneous cycle-based and event-driven simulation in a design flow integrated using the SPIRIT consortium specifications|http://link.springer.com/article/10.1007/s10617-007-9003-x|4|7|http://scholar.google.com/scholar?cites=7074525533291859033&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7074525533291859033&hl=en&as_sdt=0,5| Science + Business Media, LLC 2007 Abstract The practical application ofelectronicsystem-level(ESL) design has been a key challenge of transaction-level modeling(TLM) methodologies in the past few years. While the benefits of |2007
Azimuthal Localization and Detection of Vehicular Backup Alarms Under Electronic and Non-electronic Hearing Protection Devices in Noisy and Quiet Environments|http://scholar.lib.vt.edu/theses/available/etd-04152011-122043/|2|0|http://scholar.google.com/scholar?cites=13476580781611015312&as_sdt=2005&sciodt=0,5&hl=en|None|Page 1. AZIMUTHAL LOCALIZATION AND DETECTION OF VEHICULAR BACKUPALARMS UNDER ELECTRONIC AND NON-ELECTRONIC HEARING PROTECTIONDEVICES IN NOISY AND QUIET ENVIRONMENTS by Khaled A. Alali |2011
Creation of ESL power models for communication architectures using automatic calibration|http://dl.acm.org/citation.cfm?id=2488804|1|2|http://scholar.google.com/scholar?cites=9369964170092693140&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9369964170092693140&hl=en&as_sdt=0,5| The fundamental design decisions drawn during early de- sign space explorationatelectronicsystemlevel(ESL) have a large impact on the power consumption .KeywordsElectronicSystemLevel, Power Estimation, Power Model |2013
Stacking memory architecture exploration for three-dimensional integrated circuit in 3-D PAC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6398334|1|0|http://scholar.google.com/scholar?cites=11695119237309527464&as_sdt=2005&sciodt=0,5&hl=en|None| A. ESL Virtual Platform To achieve the required design productivity for the time-to-marketpressure, a common accepted solution is usingelectronicsystem-level(ESL) designmethodology to design the system in the different design abstraction level .|2012
Compiler-assisted technique for rapid performance estimation of FPGA-based processors|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6085116|1|0|http://scholar.google.com/scholar?cites=972295883751885343&as_sdt=2005&sciodt=0,5&hl=en|None| platform FPGAs. It has now become apparent thatelectronicsystem-levelapproachis necessary to bridge the widening productivity gap between hardware design,software development and semiconductor technology. This |2011
On the formal verification of component-based embedded operating systems|http://dl.acm.org/citation.cfm?id=2433148|1|0|http://scholar.google.com/scholar?cites=11324702965839595811&as_sdt=2005&sciodt=0,5&hl=en|None| A sim- ilar strategy is used by Clarke to verify SpecC descriptions [4]. However, recentElectronicSystem-Level(ESL) enable hardware components to be directly described inC++ .Electronicsystem-levelsynthesis methodologies. IEEE Trans .|2013
On the mutation analysis of SystemC TLM-2.0 standard|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5460815|5|4|http://scholar.google.com/scholar?cites=14617308741174509372&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14617308741174509372&hl=en&as_sdt=0,5| level (RTL), each varying according to a range of criteria, including granularity of time, frequencyof model evaluation, functional abstraction, communication abstraction, and use cases [2]. Therehas been a longstanding discussion in theelectronicsystemlevel(ESL) community |2009
Implementing large-kernel 2-D filters using Impulse CoDeveloper|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6385358|1|0|http://scholar.google.com/scholar?cites=10461602938793872760&as_sdt=2005&sciodt=0,5&hl=en|None| time embedded systems. This work describes the process of designing 2-D filterswith large kernels using the Impulse CoDeveloperTMelectronicsystem-leveltoolby Impulse Ac- celerated Technologies. The proposed design |2012
Virtual platforms: breaking new grounds|http://dl.acm.org/citation.cfm?id=2492882|1|4|http://scholar.google.com/scholar?cites=2648950184275346673&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2648950184275346673&hl=en&as_sdt=0,5|Page 1. Virtual Platforms: Breaking New Grounds Rainer Leupers RWTH Aachen University,leupers@ice.rwth-aachen.de Grant Martin Tensilica Inc, gmartin@tensilica.com RomanPlyaskin, Andreas Herkersdorf TU Munich, herkersdorf@tum.de |2012
Behavioral Description Model BDM for Design Space Exploration: a Case Study of His Algorithm for MC-CDMA System|http://www.eurasip.org/Proceedings/Eusipco/Eusipco2007/Papers/c4p-h01.pdf|1|3|http://scholar.google.com/scholar?cites=1839363939068838449&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1839363939068838449&hl=en&as_sdt=0,5| communication applications. The design of real-time embedded SoC architecturesis currently achieved by using system-level descriptions,electronic-systemlevelESLtools and by re-using pre- designed IP-cores. Typical SoC |2007
Automatic calibration of streaming applications for software mapping exploration|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6089217|6|2|http://scholar.google.com/scholar?cites=13827252724263902608&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13827252724263902608&hl=en&as_sdt=0,5| difficult and daunting task for MPSoC programmers. Virtual platform technologies([3], [4]) have recently be- come main-stream of system simulation for ESL (ElectronicSystemLevel) designs. In order to map parallel software |2011
Formal foundations for marte-systemc interoperability|http://digital-library.theiet.org/content/conferences/10.1049/ic.2010.0152|1|3|http://scholar.google.com/scholar?cites=4078884878579503878&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4078884878579503878&hl=en&as_sdt=0,5| Abstract—Model Driven Architecture (MDA) andElectronicSystemLevel(ESL) designare key approaches for succeeding in the specification and design of current embeddedsystems, which are increasingly complex and heterogeneous .|2010
Leveraging designer&#39;s intent: A path toward simpler analog CAD tools|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5280741|8|2|http://scholar.google.com/scholar?cites=1899400056904161687&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1899400056904161687&hl=en&as_sdt=0,5| REFERENCES [1] B. Bailey, et al., ESL Design and Verification: A Prescription forElectronicSystemLevelMethodology, Morgan Kaufmann/Elsevier, San Francisco, 2007. [2] KS Kundert,“Introduction to RF Simulation and Its Application,” J. Solid-State Circuits, pp .|2009
Hard-real-time scheduling of data-dependent tasks in embedded streaming applications|http://dl.acm.org/citation.cfm?id=2038672|18|7|http://scholar.google.com/scholar?cites=15761108340658250994&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15761108340658250994&hl=en&as_sdt=0,5|Page 1. Hard-Real-Time Scheduling of Data-Dependent Tasks in Embedded StreamingApplications Mohamed Bamakhrama mohamed@liacs.nl Todor Stefanov stefanov@liacs.nl LeidenInstitute of Advanced Computer Science Leiden University, Leiden, The Netherlands |2011
An error rate based test methodology to support error-tolerance|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4453874|10|3|http://scholar.google.com/scholar?cites=15566191645010114621&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15566191645010114621&hl=en&as_sdt=0,5|Page 1. 204 IEEE TRANSACTIONS ON RELIABILITY, VOL. 57, NO. 1, MARCH 2008 An Error RateBased Test Methodology to Support Error-Tolerance Tong-Yu Hsieh, Student Member, IEEE,Kuen-Jong Lee, Member, IEEE, and Melvin A. Breuer, Life Fellow, IEEE |2008
Improvement of Multimedia Performance Based on 3-D Stacking Memory Architecture and Software Refinement|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6332371|1|3|http://scholar.google.com/scholar?cites=9215917683335613060&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9215917683335613060&hl=en&as_sdt=0,5| memory space. To demonstrate the performance enhancement of 3-D system, thispaper presents three enhanced multimedia applications for HW/SW co- simulationby theelectronicsystem-level(ESL) virtual platform. According |2012
Employed veriLite simulation to improve SOC design and verification|http://onlinelibrary.wiley.com/doi/10.1002/cae.20404/full|1|0|http://scholar.google.com/scholar?cites=18407151407348065724&as_sdt=2005&sciodt=0,5&hl=en|None| PDF (742K). Keywords: co-design; co-verification;electronicsystemlevel;system-on-chip; transactional level modeling. Abstract .skills. In recent years,electronicsystemlevel(ESL) design has become one of the hottest topics. ESL |2012
Code optimization for enhancing SystemC simulation time.|http://www.ewdtest.com/conf/proc08/ewdts08-70.pdf|1|5|http://scholar.google.com/scholar?cites=1945754426227313113&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1945754426227313113&hl=en&as_sdt=0,5| 1. Introduction With the increasing complexity of digital systems, and the reducedtime to market,ElectronicSystemLevel(ESL) design is regarded as the main designmethodology for implementing large digital systems. Most |2010
Platform-based software design flow for heterogeneous MPSoC|http://dl.acm.org/citation.cfm?id=1376807|28|6|http://scholar.google.com/scholar?cites=5375031803979545794&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5375031803979545794&hl=en&as_sdt=0,5| 2. RELATED WORK Previous work related to software generation and validation froma high-level environment can be classified in three categories: software-oriented,hardware- oriented orelectronicsystemlevel(ESL) design-oriented .|2008
SimConnect and SimTalk for distributed cyber-physical system simulation|http://sim.sagepub.com/content/89/10/1254.short|1|2|http://scholar.google.com/scholar?cites=15424932216635410179&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15424932216635410179&hl=en&as_sdt=0,5|Page 1. Simulation Simulation: Transactions of the Society for Modeling and SimulationInternational 89(10) 1254–1271 © 2013 The Society for Modeling and Simulation InternationalDOI: 10.1177/0037549712472755 sim.sagepub.com SimConnect and SimTalk for |2013
Investigation of OSCI TLM-2.0 Employment in Grid Computing Simulation|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5617195|1|4|http://scholar.google.com/scholar?cites=12528279581478046386&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12528279581478046386&hl=en&as_sdt=0,5| Grid Computing, Clusters and Clouds are some of the important examples of the recentmiddleware technologies. In this paper, TLM-2.0 as an IEEE standard [1] for modeling inelectronicsystemlevelis proposed for the modeling of grid computing architectures .|2010
A SystemC superset for high-level synthesis|http://link.springer.com/chapter/10.1007/978-90-481-9304-2_8|1|5|http://scholar.google.com/scholar?cites=5834618970377987391&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5834618970377987391&hl=en&as_sdt=0,5| 1 Introduction.Electronicsystemlevel(ESL) based design is gaining adoption in industrymainly in two areas: hardware design from high level specifications, and system-level validationand analysis using transaction-level modeling (TLM) techniques .|2010
Towards a Modelling and Design Framework for Mixed-Criticality SoCs and Systems-of-Systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6628385|1|3|http://scholar.google.com/scholar?cites=17472729993629524227&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17472729993629524227&hl=en&as_sdt=0,5| Fig.2. D.ElectronicSystem-Leveldesign Embedded system design has evolved fromHW/SW code- sign [25] and platform-based design [26] methodologies toelectronic-system-level(ESL) design [27]. Higher integration capabilities |2013
Addressing the Challenges of Synchronization/Communication and Debugging Support in Hardware/Software Cosimulation|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4450527|1|11|http://scholar.google.com/scholar?cites=7069104461386838565&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7069104461386838565&hl=en&as_sdt=0,5| Chulho Shin Simon Yoon ARM Inc., Irvine, CA Email: {chulho.shin, simon.yoon}@arm.com Abstract With increasing adoption ofElectronicSystemLevel(ESL) tools, effectivedesign and validation time has reduced to a considerable extent .|2008
Method to Design Low-Power Embedded Processor for Wireless Endoscope|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5163047|1|2|http://scholar.google.com/scholar?cites=15188445660436282981&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15188445660436282981&hl=en&as_sdt=0,5| Figure3. Low-power Optimization Probability To speed the exploration of design space formedby different schemes of customizing processor ..s architecture and instruction-set for the abovefunctions, ESL (ElectronicSystemLevel) platform is somewhat necessary .|2009
Designer-in-the-loop recoding of ESL models using static parallel access conflict analysis|http://dl.acm.org/citation.cfm?id=2463599|1|8|http://scholar.google.com/scholar?cites=4052577693190803991&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4052577693190803991&hl=en&as_sdt=0,5| USA doemer@uci.edu ABSTRACT At theElectronicSystemLevel(ESL), awell-defined design model enables early design space exploration and automaticsynthesis on custom multiprocessor platforms. However, the initial |2013
A high-level target-precise model for designing reconfigurable HW tasks|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1639438|1|5|http://scholar.google.com/scholar?cites=3745127416764023286&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3745127416764023286&hl=en&as_sdt=0,5| Further- more, novel architectures demand a new design paradigm and related SW-tools to enableElectronicSystem-LevelDesign (ESD) [7]. For example, High-Level Synthesis (HLS) transformsan algorithmic description into a target- specific mapping, immediately .|2006
Design experience in TL modeling|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4938015|1|0|http://scholar.google.com/scholar?cites=3643056956455788490&as_sdt=2005&sciodt=0,5&hl=en|None| After going from gate to register transfer level, we are now in the era of ESL (ElectronicSystemLevel) that designers no longer can deal with RT level details, and designs are requiring higherabstraction level. This abstraction level is TLM (Transaction Level Modeling) .|2009
Handling design and implementation optimizations in equivalence checking for behavioral synthesis|http://dl.acm.org/citation.cfm?id=2488878|1|6|http://scholar.google.com/scholar?cites=14597118535290919524&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14597118535290919524&hl=en&as_sdt=0,5| Fei Xie Portland State University xie@cs.pdx.edu ABSTRACT Behavioral synthesisinvolves generating hardware design via compilation of itsElectronicSystemLevel(ESL) descrip- tion to an RTL implementation. Equivalence |2013
The future of semiconductor industry-A foundry&#39;s perspective.|http://www.aspdac.com/aspdac2008/Keynote-Address-III.pdf|1|8|http://scholar.google.com/scholar?cites=4088752731488075509&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4088752731488075509&hl=en&as_sdt=0,5|Page 1. Proprietary  .. Confidential © 2007 TSMC, Ltd The Future of Semiconductor Industry –A Foundry ..s Perspective – Dr. FC Tseng Vice Chairman TSMC January 24, 2008 Page 2.Proprietary  .. Confidential © 2007 TSMC, Ltd 2 Outline ● Semiconductor Market Outlook |2008
Shortening the verification cycle with synthesizable abstract models|http://dl.acm.org/citation.cfm?id=1630032|4|2|http://scholar.google.com/scholar?cites=10424634449170504158&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10424634449170504158&hl=en&as_sdt=0,5| Case study: Integrating FV and DV within the Verification of Intel® Core™2 Microprocessor.FMCAD, 2007. [4] B. Bailey, G. Martin, A. Piziali, ESL Design and Verification: A Prescription forElectronicSystemLevelMethodology. Morgan Kaufmann/Elsevier, 2007 .|2009
Feasibility Study of Implementing Multi-Channel Correlation for DSP Applications on Reconfigurable CPU+ FPGA Platform.|http://doi.ieeecomputersociety.org/10.1109/PDCAT.2008.62|1|4|http://scholar.google.com/scholar?cites=16804509103687460219&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16804509103687460219&hl=en&as_sdt=0,5| see Figure 3). Figure 3. FPGAElectronicSystemLevel(ESL) approach [22] ESLDesign Ecosystem shown in Figure 3 is an international initiative launched by XilinxCompany comprising a wide array of members. The original |2008
Refinement and reuse of TLM 2.0 Models: the key for ESL success|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5158105|1|0|http://scholar.google.com/scholar?cites=17968259011682388379&as_sdt=2005&sciodt=0,5&hl=en|None| ElectronicSystemLeveldesign methods and tools are being proposed as a complement toconventional solutions, to improve the productivity of the designers and to bridge the design andverification gaps [1]. ESL is rapidly settling down thanks to standards such as SystemC |2009
Implementation of a CNN-based retinomorphic model on a high performance reconfigurable computer|http://www.sciencedirect.com/science/article/pii/S0925231210003851|1|3|http://scholar.google.com/scholar?cites=5847719004925797505&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5847719004925797505&hl=en&as_sdt=0,5| An emerging generation ofelectronicsystemlevel(ESL) design tools is been developed, whichallow software–hardware codesign and partitioning of complex algorithms from high levellanguage (HLL) descriptions .2.Electronicsystemleveldesign tools .|2011
The new world of ESL design|http://63.84.220.100/csdl/mags/dt/2006/05/d5333.pdf|1|5|http://scholar.google.com/scholar?cites=10850553368862138821&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10850553368862138821&hl=en&as_sdt=0,5| September–October 2006 DESIGNERS ARE HUNGRY forelectronicsystem-level(ESL)methodologies and supporting tools that can raise the abstraction level of design entry andenhance the global analysis and exploration of design trade-offs .|2006
Towards Proving TLM Properties with Local Variables|http://www.informatik.uni-bremen.de/agra/doc/work/11CFV_tlmpc_localvars.pdf|1|3|http://scholar.google.com/scholar?cites=15178567269622689138&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15178567269622689138&hl=en&as_sdt=0,5| the past years. As a result,ElectronicSystemLevel(ESL) design has emerged [1].In this context, SystemC [2], [3] and its standardized Transaction Level Modeling(TLM) abstraction have entered into industry. ESL design using |2011
Analytical and Simulation-based Design Space Exploration of Software Defined Radios|http://link.springer.com/article/10.1007/s10766-009-0127-4|1|10|http://scholar.google.com/scholar?cites=1072752083563061320&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1072752083563061320&hl=en&as_sdt=0,5| This analysis can be utilized right from the start of the design cycle with only limited knowledgeof the final implemen- tation. In addition, the proposed technique seamlessly integrates intoanelectronicsystemlevel(ESL) based simulation framework .|2010
Platform modeling for exploration and synthesis|http://dl.acm.org/citation.cfm?id=1899889|1|6|http://scholar.google.com/scholar?cites=12603358320444593587&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12603358320444593587&hl=en&as_sdt=0,5| Structure (Architecture) Quality (Performance) Refinement Decision Making Exploration EvaluationHardware/Software Synthesis Fig. 1.Electronicsystem-level(ESL) design. change, there areseveral attempts at standardization of IP inter- faces in extended netlist form [22, 41] .|2010
High Performance Embedded Computing Systems for the Next Decade|http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.120.2155&rep=rep1&type=pdf|1|0|http://scholar.google.com/scholar?cites=8441573974366290264&as_sdt=2005&sciodt=0,5&hl=en|None| The last decade has seen the use of hardware description languages (HDLs) and logic synthesisbecome the dominant design paradigm withelectronicsystemlevel(ESL) design now formingthe next step towards higher level hardware/system abstractions .|2005
Peripheral Modeling for Platform Driven ESL Design|http://link.springer.com/chapter/10.1007/1-4020-5138-7_6|1|4|http://scholar.google.com/scholar?cites=9974385689523031726&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9974385689523031726&hl=en&as_sdt=0,5|This article provides an overview of a SystemC-based Transaction Level Modeling (TLM)methodology for the rapid creation of SoC platform models. First a brief overview of the ESLdesign tasks and the corresponding modeling requirements is given. The main topic is a |2006
FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5226333|73|14|http://scholar.google.com/scholar?cites=12037579126717925672&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=12037579126717925672&hl=en&as_sdt=0,5| the RTL level. However, the advent of several academic and commercialElectronicSystemLevel(ESL) design tools [2-5, 22-23] for High-Level Synthesis (HLS) hasraised the level of abstraction in FPGA design. Most of these |2009
Laboratory options for the computer science major|http://dl.acm.org/citation.cfm?id=1275535|1|10|http://scholar.google.com/scholar?cites=10294515123401211096&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10294515123401211096&hl=en&as_sdt=0,5| 4.1.2 ESL Design There is a movement towards system level modeling, also calledelectronicsystemlevel(ESL) design. This is the design of an electronic product at the conceptual level,including hardware/software codesign; design partitioning, and specification writing [20] .|2003
ArchC Model Design Handbook|http://link.springer.com/chapter/10.1007/978-1-4020-9940-3_4|1|5|http://scholar.google.com/scholar?cites=4130133205129797012&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4130133205129797012&hl=en&as_sdt=0,5|Abstract This chapter presents a guideline to help designing new processors with ArchC.Instead of covering the syntax and semantics of the language, as Chap. 2 does, we willfocus on the design flow of a new processor description, starting from the basic |2011
Parallel simulation of mixed-abstraction SystemC models on GPUs and multicore CPUs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6164991|12|5|http://scholar.google.com/scholar?cites=13763580526583541429&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13763580526583541429&hl=en&as_sdt=0,5| I. INTRODUCTION SystemC [1] is anelectronicsystem-leveldesign language thatsupports modeling and simulation of designs at register- transfer level (RTL), and atabstractions higher than RTL such as at the transaction-level (TL) .|2012
Formal Support for Untimed MARTE-SystemC Interoperability|http://link.springer.com/chapter/10.1007/978-1-4614-1427-8_15|1|4|http://scholar.google.com/scholar?cites=3678991049195941144&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3678991049195941144&hl=en&as_sdt=0,5| Eugenio Villar. Email: evillar@teisa.unican.es. Abstract. Model-Driven Architecture (MDA) andElectronicSystemLevel(ESL) design are key approaches for succeeding in the specificationand design of current embedded systems, which are increasingly complex and |2012
A hardware/software codesign template library for design space exploration|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5952279|1|0|http://scholar.google.com/scholar?cites=3827349110168322906&as_sdt=2005&sciodt=0,5&hl=en|None|Abstract—The ability to map a high level algorithm either to hardware or software simplifiesdesign space exploration of cyber-physical systems. Thereby, low level tools can be utilizedfor accurate design parameter estimation, which helps to evaluate the effect of system |2011
SCIPX: a SystemC to IP-XACT extraction tool|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5952286|1|5|http://scholar.google.com/scholar?cites=16330420065735530080&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16330420065735530080&hl=en&as_sdt=0,5|ABSTRACT The IP-Xact formalism (IEEE 1685 standard), was introduced to help assembleIP components from distinct sources into an integrated design. Components would beexpressed in high-level HDLs such as SystemC, and so should be the full design after |2011
On the use of assertions for embedded-software dynamic verification|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6219083|1|2|http://scholar.google.com/scholar?cites=3758993348555878399&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3758993348555878399&hl=en&as_sdt=0,5| 23]. These tools may generate checkers implementations for hardware descriptionsat different levels of abstraction, ie, from the register transfer level (RTL), eg, MBAC[7], to theelectronicsystemlevel(ESL), eg, FoCs [23]. But |2012
An approach for describing concurrency and communication of heterogeneous systems|http://dl.acm.org/citation.cfm?id=1993964|3|3|http://scholar.google.com/scholar?cites=14022949417253854425&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14022949417253854425&hl=en&as_sdt=0,5| the development process. In order to face those constraints, many approaches have beenpresented by theElectronicSystemLevel(ESL) com- munity: design space exploration, reuseof IPs (Intellectual Property), high level synthesis, separation of concerns, etc .|2011
Various methods and apparatuses for cycle accurate C-models of components|http://www.google.com/patents/US8020124|1|5|http://scholar.google.com/scholar?cites=1280015479129552417&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1280015479129552417&hl=en&as_sdt=0,5|Various methods and apparatuses are described for generating a model of hardware componentsmaking up an interconnect that facilitates communications between Intellectual Property blocksin an integrated circuit coded in a software programming language at a high level of |2011
Rapid exploration of integrated scheduling and module selection in high level synthesis for application specific processor design|http://www.sciencedirect.com/science/article/pii/S0141933112000324|1|3|http://scholar.google.com/scholar?cites=1808330563787499155&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1808330563787499155&hl=en&as_sdt=0,5| during her B.Tech program. Her research areas of interest in MASc include Optimization inElectronicSystemLeveland High Level Synthesis. Corresponding author contact informationCorresponding author. Tel.: +1 416 979 5000; fax: +1 416 979 5280 .|2012
Method, system, and computer program product for implementing external domain independent modeling framework in a system design|http://www.google.com/patents/US8352906|1|5|http://scholar.google.com/scholar?cites=13911858415447004367&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13911858415447004367&hl=en&as_sdt=0,5| the system. For example, the lack of architecture, structures, and standards forElectronicSystemLevel(ESL) design and system engineering in general is a majorobstacle for the development of automation tools. What may |2013
Exploration and Rapid Prototyping of DSP Applications using SystemC Behavioral Simulation and High-level Synthesis|http://link.springer.com/article/10.1007/s11265-008-0235-1|1|8|http://scholar.google.com/scholar?cites=1951194126980906439&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1951194126980906439&hl=en&as_sdt=0,5| communication applications. The design of real-time embedded SoC architecturesis currently achieved by using system-level description,electronic-systemlevelESLtools and by re-using pre-designed IP-cores. Typical SoC |2009
Fast cycle-accurate compiled simulation|http://www.ifac-papersonline.net/Detailed/47215.html|1|0|http://scholar.google.com/scholar?cites=7679940214808660918&as_sdt=2005&sciodt=0,5&hl=en|None| [3] Bailey, B., et al. (2007). ESL Design and Verification: A Prescription forElectronicSystemLevelMethodolory, Morgan Kauffman Publishers. [4] Brandner, F., Fellnhofer, A., Krall, A., Riegler, D.(2008) Fast and Accurate Simulation Using the LLVM Compiler Framework .|2010
NOC-based MPSoC design and implementation on FPGA: DCT application|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6320516|1|3|http://scholar.google.com/scholar?cites=1634882442425846855&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1634882442425846855&hl=en&as_sdt=0,5| and complex system. Furthermore, NoC architecture is used for communication within the MPSoCsystem. 3. EDA Tools Integration and Design Flow 3.1 EDA Tools Integration EDA tools play animportant role in the development ofElectronicSystemLevel(ESL) design .|2012
Accelerating the AES encryption function in OpenSSL for embedded systems|http://inderscience.metapress.com/index/2040k84m6k865r6l.pdf|7|5|http://scholar.google.com/scholar?cites=11885950988402606082&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11885950988402606082&hl=en&as_sdt=0,5| His current fields of research include VLSI routing algorithms,electronicsystemlevel(ESL)modelling, SoC and hardware-software codesigns for applications in high-performancecryptosystems for data security, neurohardware for pattern recognition, image processing |2009
Hardware acceleration on HPRC of a CNN-based algorithm for astronomical images reduction|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5430294|1|0|http://scholar.google.com/scholar?cites=17354826177007654575&as_sdt=2005&sciodt=0,5&hl=en|None| This new design methodology, known as ESL (ElectronicSystemLevel) provideshardware synthesis tools from high level descriptions, using several flavours of wellknown programming languages, such as C, C++ or Matlab .|2010
Acronym|http://www0.cs.ucl.ac.uk/staff/ucacdxq/others/acronym.pdf|1|6|http://scholar.google.com/scholar?cites=2761661856771649709&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2761661856771649709&hl=en&as_sdt=0,5| was designed specifically to annoy you, it is an ASIC. If it was merely programmed to annoy you,it is probably not. in projectors showing boring PowerPoint presentations. In both cases a DMDsteers light onto the screen to form an image. ESLElectronicsystemlevel .|None
Turbo1500: Core-Based Design for Test and Diagnosis Using IEEE Std. 1500|http://scholar.google.com/https://ds.lib.kyutech.ac.jp/dspace/handle/10228/2473|2|8|http://scholar.google.com/scholar?cites=5519934958430247964&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5519934958430247964&hl=en&as_sdt=0,5|Page 1. Kyushu Institute of Technology Academic Repository 九州工業大学学術機関リポジトリ Title Turbo1500: Core-Based Design for Test and Diagnosis Using IEEEStd. 1500 Author(s) Wang, Laung-Terng; Ravi Apte; Wu, Shianling |2009
Development of a simulation environment for vehicular communications, implementation of FEC coding chain in xilinx FPGA based on IEEE 802.11 p standard|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5282403|1|0|http://scholar.google.com/scholar?cites=14775250648893479309&as_sdt=2005&sciodt=0,5&hl=en|None| Fig 3. IEEE 802.11P RS-CC chain Xilinx Blockset A) increasing. On top of modem designmethodologies isElectronicSystemLevel(ESL) design, which translates algorithmic systemlevel descriptions into silicon minimizing cost functions and satisfying user defined constrains .|2009
UML-based Modeling and Simulation of Environmental Effects in Networked Embedded Systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6628358|1|2|http://scholar.google.com/scholar?cites=9943415302679933943&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9943415302679933943&hl=en&as_sdt=0,5| Consequently, Sys- temC is associated withelectronicsystemlevel(ESL) design since it is usedto deliver high-performance hardware blocks at various levels of abstraction. On the other hand,it allows modeling software component by using directly C/C++ code .|2013
Programmer View Timing Model For Performance Modeling And Virtual Prototyping|http://www.google.com/patents/US20100198574|1|2|http://scholar.google.com/scholar?cites=1824175488224500703&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1824175488224500703&hl=en&as_sdt=0,5| as inventors, which application is incorporated entirely herein by reference. FIELD OF THEINVENTION The invention relates to the field ofelectronicsystemleveldesign. More specifically,various embodiments of the invention relate to modeling of electronic device designs .|2009
Incremental physical design method for flat SOC design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5158167|1|2|http://scholar.google.com/scholar?cites=4471693591596056301&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4471693591596056301&hl=en&as_sdt=0,5| area overhead. REFERENCES [1] Brian Bailey, Grant Martin, and Andrew Piziali,“ESL Design and Verification: A Prescription forElectronicSystem-LevelMethodology”,published by Morgan Kaufmann, 2007. [2] Jason Cong |2009
Experimental and CFD Evaluation of Humidity Management Methods of Ruggedizing a COTS Electronics System for a Severe Climatic Environment|http://www.diva-portal.org/smash/record.jsf?pid=diva2:25524|1|0|http://scholar.google.com/scholar?cites=9703131632512136889&as_sdt=2005&sciodt=0,5&hl=en|None|Page 1. Experimental and CFD Evaluation of Humidity Management Methods of Ruggedizinga COTS Electronics System for a Severe Climatic Environment Yafan Zhang THESIS WORK 2007ELECTRICAL ENGINEERING Page 2. Experimental and CFD Evaluation of |2007
Software synthesis in the ESL methodology for multicore embedded systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6045484|1|2|http://scholar.google.com/scholar?cites=15441986319105484638&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15441986319105484638&hl=en&as_sdt=0,5| I. INTRODUCTIONElectronicsystemlevel(ESL) design presumes that an initial specificationis retargetable in the sense that it can be implemented in various ways: a function module canbe implemented as a software module or as a hardware IP block .|2011
When Worlds Collide: Can UML Help SoC Design?|http://link.springer.com/chapter/10.1007/0-387-25745-4_1|1|2|http://scholar.google.com/scholar?cites=13059627721533756444&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13059627721533756444&hl=en&as_sdt=0,5| Each of these HW-SW areas presents opportunities for ESL (ElectronicSystemLevel)tools and methods, and we have recently seen significant progress made in all of them:Page 3. When Worlds Collide: Can UML help SoC Design? 3 |2005
Low-power SDRs through cross-layer control: concepts at work|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4299303|1|2|http://scholar.google.com/scholar?cites=10728858764351981595&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10728858764351981595&hl=en&as_sdt=0,5| HW/SW) verification difficult. Designing SDR MPSoC under stringent time-to-market(cost), energy and real-time processing constraints requires advancedElectronicSystem-Level(ESL) design methodologies. To that purpose |2007
Verifying SystemC using an intermediate verification language and symbolic simulation|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6560709|1|4|http://scholar.google.com/scholar?cites=2844953373659173253&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2844953373659173253&hl=en&as_sdt=0,5| 1. INTRODUCTION The system modeling language SystemC [16, 12] is being widely adoptedto create golden models in theElectronicSystemLevel(ESL) design and verification flow [2].The golden models are developed using a behavioral/algorithmic style in combination |2013
Power reduction using high-level clock-gating|http://link.springer.com/chapter/10.1007/978-1-4614-0872-7_10|1|0|http://scholar.google.com/scholar?cites=8216655569819056400&as_sdt=2005&sciodt=0,5&hl=en|None| design. 10.1 Introduction Adoption ofElectronicSystemLevel(ESL) basedmethodologies in hardware design flow is on the rise. C/C++/SystemC are thedescription languages used to represent the design behavior at the ESL .|2012
Model based design of smart appliances|http://link.springer.com/chapter/10.1007/978-1-4419-8795-2_3|1|5|http://scholar.google.com/scholar?cites=13129549110675843612&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13129549110675843612&hl=en&as_sdt=0,5| 48 J. Wenninger et al. Page 9. 4 Simulation onElectronicSystemLevel(ESL) Withinthe SmartCoDe project, hardware and software for controlling energy demand ofhousehold electrical appliances have been designed and implemented .|2013
Embedded Method of SoC Diagnosis.|http://search.ebscohost.com/login.aspx?direct=true&profile=ehost&scope=site&authtype=crawler&jrnl=13921215&AN=37327514&h=PnWaTEAdTIvUv2uJ14I3t5SXoHBROq5vr8%2FxdSMAoAEkdui51Ivu0imAfhlMkrrf7sSd1hinvR9ABZWUQYk0LA%3D%3D&crl=c|1|5|http://scholar.google.com/scholar?cites=8723619520931525224&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8723619520931525224&hl=en&as_sdt=0,5|Page 1. ELECTRONICS AND ELECTRICAL ENGINEERING ISSN 1392-1215 2008. No. 8(88)ELEKTRONIKA IR ELEKTROTECHNIKA T120 SYSTEM ENGINEERING, COMPUTERTECHNOLOGY SISTEMIJINZINERIJA, KOMPIUTERINÈS TECHNOLOGIJOS |2008
The state of ESL design [roundtable]|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4702875|1|4|http://scholar.google.com/scholar?cites=3964162825994263497&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3964162825994263497&hl=en&as_sdt=0,5| important developments. 510 This is the first of two roundtables onelectronicsystem-leveldesign in this issue of IEEE Design  .. Test. ESL design and tools havebeen present in the design landscape for many years. Significant |2008
Configurable, extensible processor system simulation|http://link.springer.com/chapter/10.1007/978-1-4419-6175-4_18|1|3|http://scholar.google.com/scholar?cites=9895610426454609809&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9895610426454609809&hl=en&as_sdt=0,5| In: Ecker, W., Müller, W., Dömer, R. (eds.): Hardware-Dependent Software: Principles and Practice,pp. 173–202. Springer, Heidelberg (2009).CrossRef. 2. Bailey, B., Martin, G.: ESL Models andtheir Application:ElectronicSystemLevelDesign and Verification in Practice .|2010
Internet-based hardware/software co-design framework for embedded 3D graphics applications.|http://www.biomedcentral.com/content/pdf/1687-6180-2011-25.pdf|1|16|http://scholar.google.com/scholar?cites=15018456018576252794&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15018456018576252794&hl=en&as_sdt=0,5| This results in controlled and secure transparency and reproducibility, granting leveled accessto users of various roles. Keywords: Hardware/software co-design, SystemC,Electronicsystemlevel, Internet, 3D graphics SoC, Heteroge- neous hardware interface, Virtual machine |2011
Tuning SoCs using the Dynamic Critical Path|http://131.107.65.14/pubs/80367/TR.pdf|3|4|http://scholar.google.com/scholar?cites=17277801778667125389&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17277801778667125389&hl=en&as_sdt=0,5| Some designers operate on abstracted views of the design such aselectronic-system-level(ESL)models, or transaction-level models [8]. These designs however are written concurrently withthe actual hardware specification, and are not derived from the underlying RTL .|2009
Bus performance exploration at CCA and CA levels on QEMU and SystemC-based virtual platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5682891|1|8|http://scholar.google.com/scholar?cites=17570354369936319298&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17570354369936319298&hl=en&as_sdt=0,5| I. INTRODUCTION Most of the state-of-the-art platform-based methodologies using SystemCfor SoC development at the early stage of theElectronicSystemLevel(ESL) design flow [1]support modeling accuracy from the highest abstraction level down to the lowest cycle |2010
Integrated development structure having virtual inputs/outputs for embedded hardware/software|http://www.google.com/patents/US20100274550|1|2|http://scholar.google.com/scholar?cites=10131629344355160208&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10131629344355160208&hl=en&as_sdt=0,5| But the simulation is a slow simulation. Field programmable gate array (FPGA) may alsobe used yet with a high cost and a limit on gate count. Hence, a solution of a fast andacute virtual platform over anelectronicsystemlevelis required .|2008
A fast and effective dynamic trace-based method for analyzing architectural performance|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5722258|1|4|http://scholar.google.com/scholar?cites=2213386804534790337&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2213386804534790337&hl=en&as_sdt=0,5| Notably, TLM defines the abstraction of a modeling approach atelectronicsystemlevel(ESL)[6]. Designers can use an appropriate abstraction to describe the system behavior of anarchitecture under development; perform simulations to validate the functionality of the |2011
Dynamically reconfigurable dataflow architecture for high-performance digital signal processing|http://www.sciencedirect.com/science/article/pii/S1383762110000858|1|4|http://scholar.google.com/scholar?cites=905430285122650632&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=905430285122650632&hl=en&as_sdt=0,5|In this paper a dataflow architecture is introduced that maps efficiently onto multi-FPGA platformsand is composed of communication channels which can be dynam.|2010
Architecture, performance modeling and VLSI implementation methodologies for ASIC vector processors: A case study in telephony workloads|http://www.sciencedirect.com/science/article/pii/S0141933113001294|1|2|http://scholar.google.com/scholar?cites=1882078720572719135&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=1882078720572719135&hl=en&as_sdt=0,5| The approaches researched include Register-Transfer-Level methodologies resulting in anSIMD-enhanced processor known as the ITU-VE1, andElectronicSystemLevelmethodologiesresulting in a multi-parallel vector processor known as the SS_SPARC .|2013
SystemC: From the ground up|http://link.springer.com/content/pdf/10.1007/978-0-387-69958-5.pdf|254|12|http://scholar.google.com/scholar?cites=14591193633141659708&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=14591193633141659708&hl=en&as_sdt=0,5| chapters – To address the shifting technical landscape, we have significantly updatedthe chapters addressingElectronicSystem-Leveldesign to reflect the refinementsof ESL methodology thinking in the industry. Although |2004
Layout-Aware and Programmable Memory BIST Synthesis for Nanoscale System-on-Chip Designs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4711616|1|4|http://scholar.google.com/scholar?cites=11480233475082621578&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11480233475082621578&hl=en&as_sdt=0,5| Figure 2) consists of integration of IP blocks such as microprocessors, microcontrollers, signalconverters, digital signal processors, hardware accelerators and memories at a suitably highlevel of abstraction, such as register- transfer level (RTL) orelectronicsystemlevel(ESL) .|2008
Power Modelling of 3D-Stacked Memories with TLM2. 0 Based Virtual Platforms|http://ems2.eit.uni-kl.de/uploads/tx_uniklwehn/snug_2013_final.pdf|1|2|http://scholar.google.com/scholar?cites=10248297800531382829&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=10248297800531382829&hl=en&as_sdt=0,5| functionality. One way to achieve a higher level of abstraction is us- ing TransactionLevel Modelling (TLM) [7][8] for system level simulation. TLM has emerged as standardmethodology forElectronicSystemLevel(ESL) design. TLM |None
A simple visual navigation system for an UAV|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6198031|3|2|http://scholar.google.com/scholar?cites=3924666161401190479&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3924666161401190479&hl=en&as_sdt=0,5| Congress on Pattern Recognition. Springer, 2009, pp. 595–602. [25] B. Bailey andG. Martin, ESL Models and their Application.ElectronicSystemLevelDesign andVerification in Practice. Springer, 2010. [26] S. Pedre, T. Krajnık |2012
Ensuring Functional Closure of a Multi-core SoC through Verification Planning, Implementation and Execution|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5070927|1|4|http://scholar.google.com/scholar?cites=17450009232426248317&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=17450009232426248317&hl=en&as_sdt=0,5|Page 1. Ensuring Functional Closure of a Multi-Core SoC Through VerificationPlanning, Implementation and Execution Alan Hunter,1 Andrew Piziali,2 Avi Ziv,3Kelly Larson,4 Shankar Hemmady5 1 ARM Ltd. Austin, Texas alan |2008
MAGENTA: transaction-based statistical micro-architectural root-cause analysis|http://dl.acm.org/citation.cfm?id=1630080|1|2|http://scholar.google.com/scholar?cites=15387157334077230083&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15387157334077230083&hl=en&as_sdt=0,5| In the recent years,ElectronicSystem-LevelLanguages (ESL) based design methodologies[1,2] have been developed to model architectural and system-level features at a high-level ofabstraction, independent of (and before) the RTL implementation (the traditional DUT for |2009
Towards GCC-based automatic soft-core customization|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6339178|1|0|http://scholar.google.com/scholar?cites=3789636395324179463&as_sdt=2005&sciodt=0,5&hl=en|None| Automatic generation broadens the applicability and the reliability of such accelerators. Suchtools are subject of current research which is often conducted under the termElectronicSystemLevelDesign. They should have the following properties: |2012
Power domain management interface: flexible protocol interface for transaction-level power domain management|http://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2012.0107|1|5|http://scholar.google.com/scholar?cites=4624493634361711050&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4624493634361711050&hl=en&as_sdt=0,5| Uniﬁed Power Format (UPF 2.0) Standard, IEEE1801 TM:  ..IEEE standard for designand veriﬁcation of low power integrated circuits .., 27 March, 2009 . Veller, Y., Matalon,S.:  ..Why you should optimize power at theelectronicsystemlevel   |2013
Synthesis of custom networks of heterogeneous processing elements for complex physical system emulation|http://dl.acm.org/citation.cfm?id=2380483|2|4|http://scholar.google.com/scholar?cites=11097138168311437581&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11097138168311437581&hl=en&as_sdt=0,5|Page 1. Synthesis of Custom Networks of Heterogeneous Processing Elementsfor Complex Physical System Emulation Chen Huang1, Bailey Miller1, Frank Vahid1,3, Tony Givargis2 1 Department of Computer Science and |2012
A fast Design Space Exploration Based On Priority Factor For A Multi Parametric Optimized High Level Synthesis Design Flow|http://digitalcommons.ryerson.ca/dissertations/1630/|1|0|http://scholar.google.com/scholar?cites=10392102296932867024&as_sdt=2005&sciodt=0,5&hl=en|None| becoming more complex and significant for successful design of these systems. Designsdecisions at theElectronicSystemLevel(ESL) have more impact on the design qualitythan the Page 12. 2 decisions made at low level ie logic level .|2010
Validation of configuration settings in an industrial process|http://www.google.com/patents/US7725200|16|4|http://scholar.google.com/scholar?cites=16312255618219883439&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=16312255618219883439&hl=en&as_sdt=0,5|An automation control system can be efficiently developed and maintained as a hierarchicalarrangement of configured components that pass process control parameters received from acontrol component and return reports back to the control component. In particular, control |2010
Transaction-accurate interface scheduling in high-level synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6240595|1|0|http://scholar.google.com/scholar?cites=16352454946395783667&as_sdt=2005&sciodt=0,5&hl=en|None|ABSTRACT The timing model for code presented to a high-level synthesis tool is animportant factor in determining the level of abstraction which the HLS tool can support. Therehave been many attempts at defining a timing model. Here we survey some of the timing |2012
A tool to support Bluespec SystemVerilog coding based on UML diagrams|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6389493|1|0|http://scholar.google.com/scholar?cites=11667493432624628704&as_sdt=2005&sciodt=0,5&hl=en|None| IEEE, vol. 23, no. 5, pp. 359 -374, May 2006. [3] G. Martin, B. Bailey, and A. Piziali,ESL Design and Verification: A Prescription forElectronicSystemLevelMethodology(Systems on Silicon). Morgan Kaufmann, 2007. [4] T. Moreira |2012
Design of Embedded Augmented Reality Systems|http://www.intechopen.com/books/augmented-reality/design-of-embedded-augmented-reality-systems|1|4|http://scholar.google.com/scholar?cites=3436188666699345221&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3436188666699345221&hl=en&as_sdt=0,5| To overcome the aforementioned constraints in the design of embedded AR systems, this chapterpresents a hardware/software co-design strategy based on Field Programmable Gate Array(FPGA) devices andElectronicSystem-Level(ESL) description tools as an alternative |2010
Cache power and performance tradeoffs for embedded applications|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6162098|3|0|http://scholar.google.com/scholar?cites=4253779172468932336&as_sdt=2005&sciodt=0,5&hl=en|None| 27 Page 3. Figure2. Cache size range with benchmark overlapping Abel G. et al.[17]proposed anElectronic-System-Level(ESL) approach for system modeling and cacheenergy consumption analysis of SoCs called Cache Energy Analyzer .|2011
A Platform-centric Approach to System-on-chip (SOC) Design|http://link.springer.com/content/pdf/10.1007/b103296.pdf|16|3|http://scholar.google.com/scholar?cites=9072144628916913460&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=9072144628916913460&hl=en&as_sdt=0,5| Platform-centric and platform- based system-on-chip (SoC) design methodologies, basedon reuse of software and hardware functionality, has also gained increasing exposure andusage within theElectronicSystem-Level(ESL) design communities .|2005
A Force-Directed Scheduling based architecture generation algorithm and design tool for FPGAs|http://www.sciencedirect.com/science/article/pii/S1383762110000020|3|3|http://scholar.google.com/scholar?cites=15847746105585663259&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=15847746105585663259&hl=en&as_sdt=0,5| currently supported by chip-vendor tools. High level synthesis techniques are beingintegrated intoElectronicSystem-Level(ESL) design tools with C/C++ programminglanguage front-ends. These efforts promise to lower the |2010
Method and apparatus for implicit verification of digital circuits|http://www.google.com/patents/US6457162|18|2|http://scholar.google.com/scholar?cites=5579437419364617152&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=5579437419364617152&hl=en&as_sdt=0,5|In the design of large scale digital integrated circuits, it is often desirable to formally verify whetheran implementation design is equivalent to a reference design. The present invention utilizes aparticular type of structural similarity between the reference and implementation designs |2002
Performance analysis of weakly-consistent scenario-aware dataflow graphs|http://www.es.ele.tue.nl/~mgeilen/publications/esr-2011-03.pdf|3|8|http://scholar.google.com/scholar?cites=13864471315410907478&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13864471315410907478&hl=en&as_sdt=0,5| bdtheelen@esi.nl December 12, 2011 Abstract The timed dataflow model ofcomputation is a useful performance analysis tool forElectronicSystemLevelDesignautomation and embedded software synthesis. It is used to model |2011
Automatic TLM fault localization for SystemC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6238395|6|0|http://scholar.google.com/scholar?cites=8134056467149847195&as_sdt=2005&sciodt=0,5&hl=en|None| a system is essential. Inelectronicsystemleveldesign where SystemC has becomethe de-facto standard due to transaction level modeling (TLM), many approachesfor verification have been developed. They determine an |2012
Waveform and Prototype Debugging in a Seamless SDR Development Flow|http://scholar.google.com/https://www.ice.rwth-aachen.de/fileadmin/publications/WitteMCC2007.pdf|2|2|http://scholar.google.com/scholar?cites=3026302369212027868&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3026302369212027868&hl=en&as_sdt=0,5| Environment,” IEEE Military Communications Conference (MILCOM 2001), vol. 1, pp.190–194, October 2001. [5] M. Grant, B. Bailey, and A. Piziali,ElectronicSystemLevelDesign and Verification. Morgan Kaufmann, Feb. 2007. [6 |2007
Multithreaded, mixed-HDL/ESL Concurrent Fault Simulator for Large-Scale Integrated Circuit Designs|http://www.google.com/patents/US20130007549|1|2|http://scholar.google.com/scholar?cites=8496693396035346037&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=8496693396035346037&hl=en&as_sdt=0,5| Specifically, an IC design ..s source files, coded in HDL (Hardware Description Language)and/or ESL (ElectronicSystem-Level) languages, are compiled http://www.google.com/patents/US20130007549?utm_source=gb-gplus-sharePatent US20130007549 - Multithreaded |2012
Performance per power optimum cache architecture for embedded applications, a design space exploration|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6144938|2|3|http://scholar.google.com/scholar?cites=2355750281930306617&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2355750281930306617&hl=en&as_sdt=0,5| Page 3. Figure2. (a)-Cache size range with benchmark overlapping. (b)- selected cacheconfigurations Abel G. et al.[17] proposed anElectronic-System-Level(ESL) approach for systemmodeling and cache energy consumption analysis of SoCs called Cache Energy Analyzer .|2011
Automatic HW/SW Interface Generation for Seamless Integration from Object-Oriented Models|http://arco.esi.uclm.es/publicdav/papers/2009-ESA-jesus.barba.pdf|2|3|http://scholar.google.com/scholar?cites=7539164817673030844&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=7539164817673030844&hl=en&as_sdt=0,5| This methodology will integrate the automatic HW/SW interface generation here proposed intoanElectronic-SystemLevelworkflow. Our aim is to offer an incremental development cycle forSoC design making use of the concept of location transparency [17] .|2009
From design-time concurrency to effective implementation parallelism: The multi-clock reactive case|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5952287|9|3|http://scholar.google.com/scholar?cites=11778507142758596729&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=11778507142758596729&hl=en&as_sdt=0,5|ABSTRACT We have defined a full design flow starting from highlevel domain specificlanguages (Simulink, SCADE, AADL, SysML, MARTE, SystemC) and going all the way to thegeneration of deterministic concurrent (multi-threaded) executable code for (distributed) |2011
A methodology for efficient use of OpenCL, ESL and FPGAs in multi-core architectures|http://link.springer.com/chapter/10.1007/978-3-642-36949-0_59|1|4|http://scholar.google.com/scholar?cites=3970292516359349617&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=3970292516359349617&hl=en&as_sdt=0,5| Such models start from C level languages and mainly involve High-Level Synthesis(HLS) andElectronicSystemLevel(ESL) design platforms [2], for the automatictranslation of algorithmic into architectural design descriptions .|2012
Speeding up embedded software development|http://scholar.google.com/https://itea3.org/project/result/download/5583/03003-AGILE-Innovation_Report_AGILE.pdf.pdf|2|0|http://scholar.google.com/scholar?cites=14861131734774514671&as_sdt=2005&sciodt=0,5&hl=en|None| Gartner report3. The report predicts these so-called  ..electronicsystemlevel .. (ESL)tools are the next big change for the design-tools-automation market. Gartner seesESL tools having a market of up to $500 million by 2008. The |2007
Design optimization of a global/local tone mapping processor on arm SOC platform for real-time high dynamic range video|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4712026|3|5|http://scholar.google.com/scholar?cites=13945326221447013085&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=13945326221447013085&hl=en&as_sdt=0,5| 3. HDR Tone Mapping Processor in ARM SOC Platform 3.1 ESL Design Flow and ARMSOC Platform In this Section, we introduce theElectronicSystemLevel(ESL) designflow and the ARM SOC platform with HDR tone mapping ASIC .|2008
Variation-aware resource sharing and binding in behavioral synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4796445|8|3|http://scholar.google.com/scholar?cites=4466420145465364241&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=4466420145465364241&hl=en&as_sdt=0,5| time as compared to manual RTL method- ologies [3]. Commercial HLS tools have beenintroduced in the market and are gaining adoption in industry, as part of an effort to move designto higher levels of abstraction in what is referred to asElectronicSystemLevel(ESL) design |2009
MAMPSx: A design framework for rapid synthesis of predictable heterogeneous MPSoCs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6683970|1|3|http://scholar.google.com/scholar?cites=2056476912094942114&as_sdt=2005&sciodt=0,5&hl=en|http://scholar.google.com/scholar?cluster=2056476912094942114&hl=en&as_sdt=0,5| Therefore, out-of-order access of data and other forms of communication synchronizationsare neither synthesizable nor analyzable in either of these flows. Space CoDesign Systems[13] is a recent start-up company forelectronicsystemlevelsynthesis .|2013
Investigating SystemAda: TLM_FIFO detailed characteristics proof, TLM2. 0 interfaces implementation, simulation time comparison to SystemC|http://dl.acm.org/citation.cfm?id=2492332|1|0|http://scholar.google.com/scholar?cites=1790941476808231052&as_sdt=2005&sciodt=0,5&hl=en|None| Section 6 presents the experimental results followed by conclusions in Section 7. 2 TLM asthe First Step toward ESL In the recent years, theElectronicSystemLevel(ESL) industry hasdefined a level of abstraction in modeling and design of systems .|2013
An Electronic System Level Design of H. 264 Encoding System on Network-on-Chip Platform|http://thesis.lib.ncu.edu.tw/ETD-db/ETD-search/view_etd?URN=945901011|0|0|None|None|Abstract With complexities of Systems-on-Chip rising almost daily, the system designershave been searching for new methodology that can handle the complexities with increasedproductivity and decreased times-to-market. The obvious solution that comes to mind is |2008
Cite|http://scholar.google.com/#|0|0|None|None|None|2007
Related articles|http://scholar.google.com/scholar?q=related:hnjLFeVP2BEJ:scholar.google.com/&hl=en&as_sdt=0,5|0|0|None|None|None|None
Compiler transformations for electronic system level synthesis|http://dl.acm.org/citation.cfm?id=1925643|0|2|None|http://scholar.google.com/scholar?cluster=10557680336061783132&hl=en&as_sdt=0,5|Abstract With the rapid increase of complexity in System-on-a-Chip (SoC) design, thesynthesis community is moving from RTL (register transfer level) synthesis to a higher levelof abstraction.Electronic system level(ESL) synthesis is an electronic design |2009
What has electronic system level (ESL) design got to offer FPGA and programmable SoC developers?|http://digital-library.theiet.org/content/conferences/10.1049/ic_20050642|0|0|None|None|This paper discusses whatelectronic system level(ESL) design has got to offer FPGA andprogrammable SoC developers, wider adoption of FPGA, FPGA design flows, APIs andlibraries for platform independent design, model-based design, C based and model based |2005
A circuit-centric approach to electronic system-level diagnostics and prognostics|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6621432|0|0|None|None|Abstract—Electronic system failures during field operation in mission, safety andinfrastructure critical applications can have severe implications. In these applications,incorporating prognostics and health management (PHM) techniques provide systems |2013
An Electronic System-Level Approach for the Design and Verification of Low-Power Systems-on-Chip|http://anr-hope.unice.fr/IMG/pdf/Thesis_Defense_Presentation_OM_13.pdf|0|0|None|None|LEAT Laboratory, University of Nice-Sophia Antipolis-CNRS, France Robert De Simone President(INRIA Sophia-Antipolis) Frédéric Rousseau Reviewer (IPG – TIMA) Jean-Didier LEGAT Reviewer(UCLouvain) Florence Marananchi Examiner (IPG – Verimag) Alain Pegatoquet |None
Cadence, CoWare Create Electronic System-Level Design-for-Verification Flow|http://www.embeddedstar.com/press/content/2004/6/embedded14828.html|0|0|None|None|6/2/2004-Cadence Design Systems, Inc.(NYSE: CDN) and CoWare® Inc., the leadingsupplier of system-level electronic design automation (EDA) software and services,announced the availability of an integrated, seamless flow fromelectronic system-level( |None
Scalable language infrastructure for electronic system level tools|http://www.google.com/patents/US8104016|0|5|None|http://scholar.google.com/scholar?cluster=2290266980082456134&hl=en&as_sdt=0,5|Systems and methods of scalable language infrastructure forelectronic system leveltools. Inaccordance with embodiments of the present invention, knowledge about types, functionsand the like is encapsulated in a plurality of intelligent components called active |2012
Automated Formal Verification Flow at Electronic System Level|http://www.informatik.uni-bremen.de/agra/doc/misc/12asp_dac_student_forum_systemc_ver.pdf|0|0|None|None|An abstract SystemC TLM model provides the first formalization of the design specification.This TLM model is considered as a golden model and will be successively refined down toRTL. Therefore, ensuring the functional correctness is necessary already at TLM. To |None
Multi-Platform Performance Evaluation of Pedestrian Detection at the Electronic System Level|http://www.vde-verlag.de/proceedings-en/453485018.html|0|2|None|http://scholar.google.com/scholar?cluster=12399404918650145727&hl=en&as_sdt=0,5|Abstract: The growing complexity of hardware platforms for driver assistance systems makesa cost-efficient selection and algorithm implementation challenging. Here,Electronic SystemLeveltools, which combine model-based de-sign, system synthesis, and performance |2013
SystemCoDesigner–The System-Level Hardware-Software-Co-Design Tool|http://scholar.google.com/https://www.rd-access.eu/edatools/system/files/_edaTools/ubooth_submission/2007/SystemCoDesigner.pdf|0|5|None|http://scholar.google.com/scholar?cluster=9255949716614739491&hl=en&as_sdt=0,5| scd Abstract SystemCoDesigner is a software tool for automatic design spaceexploration at theelectronicsystemleveland auto- matic platform-based prototypingof hardware/software systems using SystemC. 1. Introduction |None
Proceedings of t Proceedings of the 2011 Electronic System Level Synthesis Conference is Conference is Conference|http://citeseerx.ist.psu.edu/viewdoc/download?rep=rep1&type=pdf&doi=10.1.1.221.7782|0|3|None|http://scholar.google.com/scholar?cluster=4200565470407088424&hl=en&as_sdt=0,5|Abstract—The ability to map a high level algorithm either to hardware or software simplifiesdesign space exploration of cyber-physical systems. Thereby, low level tools can be utilizedfor accurate design parameter estimation, which helps to evaluate the effect of system |2011
A secure web-based framework for electronic system level design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1253772|0|15|None|http://scholar.google.com/scholar?cluster=1622803156589271643&hl=en&as_sdt=0,5|Abstract This contribution presents the concept of a secure implementation of a distributed,web-based electronic design framework. Our two-tier client-webserver-toolserverarchitecture has been extended to support permanent databases for collaborative, |2003
Cite|http://scholar.google.com/#|0|0|None|None|None|2007
Designer-in-the-Loop Recoding for Creating Parallel and Safe ESL Models|http://gradworks.umi.com/35/65/3565854.html|0|0|None|None| on one chip. In order to overcome the design bottlenecks and shorten the time tomarket, system engineers are motivated to design from a higher abstraction level,namelyElectronicSystemLevel(ESL). ESL design methodology |2013
Out-of-order Parallel Discrete Event Simulation for Electronic System-Level Design|http://gradworks.umi.com/35/97/3597427.html|0|0|None|None|Abstract: The large size and complexity of the modern embedded systems pose greatchallenges to design and validation. At the so calledelectronic system level(ESL),designers start with a specification model of the system and follow a systematic top-down |2013
Electronic System Level Design|http://link.springer.com/chapter/10.1007/978-1-4020-9940-3_1|0|7|None|http://scholar.google.com/scholar?cluster=9609152641784683927&hl=en&as_sdt=0,5|Abstract Systems-on-chip (SoCs) result from the evolution of VLSI technology and thegrowth of integrated circuit complexity. As it happens each time design complexity impairsthe expected time-to-market, the quest for higher productivity involves abstraction, reuse, |2011
R Kumar|http://scholar.google.com/citations?user=1W96610AAAAJ&hl=en&oi=sra|0|0|None|None|None|None
Designing multi-processor Systems-on-Chip|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5397998|0|0|None|None| verification and performance evaluation. As a result,electronicsystemlevel(ESL)modeling has moved up in abstraction from cycle accurate RTL to timed and untimedtransaction-level models (TLMs). However, the open question |2009
Cite|http://scholar.google.com/#|0|0|None|None|None|2011
One Laguage or More?-How Can We Design an SoC at a System Level|http://www.computer.org/csdl/proceedings/asp-dac/2000/2311/00/23110653.pdf|0|3|None|http://scholar.google.com/scholar?cluster=15123546673479105664&hl=en&as_sdt=0,5| The emerging Core Based Design Methodology is forcing engineers up into theElectronicSystemlevelof design .Page 2. Points of Discussion: - How can we model,refine, and optimize as SoC design at theElectronicSystemlevel? |2000
Are current ESL tools meeting the requirements of advanced embedded systems?|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4278509|0|10|None|http://scholar.google.com/scholar?cluster=15082549560595044875&hl=en&as_sdt=0,5| ElectronicSystemLevel(ESL) tools are becoming more and more important in order to bridgethe well-known productivity design gap .ESL tool houses. ESL tools. advanced embedded systems.design space exploration.electronicsystemleveltools. productivity design gap .|2006
A probabilistic approach to early communication performance estimation for electronic system-level design|http://lib.dr.iastate.edu/etd/10470/|0|2|None|http://scholar.google.com/scholar?cluster=8032342650655760539&hl=en&as_sdt=0,5|Abstract Today ..s embedded system designers face the challenges of ever increasingcomplexity and shorter time-to-market deadlines. System-level methodologies emerge tomeet these challenges. Refinement-based methodologies, such as the SpecC |2011
We: alc: ome|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6240588|0|0|None|None|Page 1. We:alc:ome:a Welcome to the 2ndElectronicSystemLevelSynthesis Conference He is also an editor of two technical books published by Springer Publishers:  ..Platform BasedDesign at theElectronicSystemLevel .. and  ..High-Level Synthesis   |None
Electronic System Level Design of Image Processing Applications with SYSTEMCODESIGNER|http://link.springer.com/chapter/10.1007/978-1-4419-7182-1_4|0|2|None|http://scholar.google.com/scholar?cluster=14462610009521259637&hl=en&as_sdt=0,5|Abstract As already discussed in Chapter 2 of this book, today ..s image processing systemsare getting more and more complex. Consequently, new methodologies are required forimplementation of hardware–software systems in order to raise the level of abstraction |2011
Cite|http://scholar.google.com/#|0|0|None|None|None|None
Dynamic-based verification apparatus for verification from electronic system level to gate level, and verification method using the same|http://www.google.com/patents/US20110184713|0|2|None|http://scholar.google.com/scholar?cluster=3681779459276057767&hl=en&as_sdt=0,5|The simulation consists of a front-end simulation and a back-end simulation. The front-endsimulation can use an equivalent model at different abstraction level, or a simulation modelfor the back-end simulation. The back-end simulation uses the simulation result of front- |2011
System-Level Design and Application Mapping for Wireless and Multimedia MPSoC Architectures|http://www.computer.org/csdl/proceedings/date/2008/8013/00/04484638.pdf|0|2|None|http://scholar.google.com/scholar?cluster=5567242665996263540&hl=en&as_sdt=0,5| As Moore´s Law permits us to enter the  ..many core .. MPSoC area, what is needed is asystematic approach that builds on well-proven technologies, but also innovates with novelclasses ofelectronicsystem-level(ESL) design automation tools .|2008
Electronic System Level Models for Functional Verification of System-on-Chip|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4297576|0|0|None|None|Abstract-Modern verification environments based on object-oriented methodology is asystem-level solution that manages the process and data for a particular system-on-chipmodel. These systems give an ability to integrate smaller blocks of design into larger |2007
The Design and Verification of Digital Filter by the Method of ESL|http://en.cnki.com.cn/Article_en/CJFDTOTAL-DNZS200910099.htm|0|0|None|None|This article proposes one design scheme which uses ESL(ElectronicSystemLevel) technologyto realize digital filter design pro-posal by studying ESL 。 This paper introduces the Synplify DSPfrom The Synplicity,and uses the Synplify DSP to design digital filter.At last,it |2009
Cone of Influence Analysis at the Electronic System Level Using Machine Learning|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6628330|0|4|None|http://scholar.google.com/scholar?cluster=8589878343161372184&hl=en&as_sdt=0,5|Abstract—Cone of influence analysis, ie determining the parts of the circuit which arerelevant to a considered circuit signal, is an established methodology applied in severaldesign tasks. In abstractions like the Register Transfer Level (RTL) or the gate level, cone |2013
Design Approach with Higher Levels of Abstraction|http://www.dbpia.co.kr/Journal/ArticleDetail/3238929|0|0|None|None| Accordingly, the traditional design methodology cannot stand up forever to designingcomplex devices. In this paper, I introduce anelectronicsystemlevel(ESL)-based approachto designing complex hardware with a derivative of SystemVerilog .|2013
Interconnect oriented microarchitectures and resource binding in behavioral synthesis|http://dl.acm.org/citation.cfm?id=1329822|0|2|None|http://scholar.google.com/scholar?cluster=12362951697090758002&hl=en&as_sdt=0,5| However, theelectronicsystem-level(ESL) design automation will not be accepted wellwithout the behavioral synthesis technology that automatically compiles functional oralgorithmic descriptions into optimized hardware architectures .|2006
Introduction to Electronic Design Automation (EDA)|http://dl.acm.org/citation.cfm?id=949269|0|0|None|None| technical, tool vendor and end user views, IC and EDA industry trends Explains (in simple English)the concepts and terminology of IC design issues and the EDA tools that deal with them Coversthe complete range of EDA tools fromelectronicsystem-levelthrough front-end |2003
Related articles|http://scholar.google.com/scholar?q=related:2FtN3VWBUm4J:scholar.google.com/&hl=en&as_sdt=0,5|0|0|None|None|None|None
Compilation of Methodologies to Speed up the Verification Process at System Level|http://www.vde-verlag.de/proceedings-en/563428010.html|0|2|None|http://scholar.google.com/scholar?cluster=4533827835441889102&hl=en&as_sdt=0,5| Abstract This paper describes the ongoing research of significant performance enhancementsin the simulation-based ver- ification process atelectronicsystemlevel. In this challengingfield, there is more than one way to improve the verification process .|2012
Low power 3-D stacking multimedia platform with reconfigurable memory architecture|http://dl.acm.org/citation.cfm?id=2483117|0|0|None|None| After extensive 3-D architecture exploration withElectronicSystemLevel(ESL) simulation, thereis a 54% performance speedup compared with the former 2-D architecture for certain multimediaapplications. This chip is fabricated in TSMC 90nm generic CMOS technology .|2013
Summary and Conclusion|http://link.springer.com/chapter/10.1007/978-90-481-9255-7_7|0|0|None|None|Abstract ESL design promises to overcome the limitations of designing complex integratedcircuits and systems at the RTL. The related system model allows for an early systemexploration and verification. This model is used as a golden reference for subsequent |2010
Integration of virtual platform models into a system-level design framework|http://repositories.lib.utexas.edu/handle/2152/ETD-UT-2010-05-1257|0|2|None|http://scholar.google.com/scholar?cluster=17047850107503312491&hl=en&as_sdt=0,5| in the last years. As part of an effort to increase productivity and reduce thetime-to-market of new products, different approaches forElectronicSystem-LevelDesign frameworks have been proposed. These different methods |2010
System level and behavioural synthesis|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1515339|0|0|None|None| on SoC Complexity  .. HW/ SW verification Design team communications Mixed language designStandardization for IP re-use Time-to-market pressure Simulation speeds ..t-1 ..-t^~^-- CefojcfcerEnabling technologies and solutions j^.. ■ElectronicSystemLevel(ESL) Design |2003
Design of Multiplication Server Farms Using Electronic System Level with Higher Level of Abstraction|http://www.ingentaconnect.com/content/asp/asl/2013/00000019/00000005/art00043|0|0|None|None|Abstract: In order to reuse a register transfer level (RTL) based IP, it takes anotherarchitectural exploration in which the RTL will be put, and it also takes virtual platforms todevelop the driver and applications software. Due to increasing demand of new |2013
System-Level Modeling and Simulation of Networked PROFINET IO Controllers|http://www12.informatik.uni-erlangen.de/publications/pub2011/EW12Z.pdf|0|2|None|http://scholar.google.com/scholar?cluster=1723239393615496265&hl=en&as_sdt=0,5| In contrast to RTL design,ElectronicSystemLevel(ESL) [BMP07] design methodologies copewith these challenges by introducing higher abstraction levels. For example, a completeembedded system can be described by an executable specification at the system-level .|None
Accurate system level models of rf circuits|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=383542|0|0|None|None| Conclusions Anelectronicsystemlevelsimulator developed initially to work only withfunctional mod- els, has been extended to allow the inclusion of implementation-dependenteffects, while retaining much of the efficiency of functional modelling .|1994
System-level design space exploration for application-specific HW/SW systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5444436|0|0|None|None| [12] CAR Hoare. Communicating sequential processes. Communications of the ACM,21(8):666–676, August 1978. [13] B. Bailey, G. Martin, A. Piziali. ESL Design and Verification:a Prescription forElectronicSystemLevelMethodology. Morgan Kaufman Publishers, 2007 .|2009
System-level modelling and exploration|http://130.188.4.36/files/news/2009/10062009b/Tiensyrja.pdf|0|2|None|http://scholar.google.com/scholar?cluster=13634609150679023490&hl=en&as_sdt=0,5| 11 Communication Platforms Annual Seminar 2009 06.10.2009 Embedded/electronicsystem-levelmodelling concepts •System-level modelling uses models to conceptualize andconstruct systems •Separation of concerns, ie function vs. architecture, computation vs .|None
MAMPSx: A Design Methodology for Rapid System-Level Exploration, Synthesis of Heterogeneous SoC on FPGA|http://www.es.ele.tue.nl/mamps/downloads/sfernando2012MAMPSx.pdf|0|0|None|None| [3] A. Gerstlauer, C. Haubelt, A. Pimentel, T. Stefanov, D. Gajski, and J. Teich, “Electronicsystem-levelsynthesis methodologies,” Computer-Aided Design of Integrated Circuits andSystems, IEEE Transactions on, vol. 28, no. 10, pp. 1517 –1530, oct. 2009 .|None
Fast and Accurate Processor Hybrid Model Based on ESL|http://en.cnki.com.cn/Article_en/CJFDTOTAL-JSJC201207094.htm|0|2|None|http://scholar.google.com/scholar?cluster=13738995809748504177&hl=en&as_sdt=0,5|For RTL design cannot meet the requirement of the speed of System on Chip(SoC),this paperpresents a fast and accurate processor hybrid model based onElectronicSystemLevel(ESL).It uses the proprietary 32 bit embedded microprocessor C*CORE340 based on ESL |2012
A Hybrid Thread Library for Efficient Electronic System Level Simulation|http://cecs.uci.edu/files/2013/10/TR-13-11.pdf|0|5|None|http://scholar.google.com/scholar?cluster=6777885419156953592&hl=en&as_sdt=0,5|Abstract In recent years, fast simulation ofElectronic System Level(ESL) models has gainedsignificant attraction due to the explosive growth of system size and complexity. As a System-Level Description Language (SLDL), SpecC language has explicit advantages in |2013
System level synthesis of hardware for DSP applications using pre-characterized function implementations|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6659003|0|2|None|http://scholar.google.com/scholar?cluster=12914056959232160378&hl=en&as_sdt=0,5|Page 1. System Level Synthesis of Hardware for DSP Applications UsingPre-Characterized Function Implementations Shuo Li, Nasim Farahini, AhmedHemani, Kathrin Rosvall and Ingo Sander Royal Institute of Technology |2013
Prognostics of electronic systems through power supply current trends|http://scholar.google.com/https://130.236.48.54/en/Publications/Articles/PHM_08_TS_BM_MKr_Mkl_et_al.pdf|0|10|None|http://scholar.google.com/scholar?cluster=3513362370032792668&hl=en&as_sdt=0,5| Level 2 Printed circuit board and the interconnect between components Level 3 Enclosure, chassisand connections for circuit boards Level 4 EntireelectronicsystemLevel5 Multi-electronic systemsand their interconnect Source Drain Gate Oxide VG VS VD VB Hot Carrier |2008
A cooperative universal data model platform for the data-centric electronic system-level design|http://www.sciencedirect.com/science/article/pii/S1474034607000559|0|3|None|http://scholar.google.com/scholar?cluster=7322586718022194940&hl=en&as_sdt=0,5|The rapidly increasing complexity of integrated circuit design is evolving to a more data-centric design scenario that supports sharing of design information. This paper presents theuniversal data model platform (UDMP) which introduce the data-centric design revolution |2008
An Overview of Open SystemC Initiative Standards Development|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6132408|0|0|None|None| Φ ————— INTRODUCTION SystemC is a high levelelectronicsystem-level(ESL)design and verification language standardized through the Open SystemC Initiative(OSCI) for modeling systems at both the chip and board level .|2012
System-level Verification|http://link.springer.com/chapter/10.1007/0-306-46995-2_2|0|0|None|None| 6. Giest Daniel, Biran Giora. Tackling the system verification of a network router, Integrated SystemDesign, June 1999. 7. Bassak Gil. Focus report:Electronicsystem-leveldesign tools, IntegratedSys- tem Design, April 1998. 8. Cassagnol Bob, Weber Sandra,   .|2002
System-level Architecture Exploration and Case Studies|http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0815106-105748|0|2|None|http://scholar.google.com/scholar?cluster=10322422507848531871&hl=en&as_sdt=0,5| Date of Defense, 2006-07-19. Page Count, 102. Keyword, System-level; TLM; ESL; ArchitectureExploration. Abstract, This thesis investigatesElectronicSystemLevel(ESL) design flow byimplementing some applications using CoWare ESL tool, ConvergenSC .|2006
Reform of New Electronic System Design Curriculum|http://en.cnki.com.cn/Article_en/CJFDTOTAL-SYSY201006044.htm|1|0|http://scholar.google.com/scholar?cites=13519524656089601124&as_sdt=2005&sciodt=0,5&hl=en|None|The application of PSoc technology in the experimental teaching enhances students ..understanding of electronic circuits toelectronicsystemlevel; the curriculum changes increasethe curriculum ..s relevance and practicality; the course knowledge structure increases the |2010
Integrating instruction set simulator into a system level design environment|http://iris.lib.neu.edu/elec_comp_theses/106/|0|2|None|http://scholar.google.com/scholar?cluster=10439425656667136796&hl=en&as_sdt=0,5| vi Page 9. List of Acronyms ESLElectronicSystemLevelAElectronicSystemLeveldesign is an emerging electronic design and verification approach which focusseson higher abstraction level for design GPIO General Purpose |2013
Related articles|http://scholar.google.com/scholar?q=related:1Er6BKPIHGYJ:scholar.google.com/&hl=en&as_sdt=0,5|0|0|None|None|None|2007
Electronic System-Level Design|http://63.84.220.100/csdl/mags/dt/2006/04/d4261.pdf|0|2|None|http://scholar.google.com/scholar?cluster=13073194739397666591&hl=en&as_sdt=0,5|University—describes a set of on-chip techniques for testing an entire wireless RF transceiversystem (as well as its major building blocks) without using off-chip ana- log or RFinstrumentation. Increasing leakage current has made single-threshold IDDQ testing |None
The 2011 Electronic System Level Synthesis Conference (ESLsyn) San Diego, California, USA June 5-6, 2011 IEEE Catalog Number CFP1124P-USB  &hellip;|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5952274|0|0|None|None| More Search Options. Command Search; Publication Quick Search; Saved Searches and Alerts;Search History. Browse Conference Publications  ..ElectronicSystemLevelSynth   Help. [Titlepage]. Full Text as PDF. Sign In. This content is outside your institutional subscription .|2011
Reuse of a HW/SW coverification environment during the refinement process of a functional C model down to an executable HW/SW specification|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5404046|0|0|None|None| 1] D. Lettnin et al: Coverage Driven Verification Applied to Embedded Software; IEEE Symposiumon VLSI, Porto Allegre, 2007 [2] Bailey B., Grant M., Pizzali A. editors, 2007, ESL Design andVerification, a prescription forelectronicsystem-levelmethodology, Elsevier [3] Sauer |2009
Transaction level system power estimation method and system|http://www.google.com/patents/US8510694|0|4|None|http://scholar.google.com/scholar?cluster=3458734771295719511&hl=en&as_sdt=0,5| integration of software and hardware. Therefore, it has become the inevitable trendto adopt theelectronicsystemlevel(ESL) design methodology to improve theproductivity of modern system design. To further reuse the developed |2013
TUTORIALS tutorials|http://www.date-conference.com/proceedings/PAPERS/2011/DATE11/PDFFILES/TUTORIALS.PDF|0|3|None|http://scholar.google.com/scholar?cluster=828841289987674445&hl=en&as_sdt=0,5| BElectronicSystemLevelDesign and Verification Organisers: Thomas Bollaert, Mentor Graphics,US Carole Dunn, Mentor Graphics, US Speakers: Thomas Bollaert, Mentor Graphics, US YvanDesmartin, STMicroelectronics, FR Michael Fingeroff, Mentor Graphics, US |None
Cite|http://scholar.google.com/#|0|0|None|None|None|2011
Cite|http://scholar.google.com/#|0|0|None|None|None|2008
Modeling, synthesis, and validation of heterogeneous biomedical embedded systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6113984|0|6|None|http://scholar.google.com/scholar?cluster=11037744867720461033&hl=en&as_sdt=0,5| increase in software complexity the challenges have even increased further, creating a widergap as expressed in the system design gap [4]. In order to increase the efficiency in designingcomplex embedded systems designers move toElectronicSystemLevel(ESL) utilizing |2011
J Blyler|http://scholar.google.com/citations?user=en13onQAAAAJ&hl=en&oi=sra|0|0|None|None|None|2004
A System-Level Network Virtual Platform for IPsec Processor Development|http://search.ieice.org/bin/summary.php?id=e96-d_5_1095|0|6|None|http://scholar.google.com/scholar?cluster=12776250184980421035&hl=en&as_sdt=0,5| In order to shorten the development time, the IC design methodology has evolved over time fromthe early register transfer level (RTL) design, through the system-on-a-chip (SoC) design, to thecurrentelectronicsystemlevel(ESL) design[4]. The ESL design methodology, as |2013
A New Design Methodology for Composing Complex Digital Systems|http://revistas.unam.mx/index.php/jart/article/view/40823|0|5|None|http://scholar.google.com/scholar?cluster=7533904805350284491&hl=en&as_sdt=0,5| amount of transistors. Accordingly, several novel design strategies, such as high-levelsynthesis [1] andelectronicsystemleveldesign are proposed to bridge the gapbetween system model and behavior synthesis. New hardware |2013
Synthesis And Optimization Of High-Level Stream Programs|http://infoscience.epfl.ch/record/195357|0|0|None|None|In this paper we address the problem of translating high-level stream programs, such asthose written in MPEG ..s RVC-CAL dataflow language, into implementations inprogrammable hardware. Our focus is on two aspects: sufficient language coverage to |2013
Cite|http://scholar.google.com/#|0|0|None|None|None|2005
DATE Delivers Europe&#39;s Most Comprehensive System Design Event|http://www.embeddedstar.com/press/content/2005/1/embedded17759.html|0|0|None|None| officers of EDA, Test and Semiconductor companies: System to Silicon: Pushing the Boundariesof EDA; Nanometer Fabrication: Solutions and their Impact; Design for Manufacturability: Movingto 90nm and Below; and Opportunities in theElectronicSystem-LevelDesign Era .|None
Mapping Transaction Level Faults to Stuck-At Faults in Communication Hardware|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6114523|0|4|None|http://scholar.google.com/scholar?cluster=7890070882632575864&hl=en&as_sdt=0,5| ir Abstract—Advances in semiconductor technology, the increasing complexity ofdigital systems and demand for faster time to market, have raised the level of designfrom transistor toElectronicSystemLevel(ESL). However |2011
SoC Methodology an Overview.|http://www.researchgate.net/publication/221218083_SoC_Methodology_an_Overview/file/60b7d5195c9880b5c0.pdf|0|0|None|None| In Sec- tion 4, the topic ofElectronicSystemLevel(ESL) tools is covered to proposehow key differentiating IP blocks could be designed from a high level untimed specifica-tion to full-verified RTL .4ElectronicSystemLevelDesign |2010
Lecture 1 Introduction and Overview|http://mapl.nctu.edu.tw/course/ESL/files/Lecture%201.pdf|0|2|None|http://scholar.google.com/scholar?cluster=591875789730417024&hl=en&as_sdt=0,5| may not be necessary Page 12. 12 Alternative:ElectronicSystemLevelDesign ◆ElectronicSystemLevel(ESL) Design ❖ Raise the design abstraction above the register transfer level(RTL) ❖ Create a transaction level model (TLM) as a unique reference throughout the |None
A MESSAGE FROM THE CHAIR|http://www.computer.org/csdl/mags/dt/2007/04/d4404-abs.html|0|2|None|http://scholar.google.com/scholar?cluster=575150968090373029&hl=en&as_sdt=0,5| cosponsorship of the International Conference on Microelectronics Systems Education (MSE);cosponsorship of a booth at the Design Automation Conference (DAC); and a planned annualboard meeting and tutorial presentation on globalelectronicsystem-leveldesign at the |2007
Challenges of multi-and many-core architectures for electronic system-level design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6045481|0|2|None|http://scholar.google.com/scholar?cluster=13712872089159149128&hl=en&as_sdt=0,5|Abstract—In today ..s design of embedded systems the software part is increasingly important.Over the last years we have observed a shift from hardware to software added value. Withthe rise of multi-and many-core platforms even more complex software systems can be |2011
System-level design space exploration for heterogeneous parallel dedicated systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6618780|0|2|None|http://scholar.google.com/scholar?cluster=5319064190471978429&hl=en&as_sdt=0,5| The extended modeling strategy and the description of the adopted heuristics/metricsrepresent the core of the paper. Design Space Exploration; HW/SW Co-Design;Heterogeneous Parallel Architectures;ElectronicSystem-Level |2013
Panel Summaries|http://www.computer.org/csdl/mags/dt/2003/06/d6100-abs.html|0|0|None|None| Graphics. Nadamuni opened the panel with an overview and taxonomy ofelectronicsystem-level(ESL) design and its relationship to system-level design(SLD) and tohardware and embedded software design and development .|2003
Hybrid electronic design system and reconfigurable connection matrix thereof|http://www.google.com/patents/US20120110525|0|2|None|http://scholar.google.com/scholar?cluster=7013216316734315947&hl=en&as_sdt=0,5| SUMMARY OF THE INVENTION The purpose of the invention is to provide a hybridelectronic design system and a reconfigurable connection matrix suitable forElectronicSystemLevel(ESL), in order to solve the above-mentioned problems .|2010
High-level modelling languages|http://cds.cern.ch/record/1100532|0|0|None|None| J. EVANS 4 Page 5. • There is no obvious link between the hardware and software.These limitations have been appreciated for many years and have inspired thedevelopment ofElectronicSystemLeveltools. Unfortunately |2004
SystemC-Based Power Evaluation with PowerSC|http://link.springer.com/chapter/10.1007/978-1-4020-9940-3_8|0|5|None|http://scholar.google.com/scholar?cluster=6787616171671508574&hl=en&as_sdt=0,5|Abstract Although SystemC is considered the most promising language for SoC functionalmodeling, it does not come with built-in power modeling capabilities. This chapter presentsPowerSC, a power estimation framework which instruments SystemC for power |2011
Cite|http://scholar.google.com/#|0|0|None|None|None|2009
Celoxica Holdings Reveals Preliminary Financial Results|http://www.embeddedstar.com/press/content/2006/3/embedded19770.html|0|0|None|None|Celoxica Holdings plc (AIM: CXA), a leading provider ofelectronicsystemleveldesign technologyfor the embedded systems and accelerated computing markets, today announces its maidenpreliminary results. Celoxica Holdings Reveals Preliminary Financial Results .|None
A study on transactors in multi language, mixed-level simulation of digital electronic systems|http://www.imit.kth.se/~axel/papers/2007/MSc-pablo-carmona.pdf|0|2|None|http://scholar.google.com/scholar?cluster=3808920935903910494&hl=en&as_sdt=0,5| The so-calledElectronicSystemLevelis emerging as the next level of design.ElectronicSystemLeveldesign tools based on SystemC and Transaction Level Modelling (TLM) are likely to drivethe electronic design automation market in the coming years .|2007
Debugging SystemC Platform Models|http://link.springer.com/chapter/10.1007/978-1-4020-9940-3_7|0|5|None|http://scholar.google.com/scholar?cluster=6663060569653623033&hl=en&as_sdt=0,5|Abstract In theElectronic System Level(ESL) environment, a key factor is the earlyintegration of verification into the design flow. Higher levels of abstraction must not beappealing just for their fast simulation speeds, but also for their flexibility and capabilities |2011
Harmonizing data mining and static analysis to tackle hardware and system level verification|http://scholar.google.com/https://www.ideals.illinois.edu/handle/2142/46684|0|0|None|None| the usability of hardware verification. For complex system on chip (SoC) design, theelectronicsystemlevel(ESL) methodology creates a high level abstract view of the design, and the modelis used for verifying functionality and performance at the early stage .|2014
Today&#39;s Lecture|http://www.ece.ncsu.edu/muse/courses/ece747spr07/soc/lectures/ece747spr07-02-08-2up.pdf|0|2|None|http://scholar.google.com/scholar?cluster=15166216245098581268&hl=en&as_sdt=0,5| Levels of Modeling Abstraction ● simple_fifo Example ● clocked_fifo Example ●ElectronicSystemLevel(ESL) Design Methodology Page 2 .simple_fifo Example ● clocked_fifo Example ●ElectronicSystemLevel(ESL) Design Methodology Page 5. Spring 2007 |2007
ESL Design Methodology|http://www.hindawi.com/journals/jece/aip/358281/|0|3|None|http://scholar.google.com/scholar?cluster=3459306144182351229&hl=en&as_sdt=0,5| cited. 1. Introduction. ESL (electronicsystemlevel) design is an emerging designmethodology that allows designers to work at higher levels of abstraction thantypically supported by register transfer level (RTL) descriptions .|2012
Analyzing dependability measures at the Electronic System Level|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6069490|0|4|None|http://scholar.google.com/scholar?cluster=15029257017016561588&hl=en&as_sdt=0,5|ABSTRACT Raising the level of abstraction to design the next generation of embeddedsystems has become mandatory. This design methodology is commonly referred toElectronic System Level(ESL) design. Simultaneously, dependability of embedded |2011
Synchronized Debugging across Different Abstraction Levels in System Design|http://isi.uni-bremen.de/agra/doc/konf/13ewc_synchronized_debugging.pdf|0|2|None|http://scholar.google.com/scholar?cluster=17648861561614871303&hl=en&as_sdt=0,5| To cope with the rapidly increasing complexity, the level of abstraction has beenraised beyond RTL to the so-calledElectronicSystemLevel(ESL). In typical ESLdesign flows, the design is started from the textual specification .|None
Retargetable Binary Tools|http://link.springer.com/chapter/10.1007/978-1-4020-9940-3_6|0|5|None|http://scholar.google.com/scholar?cluster=6757593323876296536&hl=en&as_sdt=0,5|Abstract Binary tools are crucial to platform-based design, specially in early development ofhardware-dependent software since it effectively enables hardware-software co-design. Inthis chapter we present the mechanisms available in ArchC that allows the automatic |2011
SCiPX: a SystemC to IP-XACT converter (v1. 0)|http://www-sop.inria.fr/aoste/software/scipx/SCiPXInstallationNote.pdf|0|0|None|None| SCiPX and its environment are presented in a report paper [1]. SystemC is a language forElectronicSystem-Level(ESL) design of digital circuits, and Systems-on-Chip (SoC), availableat http://www.systemc.org/ and formalized as IEEE 1666 standard .|2011
Single and multi-channel networks: Performance comparison at system level|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6292766|0|0|None|None| REFERENCES [1] AS Tanenbaum, Computer Networks. Pearson Educa- tion, july 2002. [2] C.Widtmann, High-level System Modeling with SystemC and TLM: Introduction and practicalapplication of anElectronicSystemLeveldesign flow. VDM Verlag, 2009 .|2012
FAst optimization of analog amplifier architecture using simulated annealing|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6337019|0|0|None|None| algorithm. Proposed method is fast, reliable and easy to use for the architectcommunity. Index Terms—ElectronicSystemLevel(ESL), Architecture Optimization,Analog Optimization, Simulated Annealing. I. INTRODUCTION |2012
Transaction level modeling tradeoff on accuracy and speed: A case study|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5540834|0|2|None|http://scholar.google.com/scholar?cluster=2704074014002288326&hl=en&as_sdt=0,5| Abstract-Nowadays,electronicsystemlevel(ESL) design has attracted more and moreattentions as it could help designers in SoC architecture design and HW/SWco-verification in early design stage hence reducing time-to-market .|2010
What will system level design be when it grows up?|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4076323|0|4|None|http://scholar.google.com/scholar?cluster=901188260404969408&hl=en&as_sdt=0,5| We have seen a growing new interest inElectronicSystemLevel(ESL) architectures,design methods, tools and implementation fabrics in the last few years. But the pictureof what types and approaches to building embedded |2005
Electronic System Level Synthesis Conference|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6573204|0|0|None|None| More Search Options. Command Search; Publication Quick Search; Saved Searchesand Alerts; Search History. Browse Conference Publications  ..ElectronicSystemLevelSynth   Help. Front cover. Full Text Sign-In or Purchase. Sign In .|2013
P Razaghi|http://scholar.google.com/citations?user=9-uxAqwAAAAJ&hl=en&oi=sra|0|0|None|None|None|None
Cite|http://scholar.google.com/#|0|0|None|None|None|2008
What will system level design be when it grows up?|http://dl.acm.org/citation.cfm?id=1084868|0|8|None|http://scholar.google.com/scholar?cluster=7107230606676861715&hl=en&as_sdt=0,5| Germany Mike Muller ARM, UK Jeff Welser IBM, USA Abstract We have seen agrowing new interest inElectronicSystemLevel(ESL) architectures, design methods,tools and implementation fabrics in the last few years. But |2005
Keynote: Formal specification level: Towards verification-driven design based on natural language processing|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6336983|0|0|None|None| However, until today the initial system specification is provided in natural language whichis manually translated into a formal implementation eg at theElectronicSystemLevel(ESL)by means of SystemC in a time-consuming and error-prone process .|2012
Design and test for reliability and efficiency|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4702873|0|3|None|http://scholar.google.com/scholar?cluster=14684682581083640049&hl=en&as_sdt=0,5|Page 1. Design and test for reliability and efficiency  ..THIS ISSUE FEATURES tworoundtables on electron- ic system-level (ESL) design, which has recently foundits way into the mainstream EDA market. Composing system |2008
System Level Design with .NET Technology|http://www.ptidej.net/publications/documents/NET09.doc.pdf|0|3|None|http://scholar.google.com/scholar?cluster=13530548980882928801&hl=en&as_sdt=0,5| 25 1.5 Conclusion and Book Organization . . . . . 25 I Modeling and Specification29 2 High-Level Requirements Engineering forElectronicSystem-LevelDe- sign31 Nicolas Gorse 2.1 Introduction . . . . . 31 2.2 Background . .  .|None
B Bailey|http://scholar.google.com/citations?user=eiqD0hoAAAAJ&hl=en&oi=sra|0|0|None|None|None|2007
Programmable Platform Characterization for System Level Performance Analysis|http://link.springer.com/content/pdf/10.1007/1-4020-5138-7_2.pdf|0|4|None|http://scholar.google.com/scholar?cluster=5313703673572131543&hl=en&as_sdt=0,5|It is customary to begin a discussion ofElectronic System Level(ESL) design by stating atleast one of the following observations [7]:• Time-to-market is a major influence on thedesign of most electronic systems;• Design complexity has outpaced designer productivity; |2006
Cycle Accurate Verification of Synchronous Sequential Circuit Specified with UML 2.0 Modelling|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4438443|0|5|None|http://scholar.google.com/scholar?cluster=3567358085654384546&hl=en&as_sdt=0,5| This method is further sup- ported by an improved translator to convert UML 2.0 spec- ificationsinto executable SystemC descriptions. We believe that our method would be a significantcontribution to theelectronicsystemlevel(ESL) tools. 1 Introduction |2007
A pattern based methodology for the design and implementation of multiplexed Master-Slave devices at the system-level use-case: Modeling a Level-2 Cache IP  &hellip;|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5678054|0|0|None|None| ElectronicSystemLevel(ESL) design is an effective alternative for System Architects, enablingthem to combat the complexities and requirements of systems to come, also supportingarchitectural exploration or “What if?” scenarios very early in the design cycle .|2010
Vision from the Top|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1683709|0|3|None|http://scholar.google.com/scholar?cluster=12432555946279173143&hl=en&as_sdt=0,5| contributed to this issue. I hope you enjoy it. If you have any feedback, please shareit with us. ■ Kwang-Ting (Tim) Cheng Editor in Chief IEEE Design  .. Test Vision fromthe top Coming next issue…ElectronicSystem-LevelDesign|2006
System Level Testing via TLM 2.0 Debug Transport Interface|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5372244|0|7|None|http://scholar.google.com/scholar?cluster=9549058390019257492&hl=en&as_sdt=0,5| On the other hand, safety and reliability of such systems should be guaranteed by proper testingmechanisms [3]. By the new emergence of Transaction Level Modeling (TLM) standards, thismethodology is being vastly used by theElectronicSystemLevel(ESL) design industry |2009
Solving system-level synthesis problem by a multi-objective estimation of distribution algorithm|http://www.sciencedirect.com/science/article/pii/S0957417413008038|0|2|None|http://scholar.google.com/scholar?cluster=3788937580014873228&hl=en&as_sdt=0,5|In this paper, the system-level synthesis problem (SLSP) is modeled as a multi-objectivemode-identity resource-constrained project scheduling problem with make.|2014
Metamodeling: What is it good for?|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5167516|0|4|None|http://scholar.google.com/scholar?cluster=17649407062773676158&hl=en&as_sdt=0,5|  ..Reuse .. in the form of IP modules was a sideshow toelectronicsystem-level(ESL) tools .HDL. IP modules. Virtual Socket Interface Alliance. design productivity.electronicsystem-leveltools. equivalence checking. hardware design. metamodeling .|2009
ESL Based Smith-Waterman Engine|http://link.springer.com/chapter/10.1007/978-3-642-27326-1_9|0|4|None|http://scholar.google.com/scholar?cluster=17568072059016664673&hl=en&as_sdt=0,5| As the sequence database keeps growing significantly, the deditated hardware is needd tofacilitate faster SW operation. In design methodology aspect,ElectronicSystemLevel(ESL) hasemerged as a practical to the rapid implementation of specific algorithm .|2012
Fault Propagation Analysis on the Transaction-Level Model of an Acquisition System with Bus Fallback Modes|http://archiv.ub.uni-heidelberg.de/volltextserver/id/eprint/10098/contents#page=43|0|5|None|http://scholar.google.com/scholar?cluster=14611030446351798531&hl=en&as_sdt=0,5| References 1. Grant Martin, Brian Bailey, and Andrew Piziali. ESL design andverification a prescription forelectronicsystem-levelmethodology. Morgan Kaufmann,2007. 2. Open SystemC Initiative. http://www. systemc. org .|2009
AVS video decoder system modeling and design based on SystemC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4688428|0|2|None|http://scholar.google.com/scholar?cluster=5818002454560039764&hl=en&as_sdt=0,5| design cycle. The traditional design method can ..t totally meet the demand forcomplexity whileelectronicsystemleveldesign (ESL) can satisfy the design cycleof software/hardware system chip and reduce commercial risk. In |2008
Multi–core system performance prediction and analysis at the ESL|http://inderscience.metapress.com/index/H1411U31360M7P07.pdf|0|0|None|None| design. For higher system performance and lower power consumption, this paperreveals a system performance prediction and analysis method for multi-core systemby adoptingelectronicsystem-level(ESL) design methodology .|2014
Topology-oriented system design exploration for embedded applications implemented onto heterogeneous multiprocessor SoC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4540258|0|0|None|None| [12] CAR Hoare. Communicating sequential processes. Communications of the ACM,21(8):666–676, August 1978. [13] B. Bailey, G. Martin, A. Piziali. ESL Design and Verification:a Prescription forElectronicSystemLevelMethodology. Morgan Kaufman Publishers, 2007 .|2008
From system-level models to heterogeneous embedded systems|http://hal.univ-brest.fr/hal-00771758/|0|5|None|http://scholar.google.com/scholar?cluster=7652768276552995446&hl=en&as_sdt=0,5| ABSTRACT The need for higher level models during system design has resulted inmany differentElectronicSystemLevel(ESL) formalisms that seldom succeeded inthe past in the quest for efficient top-down design methodologies .|2012
Session 1: Co-design—Part I|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5952278|0|0|None|None|Abstract: Hardware/Software co-design is one of the challenges of embedded systemdesign, especially ESL enabled system design. Modeling constructs, models of computation,and timing models at the system level need to be developed so that hardware and |2011
Cite|http://scholar.google.com/#|0|0|None|None|None|2005
All 2 versions|http://scholar.google.com/scholar?cluster=1033731192267003298&hl=en&as_sdt=0,5|0|2|None|http://scholar.google.com/scholar?cluster=1033731192267003298&hl=en&as_sdt=0,5|None|2004
Mathematical and system level HW description DSP algorithms modeling investigation in an experimental 100G optical coherent system|http://proceedings.spiedigitallibrary.org/proceeding.aspx?articleid=1569060|0|3|None|http://scholar.google.com/scholar?cluster=16090921451726321023&hl=en&as_sdt=0,5| To fulfill the gap between the high level algorithm development and the hardware design flow,the SystemC library is used to investigate the algorithm ..s behavior in a lower level of abstraction,as proposed byElectronicSystemLevel(ESL) methodology [11], as illustrated in |2013
Cite|http://scholar.google.com/#|0|0|None|None|None|2009
SystemC system level synthesis method for heterogeneous MPSoC|http://en.cnki.com.cn/Article_en/CJFDTOTAL-XTYD201011050.htm|0|2|None|http://scholar.google.com/scholar?cluster=7754425897467545488&hl=en&as_sdt=0,5|Aiming at the shortcoming of the traditional large scale integrated circuit synthesis method,a novelSystemCelectronicsystemlevelsynthesis(SLS) method is proposed.The heterogeneousmultiprocessor system on a chip(MPSoC) hardware architecture which is the target for a |2010
Cite|http://scholar.google.com/#|0|0|None|None|None|2010
Related articles|http://scholar.google.com/scholar?q=related:l_b4UsDw9QoJ:scholar.google.com/&hl=en&as_sdt=0,5|0|0|None|None|None|2012
Integration of Virtual Platform Models into a System-Level Design Framework|http://scholar.google.com/https://www.cerc.utexas.edu/reports/UT-CERC-10-02.pdf|0|3|None|http://scholar.google.com/scholar?cluster=3699011306280354635&hl=en&as_sdt=0,5| 6 1.1.3ElectronicSystem-LevelDesign Frameworks  .. 7 and all these concepts shouldbe organized orthogonally. 1.1.3ElectronicSystem-LevelDesign Frameworks Unfortunately,even when there are many ways of representing a system at |2010
PSL-Based Verification of SystemC TLM Designs|http://www.date-conference.com/files/file/date11/ubooth/225.pdf|0|0|None|None| embedded systems. Among its advantages, this methodology favors design reuse,architecture exploration, and early software development. It allows to raise theabstraction level to ESL (ElectronicSystemLevel). In that ESL |None
Analysis and Mapping of Video Decoding Algorithm on Coarse-Grain Reconfigurable Array|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5661320|0|2|None|http://scholar.google.com/scholar?cluster=18430808707095514980&hl=en&as_sdt=0,5| Then the video decoding algorithm was adjusted according to the character ofplatform, and mapped onto the it.Electronicsystemlevelsimulation of the mappingwas made, and the result was compared to the result on arm .|2010
System-Level Power Estimation Methodology for MPSoC based Platforms|http://hal.inria.fr/tel-00921894/PDF/Santhosh_s_Thesis.pdf|0|0|None|None| software components. • a set ofElectronicSystemLevel(ESL) tools coupled with accurate powermodels elaborated within the first alternative .level. This challenge is tackled by several frameworksby means of the de- velopment ofElectronicSystemLevel(ESL) tools .|None
Are we ready for system-level synthesis?[Panel II]|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1466110|0|0|None|None| Electronicsystem-level(ESL) design automation has been identified by Dataquest as thenext productivity boost for the semiconductor industry. We have put together a distinguishedpanel of experts to discuss if we are ready for system-level synthesis .|2005
A statistical framework to minimise and predict the range values of quantisation errors in fixed-point FIR filters architectures|http://www.sciencedirect.com/science/article/pii/S1051200412002278|0|6|None|http://scholar.google.com/scholar?cluster=5354541075164048176&hl=en&as_sdt=0,5| During the last ten years, he has been actively researching the areas of high performancecomputing using reconfigurable hardware, GPU and multicore technology, andelectronicsystemleveldesign automation, with applications in digital signal processing and |2013
Assertions: Too good to be reserved for verification only.|http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.87.6826&rep=rep1&type=pdf|0|4|None|http://scholar.google.com/scholar?cluster=13418514466019663266&hl=en&as_sdt=0,5| Development and Verification of Digital Systems (Springer, 2005), The Functional Verificationof Electronic Systems: An Overview from Various Points of View (IEC Press, 2005) and ESL Designand Verification: A Prescription forElectronicSystemLevelMethodology (Morgan |2006
Integrating virtual platforms into a heterogeneous MoC-based modeling framework|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6337000|0|3|None|http://scholar.google.com/scholar?cluster=6148906464957595007&hl=en&as_sdt=0,5| One of the key elements of anElectronicSystemLevel(ESL) modeling approachis the concept of platform-based design (PBD), which allows the extensive reuseof already developed components, increasing the productivity .|2012
An architectural exploration framework for efficient FPGA implementation of PLC programs|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5164705|0|4|None|http://scholar.google.com/scholar?cluster=13044349190223474517&hl=en&as_sdt=0,5| The proposed method is mainly targeting demanding applications, requiring lots of numericalcomputations. Based on previous experience, the proposed framework exploitsElectronicSystemLevelmodeling methodologies and tools for high-level hardware synthesis .|2009
Automatic Generation of Cycle Accurate and Cycle Count Accurate Transaction Level Bus Models from a Formal Model|http://nthur.lib.nthu.edu.tw/handle/987654321/27544|0|2|None|http://scholar.google.com/scholar?cluster=2320516255408004383&hl=en&as_sdt=0,5|提供台灣清華大學的博碩士論文、考古題、期刊論文、研究計畫等下載 To provide easy access anddissemination, National Tsing Hua University Institutional Repository (NTHUR) collects andorganizes its own scholar publications in a centralized management way. Through the |2008
New approach to spectrum and emitter simulation: For the evaluation of radar and electronic warfare systems|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6652044|0|0|None|None| and vice versa. Simulation signal sources for wireless communications and radarsignals have traditionally been used inelectronicsystemlevel(ESL) designenvironments to design RF circuits and systems. Traditionally, they |2013
Why SYSTEMC: ESL and TLM|http://link.springer.com/chapter/10.1007/978-0-387-69958-5_1|0|2|None|http://scholar.google.com/scholar?cluster=9761630601310158965&hl=en&as_sdt=0,5| In some cases, these failures result in the demise of the company or organization designing theerrant system. The prevailing name for this concurrent and multi-disciplinary approach to thedesign of complex systems iselectronicsystem-leveldesign or ESL. 1.1 Introduction .|2010
Testbenches for advanced TLM verification|http://dl.acm.org/citation.cfm?id=2380495|0|0|None|None| Subject Descriptors J.6 [Computer-Aided Engineering]: Computer-aided Design KeywordsSystemC, Testbenches, Verification 1. Testbenches for ESL and RTL Verification Several yearsago, the move from Register-Transfer Level (RTL) toElectronicSystemLevel(ESL) design |2012
A System-Level Modelling, Analysis and Synthesis of Embedded Multi-Core Designs|http://www.date-conference.com/proceedings/PAPERS/2009/DATE09/PDFFILES/TUTORIALS.PDF|0|4|None|http://scholar.google.com/scholar?cluster=18104788199211321171&hl=en&as_sdt=0,5| performance evaluation. As a result,electronicsystemlevel(ESL) modeling has movedup in abstraction from cycle accurate RTL to timed and untimed transaction-level models(TLMs), which are typically based on C or C++. However |None
Reliable hand-top many-core SW-SoC platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6690969|0|0|None|None| bug free execution. Typically, virtual models are described withelectronicsystemlevellanguages such as System C. However, there is no automated method totranslate System C into RTL code or vice versa. A virtual model |2013
THIS ISSUE JUNE/JULY 2007 vol 5, no 3|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4573274|0|0|None|None| choice between two standards DESIGN 12 THE WAY TO ESLElectronicsystem-leveldesign promises faster development for complex system-on-chip designs.But getting there does not involve a straight path. POWER 18 IF |2006
Related articles|http://scholar.google.com/scholar?q=related:HnnkX3gr1TsJ:scholar.google.com/&hl=en&as_sdt=0,5|0|0|None|None|None|None
Architecture Exploration for Low Power Design|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4450469|0|4|None|http://scholar.google.com/scholar?cluster=16650875190621885584&hl=en&as_sdt=0,5| INSPEC: NON CONTROLLED INDEXING. ESL design flow. Sequence Power Theater. SoC design.application engine synthesis. architectural exploration.electronicsystemleveldesign.industry-leading RTL power estimation technology. low power design. IEEE TERMS .|2008
Generating interacting synchronous and asynchronous designs from simulink descriptions|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5398010|0|2|None|http://scholar.google.com/scholar?cluster=18357678413639096361&hl=en&as_sdt=0,5| methodology. We extend CodeSimulink [3, 4] a co-design environ- ment originallydeveloped for synchronous systems, to clock- less logic [5], in order to fill the lackof asynchronous tools forelectronicsystem-level(ESL) design .|2009
Panel session-ESL methodology for SoC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5090760|0|0|None|None| Whileelectronicsystemlevel(ESL) is being adopted in most electronic companies,there is still a need to explore and adopt new methodologies for early designdevelopment. Where there have been some successes in the |2009
Related articles|http://scholar.google.com/scholar?q=related:94KkZEc_aokJ:scholar.google.com/&hl=en&as_sdt=0,5|0|0|None|None|None|2005
Symbolic Solver for Live Variable Analysis of High Level Design Languages|http://users.eecs.northwestern.edu/~dda902/research/isvlsi06das.pdf|0|4|None|http://scholar.google.com/scholar?cluster=16083984110860960800&hl=en&as_sdt=0,5| RTL. AsElectronicSystemLevelDesign [14] is getting more popular among designersefficient dataflow analysis framework for such languages are required and ourframework provides a novel solution to this problem. BDDs |None
Transaction Level Modeling|http://link.springer.com/chapter/10.1007/978-1-4020-9940-3_3|0|5|None|http://scholar.google.com/scholar?cluster=18098359126051413873&hl=en&as_sdt=0,5|Abstract The rise of SoCs caused a paradigm shift on system design flow. The TLMmethodology was created in the search for a new paradigm that could allow designrepresentation at an intermediate level of abstraction between paper specification and |2011
A Flexible High Throughput FPGA Based Prototype Platform for RW Channel Development|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5158497|0|5|None|http://scholar.google.com/scholar?cluster=11798536639938428791&hl=en&as_sdt=0,5| The development and implementation of the algorithms have been done following theElectronicSystemLevel(ESL) design methodologies and are explained in section 4. The required utilitiesfor system control and con- figuration are described in section 5. Finally in section 6 |2009
System-Level Verification of Embedded Operating Systems Components|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6473655|0|3|None|http://scholar.google.com/scholar?cluster=1169537725474852380&hl=en&as_sdt=0,5| REFERENCES [1] A. Gerstlauer, C. Haubelt, AD Pimentel, TP Stefanov, DD Gajski, and J. Teich,“Electronicsystem-levelsynthesis methodologies,” IEEE Trans. on Computer-Aided Design ofIntegrated Circuits and Systems, vol. 28, no. 10, pp. 1517–1530, Oct. 2009 .|2012
CoWare Combines Technologies into Platform-driven ESL Design Environment|http://www.embeddedstar.com/press/content/2006/3/embedded19691.html|0|0|None|None|3/6/2006 - CoWare® Inc., the leading supplier ofelectronicsystem-level(ESL) designsoftware and services, has aligned the strategic technologies it has developed andacquired into a new set of solutions for platform-driven ESL design .|None
Advances in Design and for SoCs|http://link.springer.com/content/pdf/10.1007/b136935.pdf|0|2|None|http://scholar.google.com/scholar?cluster=16138921137838954958&hl=en&as_sdt=0,5| As embedded systems are more and more programmable and as the design abstraction levelrises, model driven methodologies are also con- sidered forelectronicsystemleveldesign. Inthis context, the OMG has re- cently published a call for propositions for a UML2 .|2005
Skeleton generation apparatus and method|http://www.google.com/patents/US7890911|0|5|None|http://scholar.google.com/scholar?cluster=2760686488556675300&hl=en&as_sdt=0,5| technology for large-scale semiconductor integrated circuits containing so-called processors(SoC: System on Chip), and particularly relates to a skeleton generation apparatus and methodfor generating a skeleton of a system model in ESL (ElectronicSystemLevel) design for |2011
ACM SIGDA/EDAA PhD forum at DATE 2013 in grenoble|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6513457|0|0|None|None| Information in High-level Models 2. Paolo Burgio (Università di Bologna, Italy): OpenMP extensionsto Exploit HW Acceleration on Shared-Memory Many-Core Clusters 3. Weiwei Chen (UC Irvine,USA): Out-of-order Parallel Simulation forElectronicSystem-LevelDesign 4 |None
Extensible open-source framework for translating RTL VHDL IP cores to SystemC|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6549799|0|2|None|http://scholar.google.com/scholar?cluster=8998541928069975568&hl=en&as_sdt=0,5| This level has been called system level, behavioral level, C-level, algorithmic level,ElectronicSystemLevel(ESL), or just a higher level (ie higher than RTL). Various languages and toolswere proposed and tried out to enable different parts of the system level design .|2013
Model-Driven Methodology for the Development of Multi-level Executable Environments|http://link.springer.com/chapter/10.1007/978-3-319-01418-0_9|0|3|None|http://scholar.google.com/scholar?cluster=11863199696196820282&hl=en&as_sdt=0,5| Fernando Herrera, Pablo Penil, Hector Posadas, and Eugenio Villar AbstractElectronicsystem-level(ESL) methodologies have enabled the development of fast executable systemperformance models by relying on standard languages such as SystemC .|2014
Video Enhancement for ADAS Systems based on FPGA and CNN Platform.|http://search.ebscohost.com/login.aspx?direct=true&profile=ehost&scope=site&authtype=crawler&jrnl=17379253&AN=52104001&h=RdfXA4XSR1EZ6QW2R09Ns%2B1dZucLYyCl5Jq9edXNfn2OOk5HwGFUrcxyL3VKWYfhLMw41jlbdtQlkT%2Bfe23%2BSA%3D%3D&crl=c|0|2|None|http://scholar.google.com/scholar?cluster=3022874394946045627&hl=en&as_sdt=0,5| (2001) and contrast enhancement Gacsádi et al. (2005). 5.ELECTRONICSYSTEMLEVELDESIGNING There are many possibilities to design a proper model for Video Processing signals.Main part of an Image processing engine, we need a convolution operator .|2010
The first transaction, but not the last|http://mobile.computer.org/csdl/mags/dt/2006/03/d3248.html|0|8|None|http://scholar.google.com/scholar?cluster=9903975830761816979&hl=en&as_sdt=0,5| Download Content, DOWNLOAD PDF. PDFs Require Adobe Acrobat. Without a doubt, the mostimportant recent trend in modeling forelectronicsystem-level(ESL), or system-level, design isthe systematic working out of what it means to model at a higher level of abstraction .|2006
Design Space Exploration: Bridging the Gap Between High-‐Level Models and Virtual Execution Platforms|http://www.erts2014.org/Site/0R4UXE94/Fichier/erts2014_4B4.pdf|0|0|None|None| functions. 3.4 Design space exploration The back end of our proposed methodology(ie steps 4 and 5 in Figure 1) is obtained using anelectronic-‐system-‐level(ESL)framework enabled by the SpaceStudioTM tool suite. This |None
Intelligent Custom Block Generation|http://www.hrpub.org/download/20140105/UJEEE3-14901557.pdf|0|2|None|http://scholar.google.com/scholar?cluster=4705680020766854120&hl=en&as_sdt=0,5| International efforts in HLS, in both industry and academia have made possible toproduce significant E-CAD,ElectronicSystemLeveldesign tools that use HLStransformations to automatically deliver custom hardware logic .|2014
Nonsequential hardware design synthesis verification|http://www.google.com/patents/US8219949|0|5|None|http://scholar.google.com/scholar?cluster=12934096396440548401&hl=en&as_sdt=0,5| the device at a high level. Device designs at this level of abstraction are often referredto as “algorithmic designs,” “algorithmic descriptions,” or “electronicsystemlevel(“ESL”) designs”. Designers then take this algorithmic design |2012
Modeling and simulation in a formal design framework|http://dl.acm.org/citation.cfm?id=2490274|2|0|http://scholar.google.com/scholar?cites=16661966816477956080&as_sdt=2005&sciodt=0,5&hl=en|None|None|2013
General Chair: Achim Rettberg, University of Oldenburg, Germany|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6573207|0|0|None|None|Page 1. Welcome to the 3rdElectronicSystemLevelSynthesis Conference He is alsoan editor of two technical books published by Springer Publishers: “Platform Based Designat theElectronicSystemLevel” and “High-Level Synthesis” .|None
A Novel Architecture for FPGA Implementation of Otsu&#39;s Global Automatic Image Thresholding Algorithm|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6733147|0|0|None|None| EDK) design tool is used. Keywords—Otsu ..s global image thresholding; VLSIarchitecture for image and video processing; fixed-point architecture;electronicsystemlevel(ESL) design; FPGA. I. INTRODUCTION A nonparametric |2014
Hybrid Simulation System and Method|http://www.google.com/patents/US20120179447|0|2|None|http://scholar.google.com/scholar?cluster=2226838808471639624&hl=en&as_sdt=0,5| architecture. Theelectronicsystemlevel(ESL) design process can build a moreeffective system-level development environment, and provide different levels ofhardware architecture models according to different requirements .|2011
Interoperability between two Models of Computation: Co-simulating with SystemC DE and Bluespec ESL|http://www.researchgate.net/publication/231157379_Interoperability_between_two_Models_of_Computation_Co-simulating_with_SystemC_DE_and_Bluespec_ESL/file/9fcfd506a1fed23c2f.pdf|0|5|None|http://scholar.google.com/scholar?cluster=11093119962895021948&hl=en&as_sdt=0,5|Page 1. Interoperability between two Models of Computation: Co-simulating with SystemC DEand Bluespec ESL Hiren D. Patel Sandeep K. Shukla FERMAT Lab, Virginia Tech Blacksburg,VA USA 1 Page 2. Contents 1 Introduction 2 1.1 Bluespec-SystemC (BS-ESL) . . .  .|None
Related articles|http://scholar.google.com/scholar?q=related:asBpFx7bEY4J:scholar.google.com/&hl=en&as_sdt=0,5|0|0|None|None|None|2006
A UML 2.0 profile to model block cipher algorithms|http://link.springer.com/chapter/10.1007/978-3-642-13595-8_4|0|9|None|http://scholar.google.com/scholar?cluster=893618510992694379&hl=en&as_sdt=0,5| The currentElectronicSystemLevel(ESL) design trend proposes the use of high level languages,de- rived from languages like C and Java for instance, to describe the functionality of a digitalhardware system and tools to automate the implementation process [2]; thus |2010
Dynamic frequency scaling|http://www.google.com/patents/US20130238309|0|2|None|http://scholar.google.com/scholar?cluster=17015840148542453882&hl=en&as_sdt=0,5| 5. The system of claim 1 , wherein the computer environment simulator is anElectronicSystemLevel(ESL) design of a hardware system. 6. The system of claim 5 , whereinthe ESL design is embodied in a transaction level model (TLM) .|2012
List of Acronyms|http://onlinelibrary.wiley.com/doi/10.1002/9781118799475.oth1/summary|0|2|None|http://scholar.google.com/scholar?cluster=3068489988633044977&hl=en&as_sdt=0,5| Evolved Node B EPA Extended Pedestrian A EPC Evolved Packet Core EPDCCH EnhancedPhysical Downlink Control Channel ePDG Evolved Packet Data Gateway EPS Evolved PacketSystem E-RAB Evolved Radio Access Bearer ESLElectronicSystemLevelESM EPS |2013
Combinatorial Dependencies in Transaction Level Models|http://link.springer.com/chapter/10.1007/978-1-4020-8297-9_4|0|4|None|http://scholar.google.com/scholar?cluster=1298321150333009538&hl=en&as_sdt=0,5| Accessed 02 February 2007 2. Black DC, Donovan J (2004) SystemC: From the Ground Up.Kluwer, Dordrecht, The Netherlands 3. Burton M, Morawiec A (2006) Platform Based Designat theElectronicSystemLevel. Industry Perspectives and Experiences .|2008
ESL methodology for SoC|http://dl.acm.org/citation.cfm?id=1874800|0|0|None|None| top of page ABSTRACT. Whileelectronicsystemlevel(ESL) is being adopted inmost electronic companies, there is still a need to explore and adopt newmethodologies for early design development. Where there have been |2009
Going to Wall Street or across the strait?[Associate Editor&#39;s View]|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4776528|0|0|None|None| and Prof. Jan Ra- baey, director of Gigascale Systems Research Center at the University ofCalifornia, Berkeley. There will be three special ses- ■ ■ sions: high-frequency/very-low voltageRF/analog circuits, silicon debugging/design validation, andelectronicsystemlevel .|2009
Challenges and Solutions for Nanometer SOC Designs|http://cadlab.cs.ucla.edu/~cong/slides/isocc-2004_invited.pdf|0|3|None|http://scholar.google.com/scholar?cluster=14379868975025034625&hl=en&as_sdt=0,5|Page 1. Challenges and Solutions for Nanometer SOC Designs Prof. Jason Cong Universityof California, Los Angeles Email: cong@cs.ucla.edu URL: http://cadlab.cs.ucla.edu/~cong MagmaDesign Automation http://www.magma-da.com Page 2. Jason Cong 2 Outline |2004
EDA Tools|http://link.springer.com/chapter/10.1007/978-94-007-2987-2_6|0|2|None|http://scholar.google.com/scholar?cluster=12156587198731868613&hl=en&as_sdt=0,5| Using schematics. Using Intellectual Property (IP) blocks. UsingElectronicSystemLevel(ESL) languages. Today ..s EDA tools allow the mixing of different design entries in ahierarchical structure .6.1.1.4ElectronicSystemLevel(ESL) Languages .|2012
SystemC-Based Hardware/Software Co-Design of Elliptic Curve Cryptographic System for Network Authentication|http://e-journal.um.edu.my/public/article-view.php?id=3997|0|3|None|http://scholar.google.com/scholar?cluster=387879416122125925&hl=en&as_sdt=0,5| verification procedure, and sub-optimal final realization. The solution to this problemis to apply hardware-software co-simulation methods abstracted at theElectronicSystemLevel(ESL). In the ESL modelling framework proposed |2013
Impact simulation of changes to development processes: An ESL case study|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6069481|0|2|None|http://scholar.google.com/scholar?cluster=5235682537273337505&hl=en&as_sdt=0,5| Oldenburg ABSTRACT Due to the ever increasing need for enhanced productivityin electronic system design new methods and tools in the area ofElectronicSystemLevel(ESL) design are becoming more important. Regrettably |2011
SystemC-based Custom Reconfigurable Cores for Wireless Applications.|http://www.researchgate.net/publication/220844444_SystemC-based_Custom_Reconfigurable_Cores_for_Wireless_Applications/file/d912f50c7b7d62936f.pdf|0|0|None|None| However, one obstacle to the adoption of such cores within SoC designs is lack ofknow-how on how to model such high performance cores such that they can be exploitedbyelectronicsystemlevel(ESL) design tools and methodologies .|2008
A systematic approach to configurable functional verification of HW IP blocks at transaction level|http://www.sciencedirect.com/science/article/pii/S0045790612001000|0|4|None|http://scholar.google.com/scholar?cluster=14649336842423147221&hl=en&as_sdt=0,5| The design flow is highlighted. Lahbib et al. ([3]) discuss techniques for translating the RTL modelsmodeled in Hardware Description Language (HDL) into TL models modeled in SystemC to enablefaster simulation and verification at theElectronicSystemLevel(ESL) .|2012
Data extraction from SystemC designs using debug symbols and the SystemC API|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6654618|0|4|None|http://scholar.google.com/scholar?cluster=5201873860452496362&hl=en&as_sdt=0,5| To address these demands, design at theElectronicSystemLevel(ESL) has been introduced .To counter this development, engineers strive for higher levels of abstractions which, eventually,led to the de- sign of such systems at theElectronicSystemLevel(ESL) [16] .|2013
A2B: a Framework for the Fast Prototyping of Reconfigurable Systems|http://www.fp7-faster.eu/_docs/PDM-WRC2013.pdf|0|0|None|None| This opens new challenges forElectronicSystemLevel(ESL) design [1] and, in particular, forhardware/software co-design and architectural exploration .1. Bailey, B., Martin, G., Piziali, A.:ESL Design and Verification: A Prescription forElectronicSystemLevelMethodology .|None
Formal, Rapid Coprocessors from ADA code|http://kastoria.teikoz.gr/~dossis/scipub_News_in_Engineering_Dec_2013_Formal,_Rapid_Coprocessors_from_ADA_code.pdf|0|0|None|None| TheElectronicSystemLevel(ESL) design tool of this work1 , exploits scheduling of operationsinto control steps (states), which achieve the maximum functional parallelism in the synthesizedimplementation [2]. The input ADA code is transformed into the Intermediate Tables |None
Automated rate realization for circuit designs within high level circuit implementation tools|http://www.google.com/patents/US8015537|0|3|None|http://scholar.google.com/scholar?cluster=812359173095885065&hl=en&as_sdt=0,5| US20090150136, Oct 10, 2006, Jun 11, 2009, Sei Yang Yang, Dynamic-based verificationapparatus for verification fromelectronicsystemlevelto gate level, and verification methodusing the same. * Cited by examiner. Non-Patent Citations. Reference .|2011
Functional verifications for SoC software/hardware co-design: From virtual platform to physical platform|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6085104|0|3|None|http://scholar.google.com/scholar?cluster=16538711325626714315&hl=en&as_sdt=0,5| SystemC [3] is applied to assist this procedure. It ..s a C++ library forelectronicsystemlevel[4](ESL) modeling and design. Tools like Synopsys Platform Architect [5], included library such asARM [6] mode and AMBA model, can help to build a system level model quickly .|2011
UNIVERCM: a Formal Computational Model for Correct Manipulation and Transformation of Heterogeneous Embedded System|http://www.di.univr.it/documenti/Persona/curr/curr727105.pdf|0|2|None|http://scholar.google.com/scholar?cluster=6155689863961372363&hl=en&as_sdt=0,5| D E C B F A Entry S Exit α, T α βElectronicSystemLevelvoid root_UT::b_transport(tlm::tlm_generic_payload .. trans, sc_time .. t) { ioDataStruct = *((iostruct*) trans.get_data_ptr());if (trans.is_write()) root_function(); trans.set_data_ptr(ioDataStruct); } |None
Method and an apparatus for executing simulation for system performance evaluation|http://www.google.com/patents/US8249850|0|4|None|http://scholar.google.com/scholar?cluster=18174194473518939354&hl=en&as_sdt=0,5|The present invention relates to a technique for executing performance evaluation simulationof a system to be implemented by software or hardware. A simulation apparatus includes a firstacquisition section for executing existing tentative software to acquire a first execution log |2012
Efficient Transient Simulation of Non-linear Dynamic Networks with Discontinuous Forcing|http://seth.asc.tuwien.ac.at/proc12/full_paper/Contribution269.pdf|0|2|None|http://scholar.google.com/scholar?cluster=15671707499062786475&hl=en&as_sdt=0,5| An Introduction to Modeling Embedded Analog/ Mixed-Signal Systems using SystemCAMS Extensions. 7th Symp. onElectronicSystem-LevelDesign with SystemC, Anaheim.Open SystemC Initiative (OSCI) AMS Working Group (2010) .|2012
A1 AUTOSAR|http://www.date-conference.com/proceedings/PAPERS/2010/DATE10/PDFFILES/TUTORIALS.PDF|0|2|None|http://scholar.google.com/scholar?cluster=9031702447635353989&hl=en&as_sdt=0,5| The increasing complexity of embedded systems has driven the development of new abstractmodeling techniques, leading to the so-calledElectronicSystemLevel(ESL). For ESL designSystemC has become the de-facto system description language .|None
Synthesizing VHDL from Activity Models in UML 2|http://onlinelibrary.wiley.com/doi/10.1002/cta.1874/full|0|0|None|None| At theelectronicsystemlevelof abstraction, the designer  ..utilizes the appropriate abstractionsin order to increase comprehension about a system and to enhance the probability of a successfulimplementation of functionality in a cost-effective manner, while meeting necessary |2013
PDESIGNER–A MPSOC MODELING FRAMEWORK|http://www.lbd.dcc.ufmg.br/colecoes/sforum/2007/0019.pdf|0|2|None|http://scholar.google.com/scholar?cluster=15023228864118886100&hl=en&as_sdt=0,5| PDesigner integrates several platform tools in a single Eclipse[12] based framework. Workingwith platforms and components atElectronicSystemLevel(ESL)[7], the PDesigner user is ableto develop software and hardware projects concurrently using virtual platforms .|None
Interlanguage Communication Synthesis for Heterogeneous Specifications|http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.1.4784&rep=rep1&type=pdf|0|2|None|http://scholar.google.com/scholar?cluster=15510047941002835252&hl=en&as_sdt=0,5| 2.1.1 Component Reuse The complexity of modern embedded system designs makes designerspromote the reuse of both software and hardware IP modules [22]. Reuse is already a well-knownconcept at theelectronicsystemlevelor in software development [16] .|2000
Xilinx to Demonstrates Programmable Logic Solutions at DAC|http://www.embeddedstar.com/press/content/2003/5/embedded8898.html|0|0|None|None| Technology Symposium with Guest Speaker and Panelist Ivo Bolsens, Vice President andCTO of XilinxElectronicSystemLevelDesign - Vision, Myth and Realization AnaheimConvention Center, Room 303A-B Wednesday, June 4, 12:00p.m. - 2:00p.m .|None
A User-level Thread Library Built on Linux Context Functions for Efficient ESL Simulation|http://cecs.uci.edu/~doemer/publications/CECS_TR_13_07.pdf|0|3|None|http://scholar.google.com/scholar?cluster=12965892314860066449&hl=en&as_sdt=0,5| 92697-3425, USA {guantaol, doemer}@uci.edu http://www.cecs.uci.edu AbstractCurrently QuickThreads library is widely used in the multi-threaded programs suchasElectronicSystemLevel(ESL) simulation. As a user-level |2013
Area Constraint Propagation in High Level Synthesis|http://ce-publications.et.tudelft.nl/publication/view/id/601|0|0|None|None| Location, Seoul, Korea. ISBN, 978-1-4673-2845-6. Page Numbers, published, Published. SelectedPublication, No. Note, Topic(s), None. Theme(s),ElectronicSystemLevelDesign. Project(s),REFLECT SMECY iFEST. Group(s), Computer Engineering. IEEE BibTex entry: |2012
Challenges and opportunities of ESL design automation|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6467670|0|5|None|http://scholar.google.com/scholar?cluster=4797256330577994564&hl=en&as_sdt=0,5| Such capabilities are part of the so-calledelectronicsystem-level(ESL) designautomation .Electronicsystem-level(ESL) design automation has been widely identifiedas the next productivity boost for the semiconductor industry .|2012
Towards Dependability-Aware Design of Hardware Systems Using Extended Program State Machines|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5753527|0|4|None|http://scholar.google.com/scholar?cluster=16393908397662286054&hl=en&as_sdt=0,5| ElectronicSystemLevel(ESL) design and verification is an emerging design methodology thatfocuses on the higher ab- straction level concerns .[7] B. Bailey, G. Martin, and A. Piziali, ESLDesign and Verification: A Prescription forElectronicSystemLevelMethodology .|2011
New beginnings, continued success|http://www.computer.org/csdl/mags/dt/2006/01/d1005.pdf|0|5|None|http://scholar.google.com/scholar?cluster=934423934999086417&hl=en&as_sdt=0,5| January-February Automated Source-Level Debugging March-April Latent Defect ScreeningMay-June System-in-Package Design and Test July-August Embedded Multicore ArchitecturesSeptember-OctoberElectronicSystem-LevelDesign http://www.computer.org/dt|2006
A Novel Data-Oriented Methodology for Designing Complex SOC System with Bluespec SystemVerilog|http://www.scientific.net/AMM.284-287.2428|0|2|None|http://scholar.google.com/scholar?cluster=12025091857765123642&hl=en&as_sdt=0,5| hard to design. Accordingly, several novel design strategies, such as high-levelsynthesis andelectronicsystemleveldesign are proposed to bridge the gap betweensystem model and behavior synthesis. New hardware description |2013
Design space exploration and implementation of RVC-CAL applications using the TURNUS framework|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6661566|0|3|None|http://scholar.google.com/scholar?cluster=10303151447768792649&hl=en&as_sdt=0,5| Janneck. Synthesis and Optimization of High-Level Stream Programs,ElectronicSystemLevelSynthesis Conference, May 2013, Austin, Texas, USA [6] S.Casale-Brunet, E. Bezati, C. Claudio M. Mattavelli, E. Amaldi, J. Janneck .|2013
The Implementation of the 1024-bit RSA Encryption/Decryption Algorithms Based on FPGA|http://scholar.google.com/https://academypublisher.com/~academz3/proc/iisa09/papers/iisa09p420.pdf|0|4|None|http://scholar.google.com/scholar?cluster=16198911792975285075&hl=en&as_sdt=0,5| B. The High-level synthesis High-level synthesis, sometimes referred to aselectronicsystemlevelsynthesis, algorithmic synthesis, or behavioral synthesis, is an automated design processthat interprets an algorithmic description of a desired behavior and creates hardware that |2009
Breaking up is hard to do [integrated circuit design]|http://digital-library.theiet.org/content/journals/10.1049/et.2009.0906|0|2|None|http://scholar.google.com/scholar?cluster=9433791505197585913&hl=en&as_sdt=0,5| The task then presents substantial methodological challenges. It requires an abstractionof the design flow up to what the industry calls theelectronicsystemlevel(ESL). Thisis a confusing term, given that it refers largely to gener- |2009
CoWare&#39;s HSDPA Models Reduce Design Risk for High-Speed Cellular Modems|http://www.embeddedstar.com/press/content/2005/11/embedded19132.html|0|0|None|None| CoWare offers a comprehensive set ofelectronicsystem-level(ESL) tools that enable SoCdevelopers to  ..differentiate by design .. through the creation of system-IP including embeddedprocessors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms |None
Optimizing data-flow graphs with min/max, adding and relational operations|http://dl.acm.org/citation.cfm?id=1871253|0|4|None|http://scholar.google.com/scholar?cluster=14025896205120086403&hl=en&as_sdt=0,5| sanchez, victor}@teisa.unican.es Abstract— DuringElectronicSystem-Level(ESL)design, High- Level Synthesis (HLS) tools normally translate the system descriptionto a Control/Data Flow Graph. At this level, several transformations |2010
Method to synchronize and synthesize bus transaction traces for an un-timed virtual environment|http://www.google.com/patents/US20120109616|0|2|None|http://scholar.google.com/scholar?cluster=17133771503035522556&hl=en&as_sdt=0,5| 2. Description of the Prior Art. In the prior art, theelectronicsystemleveldesign isa trend for the design of System-On-Chip (SOC). It was started to be used in thehigh-level abstract design to module intellectual property (IP) the |2011
High-Level Synthesis Fundamentals|http://link.springer.com/content/pdf/10.1007/978-0-387-76474-0_2.pdf|0|0|None|None|Page 1. Chapter 2 High-Level Synthesis Fundamentals 2.1 Introduction This chapterprovides a brief overview of circuit design flow and a summary of high-level (akaarchitectural, behavioral or algorithmic) synthesis. High-level |2008
On Model-Driven Engineering of Reconfigurable Digital Control Hardware Systems|http://books.google.com/books?hl=en&lr=&id=F-mTrH1NB4UC&oi=fnd&pg=PA190&dq=%22Electronic+System+Level%22&ots=wERlFUX212&sig=2RRVnzxWc3ytseaPxQ3In7CcWnM|0|3|None|http://scholar.google.com/scholar?cluster=6657600097977321294&hl=en&as_sdt=0,5| platform. •ElectronicSystemLevel(ESL) design. The functionality of a digitalhardware system is described by means of higher- level languages (some of thembuilt from languages like C and Java) and graphical tools. The |2011
Table data structures for cyber space.|http://doi.ieeecomputersociety.org/10.1109/EWDTS.2010.5742150|0|4|None|http://scholar.google.com/scholar?cluster=4687940332477177941&hl=en&as_sdt=0,5| associations. Solving the coverage problem for functions of a specification by meansof the primitive platform process models is based on the use of Y-technology [11],also known as ESL –ElectronicSystemLeveldesign. All |2010
SoC performance evaluation with ArchC and TLM-2.0|http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6581521|0|0|None|None| Design teams that build platforms from third-party compo- nents seldom work at theregister-transfer level. They performelectronicsystem-leveldesign, choose system components,manage interconnect mechanisms and optimize whole-system behavior. Keutzer et.al .|2013
Programmable logic integrated circuit for digital algorithmic functions|http://www.google.com/patents/US7479802|0|4|None|http://scholar.google.com/scholar?cluster=9697696667586059750&hl=en&as_sdt=0,5| EIS. Alternatively,electronicsystemlevelmethods may be used, generating logicgates from a C, C++, SystemC, System Verilog, or other higher level language, whichis then mapped into the logic computation unit LCU 105 .|2009
Design for Test|http://www.springerlink.com/index/U14007732158TV66.pdf|0|0|None|None| Iraklis Diamantidis is a founder and Senior Verification Engineer at Globetech Solutions. Hiscurrent areas of interest includeelectronicsystem-leveldesign, advanced design verifi- cationmethodologies, silicon test, debug and diagnosis, and system software .|None
An Efficient Overlapped LDPC Decoder with a Upper Dual-diagonal Structure|http://www.jsts.org/html/journal/journal_files/2013/02/Year2013Volume13_01_02.pdf|0|2|None|http://scholar.google.com/scholar?cluster=9292654807513698860&hl=en&as_sdt=0,5| 2010, respectively. He is a Ph.D. student in the department of IT convergence atSungkyunkwan University. His current research interests include embedded systemdesign andelectronicsystemleveldesign for SoC. Jong Tae |2013
Verifying Reliability|http://vesta.informatik.rwth-aachen.de/opus/volltexte/2012/3783/pdf/dagrep_v002_i008_p54_s12341.pdf|0|0|None|None| Due to the steadily increasing complexity, the design of embedded systems faces seriouschallenges. To meet these challenges additional abstraction levels have been added to theconventional designflow resulting inElectronicSystemLevel(ESL) design .|None
Methods and system for analysis and management of parametric yield|http://www.google.com/patents/US8239790|0|6|None|http://scholar.google.com/scholar?cluster=11918654669219313088&hl=en&as_sdt=0,5| Functional requirements include the nature of the chip as well as performance goalsof the chip. Referring to step 220, anelectronicsystemlevel(ESL) description isgenerated based on the functional requirements of the chip .|2012
Matlab edges closer to electronic design automation world|http://elibrary.ru/item.asp?id=8403729|25|0|http://scholar.google.com/scholar?cites=10680441211516515021&as_sdt=2005&sciodt=0,5&hl=en|None|Поиск в библиотеке, Расширенный поиск .|2004
