{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 20:12:50 2020 " "Info: Processing started: Sun Jun 21 20:12:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PCTime -c PCTime " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PCTime -c PCTime" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_4MHZ " "Info: Assuming node \"CLK_4MHZ\" is an undefined clock" {  } { { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_4MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_1HZ~reg0 " "Info: Detected ripple clock \"CLK_1HZ~reg0\" as buffer" {  } { { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 44 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_1HZ~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_160HZ~reg0 " "Info: Detected ripple clock \"CLK_160HZ~reg0\" as buffer" {  } { { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 32 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_160HZ~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_4MHZ register N3\[0\] register lpm_counter:N2_rtl_0\|dffs\[0\] 70.42 MHz 14.2 ns Internal " "Info: Clock \"CLK_4MHZ\" has Internal fmax of 70.42 MHz between source register \"N3\[0\]\" and destination register \"lpm_counter:N2_rtl_0\|dffs\[0\]\" (period= 14.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.700 ns + Longest register register " "Info: + Longest register to register delay is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N3\[0\] 1 REG LC33 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC33; Fanout = 27; REG Node = 'N3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N3[0] } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(3.900 ns) 6.500 ns lpm_counter:N0_rtl_1\|dffs\[1\]~66 2 COMB SEXP48 10 " "Info: 2: + IC(2.600 ns) + CELL(3.900 ns) = 6.500 ns; Loc. = SEXP48; Fanout = 10; COMB Node = 'lpm_counter:N0_rtl_1\|dffs\[1\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { N3[0] lpm_counter:N0_rtl_1|dffs[1]~66 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.200 ns) 9.700 ns lpm_counter:N2_rtl_0\|dffs\[0\] 3 REG LC46 28 " "Info: 3: + IC(0.000 ns) + CELL(3.200 ns) = 9.700 ns; Loc. = LC46; Fanout = 28; REG Node = 'lpm_counter:N2_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_counter:N0_rtl_1|dffs[1]~66 lpm_counter:N2_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 73.20 % ) " "Info: Total cell delay = 7.100 ns ( 73.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 26.80 % ) " "Info: Total interconnect delay = 2.600 ns ( 26.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { N3[0] lpm_counter:N0_rtl_1|dffs[1]~66 lpm_counter:N2_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { N3[0] {} lpm_counter:N0_rtl_1|dffs[1]~66 {} lpm_counter:N2_rtl_0|dffs[0] {} } { 0.000ns 2.600ns 0.000ns } { 0.000ns 3.900ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_4MHZ destination 16.700 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_4MHZ\" to destination register is 16.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK_4MHZ 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'CLK_4MHZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_4MHZ } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns CLK_160HZ~reg0 2 REG LC62 13 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC62; Fanout = 13; REG Node = 'CLK_160HZ~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLK_4MHZ CLK_160HZ~reg0 } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.100 ns) 11.800 ns CLK_1HZ~reg0 3 REG LC64 16 " "Info: 3: + IC(2.500 ns) + CELL(4.100 ns) = 11.800 ns; Loc. = LC64; Fanout = 16; REG Node = 'CLK_1HZ~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { CLK_160HZ~reg0 CLK_1HZ~reg0 } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 16.700 ns lpm_counter:N2_rtl_0\|dffs\[0\] 4 REG LC46 28 " "Info: 4: + IC(2.400 ns) + CELL(2.500 ns) = 16.700 ns; Loc. = LC46; Fanout = 28; REG Node = 'lpm_counter:N2_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK_1HZ~reg0 lpm_counter:N2_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.800 ns ( 70.66 % ) " "Info: Total cell delay = 11.800 ns ( 70.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 29.34 % ) " "Info: Total interconnect delay = 4.900 ns ( 29.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { CLK_4MHZ CLK_160HZ~reg0 CLK_1HZ~reg0 lpm_counter:N2_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { CLK_4MHZ {} CLK_4MHZ~out {} CLK_160HZ~reg0 {} CLK_1HZ~reg0 {} lpm_counter:N2_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.500ns 2.400ns } { 0.000ns 2.300ns 2.900ns 4.100ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_4MHZ source 16.700 ns - Longest register " "Info: - Longest clock path from clock \"CLK_4MHZ\" to source register is 16.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK_4MHZ 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'CLK_4MHZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_4MHZ } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns CLK_160HZ~reg0 2 REG LC62 13 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC62; Fanout = 13; REG Node = 'CLK_160HZ~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLK_4MHZ CLK_160HZ~reg0 } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.100 ns) 11.800 ns CLK_1HZ~reg0 3 REG LC64 16 " "Info: 3: + IC(2.500 ns) + CELL(4.100 ns) = 11.800 ns; Loc. = LC64; Fanout = 16; REG Node = 'CLK_1HZ~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { CLK_160HZ~reg0 CLK_1HZ~reg0 } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 16.700 ns N3\[0\] 4 REG LC33 27 " "Info: 4: + IC(2.400 ns) + CELL(2.500 ns) = 16.700 ns; Loc. = LC33; Fanout = 27; REG Node = 'N3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK_1HZ~reg0 N3[0] } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.800 ns ( 70.66 % ) " "Info: Total cell delay = 11.800 ns ( 70.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 29.34 % ) " "Info: Total interconnect delay = 4.900 ns ( 29.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { CLK_4MHZ CLK_160HZ~reg0 CLK_1HZ~reg0 N3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { CLK_4MHZ {} CLK_4MHZ~out {} CLK_160HZ~reg0 {} CLK_1HZ~reg0 {} N3[0] {} } { 0.000ns 0.000ns 0.000ns 2.500ns 2.400ns } { 0.000ns 2.300ns 2.900ns 4.100ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { CLK_4MHZ CLK_160HZ~reg0 CLK_1HZ~reg0 lpm_counter:N2_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { CLK_4MHZ {} CLK_4MHZ~out {} CLK_160HZ~reg0 {} CLK_1HZ~reg0 {} lpm_counter:N2_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.500ns 2.400ns } { 0.000ns 2.300ns 2.900ns 4.100ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { CLK_4MHZ CLK_160HZ~reg0 CLK_1HZ~reg0 N3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { CLK_4MHZ {} CLK_4MHZ~out {} CLK_160HZ~reg0 {} CLK_1HZ~reg0 {} N3[0] {} } { 0.000ns 0.000ns 0.000ns 2.500ns 2.400ns } { 0.000ns 2.300ns 2.900ns 4.100ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { N3[0] lpm_counter:N0_rtl_1|dffs[1]~66 lpm_counter:N2_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { N3[0] {} lpm_counter:N0_rtl_1|dffs[1]~66 {} lpm_counter:N2_rtl_0|dffs[0] {} } { 0.000ns 2.600ns 0.000ns } { 0.000ns 3.900ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { CLK_4MHZ CLK_160HZ~reg0 CLK_1HZ~reg0 lpm_counter:N2_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { CLK_4MHZ {} CLK_4MHZ~out {} CLK_160HZ~reg0 {} CLK_1HZ~reg0 {} lpm_counter:N2_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.500ns 2.400ns } { 0.000ns 2.300ns 2.900ns 4.100ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { CLK_4MHZ CLK_160HZ~reg0 CLK_1HZ~reg0 N3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { CLK_4MHZ {} CLK_4MHZ~out {} CLK_160HZ~reg0 {} CLK_1HZ~reg0 {} N3[0] {} } { 0.000ns 0.000ns 0.000ns 2.500ns 2.400ns } { 0.000ns 2.300ns 2.900ns 4.100ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_4MHZ LEDDATAo\[6\] N3\[2\] 37.900 ns register " "Info: tco from clock \"CLK_4MHZ\" to destination pin \"LEDDATAo\[6\]\" through register \"N3\[2\]\" is 37.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_4MHZ source 16.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK_4MHZ\" to source register is 16.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK_4MHZ 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'CLK_4MHZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_4MHZ } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns CLK_160HZ~reg0 2 REG LC62 13 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC62; Fanout = 13; REG Node = 'CLK_160HZ~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLK_4MHZ CLK_160HZ~reg0 } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.100 ns) 11.800 ns CLK_1HZ~reg0 3 REG LC64 16 " "Info: 3: + IC(2.500 ns) + CELL(4.100 ns) = 11.800 ns; Loc. = LC64; Fanout = 16; REG Node = 'CLK_1HZ~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { CLK_160HZ~reg0 CLK_1HZ~reg0 } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 16.700 ns N3\[2\] 4 REG LC35 24 " "Info: 4: + IC(2.400 ns) + CELL(2.500 ns) = 16.700 ns; Loc. = LC35; Fanout = 24; REG Node = 'N3\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK_1HZ~reg0 N3[2] } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.800 ns ( 70.66 % ) " "Info: Total cell delay = 11.800 ns ( 70.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 29.34 % ) " "Info: Total interconnect delay = 4.900 ns ( 29.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { CLK_4MHZ CLK_160HZ~reg0 CLK_1HZ~reg0 N3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { CLK_4MHZ {} CLK_4MHZ~out {} CLK_160HZ~reg0 {} CLK_1HZ~reg0 {} N3[2] {} } { 0.000ns 0.000ns 0.000ns 2.500ns 2.400ns } { 0.000ns 2.300ns 2.900ns 4.100ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.600 ns + Longest register pin " "Info: + Longest register to pin delay is 19.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N3\[2\] 1 REG LC35 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC35; Fanout = 24; REG Node = 'N3\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N3[2] } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.500 ns) 7.100 ns Mux8~33sexp1bal 2 COMB LC24 1 " "Info: 2: + IC(2.600 ns) + CELL(4.500 ns) = 7.100 ns; Loc. = LC24; Fanout = 1; COMB Node = 'Mux8~33sexp1bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { N3[2] Mux8~33sexp1bal } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.900 ns) 13.300 ns Mux8~40 3 COMB SEXP10 1 " "Info: 3: + IC(2.300 ns) + CELL(3.900 ns) = 13.300 ns; Loc. = SEXP10; Fanout = 1; COMB Node = 'Mux8~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { Mux8~33sexp1bal Mux8~40 } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.500 ns) 17.800 ns Mux8~45 4 COMB LC1 1 " "Info: 4: + IC(0.000 ns) + CELL(4.500 ns) = 17.800 ns; Loc. = LC1; Fanout = 1; COMB Node = 'Mux8~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { Mux8~40 Mux8~45 } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 19.600 ns LEDDATAo\[6\] 5 PIN PIN_12 0 " "Info: 5: + IC(0.000 ns) + CELL(1.800 ns) = 19.600 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'LEDDATAo\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Mux8~45 LEDDATAo[6] } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.700 ns ( 75.00 % ) " "Info: Total cell delay = 14.700 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 25.00 % ) " "Info: Total interconnect delay = 4.900 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.600 ns" { N3[2] Mux8~33sexp1bal Mux8~40 Mux8~45 LEDDATAo[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.600 ns" { N3[2] {} Mux8~33sexp1bal {} Mux8~40 {} Mux8~45 {} LEDDATAo[6] {} } { 0.000ns 2.600ns 2.300ns 0.000ns 0.000ns } { 0.000ns 4.500ns 3.900ns 4.500ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { CLK_4MHZ CLK_160HZ~reg0 CLK_1HZ~reg0 N3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { CLK_4MHZ {} CLK_4MHZ~out {} CLK_160HZ~reg0 {} CLK_1HZ~reg0 {} N3[2] {} } { 0.000ns 0.000ns 0.000ns 2.500ns 2.400ns } { 0.000ns 2.300ns 2.900ns 4.100ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.600 ns" { N3[2] Mux8~33sexp1bal Mux8~40 Mux8~45 LEDDATAo[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.600 ns" { N3[2] {} Mux8~33sexp1bal {} Mux8~40 {} Mux8~45 {} LEDDATAo[6] {} } { 0.000ns 2.600ns 2.300ns 0.000ns 0.000ns } { 0.000ns 4.500ns 3.900ns 4.500ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SWITCH7D SCAN\[3\] 10.000 ns Longest " "Info: Longest tpd from source pin \"SWITCH7D\" to destination pin \"SCAN\[3\]\" is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns SWITCH7D 1 PIN PIN_34 4 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_34; Fanout = 4; PIN Node = 'SWITCH7D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH7D } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 8.200 ns SCAN~27 2 COMB LC30 1 " "Info: 2: + IC(2.300 ns) + CELL(4.500 ns) = 8.200 ns; Loc. = LC30; Fanout = 1; COMB Node = 'SCAN~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { SWITCH7D SCAN~27 } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 10.000 ns SCAN\[3\] 3 PIN PIN_14 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 10.000 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'SCAN\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { SCAN~27 SCAN[3] } "NODE_NAME" } } { "PCTime.vhd" "" { Text "C:/Users/Windows 10/Desktop/Count PC Time/PCTime.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SWITCH7D SCAN~27 SCAN[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SWITCH7D {} SWITCH7D~out {} SCAN~27 {} SCAN[3] {} } { 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 1.400ns 4.500ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 20:12:50 2020 " "Info: Processing ended: Sun Jun 21 20:12:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
