
drone_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006268  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08006408  08006408  00007408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006498  08006498  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  08006498  08006498  00007498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064a0  080064a0  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064a0  080064a0  000074a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080064a4  080064a4  000074a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080064a8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004590  20000060  08006508  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200045f0  08006508  000085f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013cb9  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003163  00000000  00000000  0001bd49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  0001eeb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ddd  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ffd  00000000  00000000  00020ead  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014713  00000000  00000000  00039eaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097b18  00000000  00000000  0004e5bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e60d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f48  00000000  00000000  000e6118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000eb060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080063f0 	.word	0x080063f0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	080063f0 	.word	0x080063f0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <Calculate_Reference>:
 */

#include "Drone_control.h"

void Calculate_Reference(Drone_Calculation_Typedef *dr,Drone_Control_Typedef *dc)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
	dr->picth_reference=(dc->RV-1500)*0.1f;//we can send reference direct from control
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	885b      	ldrh	r3, [r3, #2]
 800057e:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8000582:	ee07 3a90 	vmov	s15, r3
 8000586:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800058a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000600 <Calculate_Reference+0x90>
 800058e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	edc3 7a00 	vstr	s15, [r3]
	dr->roll_reference=(dc->RH-1500)*0.1f;
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	881b      	ldrh	r3, [r3, #0]
 800059c:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80005a0:	ee07 3a90 	vmov	s15, r3
 80005a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005a8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000600 <Calculate_Reference+0x90>
 80005ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	edc3 7a01 	vstr	s15, [r3, #4]
	dr->yaw_reference=(dc->LH-1500)*0.1f;
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	88db      	ldrh	r3, [r3, #6]
 80005ba:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80005be:	ee07 3a90 	vmov	s15, r3
 80005c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005c6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000600 <Calculate_Reference+0x90>
 80005ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	edc3 7a02 	vstr	s15, [r3, #8]
	dr->high_reference=(dc->LV-1000)*10;
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	889b      	ldrh	r3, [r3, #4]
 80005d8:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 80005dc:	4613      	mov	r3, r2
 80005de:	009b      	lsls	r3, r3, #2
 80005e0:	4413      	add	r3, r2
 80005e2:	005b      	lsls	r3, r3, #1
 80005e4:	ee07 3a90 	vmov	s15, r3
 80005e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
}
 80005f2:	bf00      	nop
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	3dcccccd 	.word	0x3dcccccd

08000604 <escNormalOneshot125>:
	HAL_Delay(8000);
	HAL_Delay(1000);
}

void escNormalOneshot125(TIM_HandleTypeDef *htim,uint32_t speed,Timer_channel_enumTypedef CHANNEL)
{
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	4613      	mov	r3, r2
 8000610:	71fb      	strb	r3, [r7, #7]
	if(speed>=MAXIMUM_SPEED)
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	f642 1203 	movw	r2, #10499	@ 0x2903
 8000618:	4293      	cmp	r3, r2
 800061a:	d903      	bls.n	8000624 <escNormalOneshot125+0x20>
	{
		speed=MAXIMUM_SPEED;
 800061c:	f642 1304 	movw	r3, #10500	@ 0x2904
 8000620:	60bb      	str	r3, [r7, #8]
 8000622:	e004      	b.n	800062e <escNormalOneshot125+0x2a>
	}
	else if(speed<=MINIMUM_SPEED)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d101      	bne.n	800062e <escNormalOneshot125+0x2a>
	{
		speed=MINIMUM_SPEED;
 800062a:	2300      	movs	r3, #0
 800062c:	60bb      	str	r3, [r7, #8]
	}
	switch(CHANNEL)
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	2b0c      	cmp	r3, #12
 8000632:	d83d      	bhi.n	80006b0 <escNormalOneshot125+0xac>
 8000634:	a201      	add	r2, pc, #4	@ (adr r2, 800063c <escNormalOneshot125+0x38>)
 8000636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800063a:	bf00      	nop
 800063c:	08000671 	.word	0x08000671
 8000640:	080006b1 	.word	0x080006b1
 8000644:	080006b1 	.word	0x080006b1
 8000648:	080006b1 	.word	0x080006b1
 800064c:	08000681 	.word	0x08000681
 8000650:	080006b1 	.word	0x080006b1
 8000654:	080006b1 	.word	0x080006b1
 8000658:	080006b1 	.word	0x080006b1
 800065c:	08000691 	.word	0x08000691
 8000660:	080006b1 	.word	0x080006b1
 8000664:	080006b1 	.word	0x080006b1
 8000668:	080006b1 	.word	0x080006b1
 800066c:	080006a1 	.word	0x080006a1
	{
	case CHANNEL1:
		htim->Instance->CCR1=speed+MINIMUM_ESC_PWM;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800067a:	3304      	adds	r3, #4
 800067c:	6353      	str	r3, [r2, #52]	@ 0x34
		break;
 800067e:	e017      	b.n	80006b0 <escNormalOneshot125+0xac>
	case CHANNEL2:
			htim->Instance->CCR2=speed+MINIMUM_ESC_PWM;
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800068a:	3304      	adds	r3, #4
 800068c:	6393      	str	r3, [r2, #56]	@ 0x38
			break;
 800068e:	e00f      	b.n	80006b0 <escNormalOneshot125+0xac>
	case CHANNEL3:
			htim->Instance->CCR3=speed+MINIMUM_ESC_PWM;
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800069a:	3304      	adds	r3, #4
 800069c:	63d3      	str	r3, [r2, #60]	@ 0x3c
			break;
 800069e:	e007      	b.n	80006b0 <escNormalOneshot125+0xac>
	case CHANNEL4:
			htim->Instance->CCR4=speed+MINIMUM_ESC_PWM;
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	681a      	ldr	r2, [r3, #0]
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80006aa:	3304      	adds	r3, #4
 80006ac:	6413      	str	r3, [r2, #64]	@ 0x40
			break;
 80006ae:	bf00      	nop
	}
}
 80006b0:	bf00      	nop
 80006b2:	3714      	adds	r7, #20
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <Control4Motor>:

void Control4Motor(TIM_HandleTypeDef *htim,Motor_speed_Typedef *speed)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	6039      	str	r1, [r7, #0]
	escNormalOneshot125(htim, speed->speed1, CHANNEL1);
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2200      	movs	r2, #0
 80006cc:	4619      	mov	r1, r3
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f7ff ff98 	bl	8000604 <escNormalOneshot125>
	escNormalOneshot125(htim, speed->speed2, CHANNEL2);
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	2204      	movs	r2, #4
 80006da:	4619      	mov	r1, r3
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	f7ff ff91 	bl	8000604 <escNormalOneshot125>
	escNormalOneshot125(htim, speed->speed3, CHANNEL3);
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	689b      	ldr	r3, [r3, #8]
 80006e6:	2208      	movs	r2, #8
 80006e8:	4619      	mov	r1, r3
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	f7ff ff8a 	bl	8000604 <escNormalOneshot125>
	escNormalOneshot125(htim, speed->speed4, CHANNEL4);
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	68db      	ldr	r3, [r3, #12]
 80006f4:	220c      	movs	r2, #12
 80006f6:	4619      	mov	r1, r3
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f7ff ff83 	bl	8000604 <escNormalOneshot125>

}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <pidControllersInit>:
 */

#include "PID.h"

void pidControllersInit(PIDControllers_Typedef* pid,float Kp,float Ki,float Kd,float to,float T,float upper_saturation,float lower_saturation)
{
 8000706:	b480      	push	{r7}
 8000708:	b089      	sub	sp, #36	@ 0x24
 800070a:	af00      	add	r7, sp, #0
 800070c:	61f8      	str	r0, [r7, #28]
 800070e:	ed87 0a06 	vstr	s0, [r7, #24]
 8000712:	edc7 0a05 	vstr	s1, [r7, #20]
 8000716:	ed87 1a04 	vstr	s2, [r7, #16]
 800071a:	edc7 1a03 	vstr	s3, [r7, #12]
 800071e:	ed87 2a02 	vstr	s4, [r7, #8]
 8000722:	edc7 2a01 	vstr	s5, [r7, #4]
 8000726:	ed87 3a00 	vstr	s6, [r7]
	pid->Kp=Kp;
 800072a:	69fb      	ldr	r3, [r7, #28]
 800072c:	69ba      	ldr	r2, [r7, #24]
 800072e:	601a      	str	r2, [r3, #0]
	pid->Ki=Ki;
 8000730:	69fb      	ldr	r3, [r7, #28]
 8000732:	697a      	ldr	r2, [r7, #20]
 8000734:	605a      	str	r2, [r3, #4]
	pid->Kd=Kd;
 8000736:	69fb      	ldr	r3, [r7, #28]
 8000738:	693a      	ldr	r2, [r7, #16]
 800073a:	609a      	str	r2, [r3, #8]
	pid->to=to;
 800073c:	69fb      	ldr	r3, [r7, #28]
 800073e:	68fa      	ldr	r2, [r7, #12]
 8000740:	60da      	str	r2, [r3, #12]
	pid->T=T;
 8000742:	69fb      	ldr	r3, [r7, #28]
 8000744:	68ba      	ldr	r2, [r7, #8]
 8000746:	611a      	str	r2, [r3, #16]

	pid->et=0;
 8000748:	69fb      	ldr	r3, [r7, #28]
 800074a:	f04f 0200 	mov.w	r2, #0
 800074e:	615a      	str	r2, [r3, #20]
	pid->ek1=0;
 8000750:	69fb      	ldr	r3, [r7, #28]
 8000752:	f04f 0200 	mov.w	r2, #0
 8000756:	619a      	str	r2, [r3, #24]

	pid->eKit=0;
 8000758:	69fb      	ldr	r3, [r7, #28]
 800075a:	f04f 0200 	mov.w	r2, #0
 800075e:	61da      	str	r2, [r3, #28]
	pid->eKik1=0;
 8000760:	69fb      	ldr	r3, [r7, #28]
 8000762:	f04f 0200 	mov.w	r2, #0
 8000766:	621a      	str	r2, [r3, #32]

	pid->propotion=0;
 8000768:	69fb      	ldr	r3, [r7, #28]
 800076a:	f04f 0200 	mov.w	r2, #0
 800076e:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->integrator=0;
 8000770:	69fb      	ldr	r3, [r7, #28]
 8000772:	f04f 0200 	mov.w	r2, #0
 8000776:	629a      	str	r2, [r3, #40]	@ 0x28
	pid->deviator=0;
 8000778:	69fb      	ldr	r3, [r7, #28]
 800077a:	f04f 0200 	mov.w	r2, #0
 800077e:	631a      	str	r2, [r3, #48]	@ 0x30
	pid->integratork1=0;
 8000780:	69fb      	ldr	r3, [r7, #28]
 8000782:	f04f 0200 	mov.w	r2, #0
 8000786:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->deviatork1=0;
 8000788:	69fb      	ldr	r3, [r7, #28]
 800078a:	f04f 0200 	mov.w	r2, #0
 800078e:	635a      	str	r2, [r3, #52]	@ 0x34

	pid->upper_saturation=upper_saturation;
 8000790:	69fb      	ldr	r3, [r7, #28]
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	641a      	str	r2, [r3, #64]	@ 0x40
	pid->lower_saturation=lower_saturation;
 8000796:	69fb      	ldr	r3, [r7, #28]
 8000798:	683a      	ldr	r2, [r7, #0]
 800079a:	645a      	str	r2, [r3, #68]	@ 0x44

	pid->measurement=0;
 800079c:	69fb      	ldr	r3, [r7, #28]
 800079e:	f04f 0200 	mov.w	r2, #0
 80007a2:	639a      	str	r2, [r3, #56]	@ 0x38

	pid->u=0;
 80007a4:	69fb      	ldr	r3, [r7, #28]
 80007a6:	f04f 0200 	mov.w	r2, #0
 80007aa:	64da      	str	r2, [r3, #76]	@ 0x4c

}
 80007ac:	bf00      	nop
 80007ae:	3724      	adds	r7, #36	@ 0x24
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr

080007b8 <pidUpdate>:
	pid->Ki=Ki;
	pid->Kd=Kd;
}

float pidUpdate(PIDControllers_Typedef* pid,float measurement,float input)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b085      	sub	sp, #20
 80007bc:	af00      	add	r7, sp, #0
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80007c4:	edc7 0a01 	vstr	s1, [r7, #4]
	//get pid input
	pid->expected=input;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pid->measurement=measurement;
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	68ba      	ldr	r2, [r7, #8]
 80007d2:	639a      	str	r2, [r3, #56]	@ 0x38
	pid->et=pid->expected-pid->measurement;
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	edc3 7a05 	vstr	s15, [r3, #20]
	{
		pid->eKik1=0;
		pid->eKit=0;
	}
#else
	pid->eKit=pid->et;
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	695a      	ldr	r2, [r3, #20]
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	61da      	str	r2, [r3, #28]
	pid->eKik1=pid->ek1;
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	699a      	ldr	r2, [r3, #24]
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	621a      	str	r2, [r3, #32]
#endif
	//PID calculation
	pid->propotion=pid->Kp*pid->et;
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	ed93 7a00 	vldr	s14, [r3]
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	edd3 7a05 	vldr	s15, [r3, #20]
 8000806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	pid->integrator=((pid->Ki*pid->T)/2)*(pid->eKit+pid->eKik1)+pid->integratork1;
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	ed93 7a01 	vldr	s14, [r3, #4]
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	edd3 7a04 	vldr	s15, [r3, #16]
 800081c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000820:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000824:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	edd3 6a07 	vldr	s13, [r3, #28]
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	edd3 7a08 	vldr	s15, [r3, #32]
 8000834:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000838:	ee27 7a27 	vmul.f32	s14, s14, s15
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8000842:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	pid->deviator=((2*pid->Kd)/(2*pid->to+pid->T))*(pid->et-pid->ek1)+((2*pid->to-pid->T)
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000852:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	edd3 7a03 	vldr	s15, [r3, #12]
 800085c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	edd3 7a04 	vldr	s15, [r3, #16]
 8000866:	ee77 7a27 	vadd.f32	s15, s14, s15
 800086a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	edd3 6a05 	vldr	s13, [r3, #20]
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	edd3 7a06 	vldr	s15, [r3, #24]
 800087a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800087e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	edd3 7a03 	vldr	s15, [r3, #12]
 8000888:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	edd3 7a04 	vldr	s15, [r3, #16]
 8000892:	ee36 6ae7 	vsub.f32	s12, s13, s15
			/(2*pid->to+pid->T))*pid->deviatork1;
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	edd3 7a03 	vldr	s15, [r3, #12]
 800089c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	edd3 7a04 	vldr	s15, [r3, #16]
 80008a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80008aa:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80008b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	pid->deviator=((2*pid->Kd)/(2*pid->to+pid->T))*(pid->et-pid->ek1)+((2*pid->to-pid->T)
 80008b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	pid->ek1=pid->et;
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	695a      	ldr	r2, [r3, #20]
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	619a      	str	r2, [r3, #24]
	pid->integratork1=pid->integrator;
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->deviatork1=pid->deviator;
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	635a      	str	r2, [r3, #52]	@ 0x34
	pid->v=pid->propotion+pid->integrator+pid->deviator;
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80008e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80008f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48

	//saturation
	if(pid->v>pid->upper_saturation)
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8000906:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800090a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800090e:	dd04      	ble.n	800091a <pidUpdate+0x162>
	{
		pid->u=pid->upper_saturation;
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000918:	e013      	b.n	8000942 <pidUpdate+0x18a>
	}
	else if(pid->v<(pid->lower_saturation))
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8000926:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800092a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800092e:	d504      	bpl.n	800093a <pidUpdate+0x182>
	{
		pid->u=pid->lower_saturation;
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000938:	e003      	b.n	8000942 <pidUpdate+0x18a>
	}
	else
	{
		pid->u=pid->v;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	64da      	str	r2, [r3, #76]	@ 0x4c
	}

	return pid->u;
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	ee07 3a90 	vmov	s15, r3
}
 800094a:	eeb0 0a67 	vmov.f32	s0, s15
 800094e:	3714      	adds	r7, #20
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	4a07      	ldr	r2, [pc, #28]	@ (8000984 <vApplicationGetIdleTaskMemory+0x2c>)
 8000968:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	4a06      	ldr	r2, [pc, #24]	@ (8000988 <vApplicationGetIdleTaskMemory+0x30>)
 800096e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2280      	movs	r2, #128	@ 0x80
 8000974:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000976:	bf00      	nop
 8000978:	3714      	adds	r7, #20
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	2000007c 	.word	0x2000007c
 8000988:	2000011c 	.word	0x2000011c

0800098c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800098c:	b5b0      	push	{r4, r5, r7, lr}
 800098e:	b08a      	sub	sp, #40	@ 0x28
 8000990:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000992:	f001 f89f 	bl	8001ad4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000996:	f000 f909 	bl	8000bac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800099a:	f000 fa6d 	bl	8000e78 <MX_GPIO_Init>
  MX_SPI1_Init();
 800099e:	f000 f96d 	bl	8000c7c <MX_SPI1_Init>
  MX_TIM2_Init();
 80009a2:	f000 f9a1 	bl	8000ce8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80009a6:	f000 fa19 	bl	8000ddc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 80009aa:	2201      	movs	r2, #1
 80009ac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009b0:	4862      	ldr	r0, [pc, #392]	@ (8000b3c <main+0x1b0>)
 80009b2:	f001 fb73 	bl	800209c <HAL_GPIO_WritePin>
  float sample=powf(10,-3);
 80009b6:	4b62      	ldr	r3, [pc, #392]	@ (8000b40 <main+0x1b4>)
 80009b8:	61fb      	str	r3, [r7, #28]
  pidControllersInit(&yaw, 20, 15, 5,0.1,sample,0.1,-0.1);
 80009ba:	ed9f 3a62 	vldr	s6, [pc, #392]	@ 8000b44 <main+0x1b8>
 80009be:	eddf 2a62 	vldr	s5, [pc, #392]	@ 8000b48 <main+0x1bc>
 80009c2:	ed97 2a07 	vldr	s4, [r7, #28]
 80009c6:	eddf 1a60 	vldr	s3, [pc, #384]	@ 8000b48 <main+0x1bc>
 80009ca:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 80009ce:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 80009d2:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 80009d6:	485d      	ldr	r0, [pc, #372]	@ (8000b4c <main+0x1c0>)
 80009d8:	f7ff fe95 	bl	8000706 <pidControllersInit>
  pidControllersInit(&yaw_rate, 100, 50,10, 0.1,sample,1500,-1500);
 80009dc:	ed9f 3a5c 	vldr	s6, [pc, #368]	@ 8000b50 <main+0x1c4>
 80009e0:	eddf 2a5c 	vldr	s5, [pc, #368]	@ 8000b54 <main+0x1c8>
 80009e4:	ed97 2a07 	vldr	s4, [r7, #28]
 80009e8:	eddf 1a57 	vldr	s3, [pc, #348]	@ 8000b48 <main+0x1bc>
 80009ec:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 80009f0:	eddf 0a59 	vldr	s1, [pc, #356]	@ 8000b58 <main+0x1cc>
 80009f4:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 8000b5c <main+0x1d0>
 80009f8:	4859      	ldr	r0, [pc, #356]	@ (8000b60 <main+0x1d4>)
 80009fa:	f7ff fe84 	bl	8000706 <pidControllersInit>
  pidControllersInit(&pitch, 20, 15,5, 0.1,sample,0.1,-0.1);
 80009fe:	ed9f 3a51 	vldr	s6, [pc, #324]	@ 8000b44 <main+0x1b8>
 8000a02:	eddf 2a51 	vldr	s5, [pc, #324]	@ 8000b48 <main+0x1bc>
 8000a06:	ed97 2a07 	vldr	s4, [r7, #28]
 8000a0a:	eddf 1a4f 	vldr	s3, [pc, #316]	@ 8000b48 <main+0x1bc>
 8000a0e:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 8000a12:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 8000a16:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8000a1a:	4852      	ldr	r0, [pc, #328]	@ (8000b64 <main+0x1d8>)
 8000a1c:	f7ff fe73 	bl	8000706 <pidControllersInit>
  pidControllersInit(&pitch_rate, 100, 50,10, 0.1,sample,1500,-1500);
 8000a20:	ed9f 3a4b 	vldr	s6, [pc, #300]	@ 8000b50 <main+0x1c4>
 8000a24:	eddf 2a4b 	vldr	s5, [pc, #300]	@ 8000b54 <main+0x1c8>
 8000a28:	ed97 2a07 	vldr	s4, [r7, #28]
 8000a2c:	eddf 1a46 	vldr	s3, [pc, #280]	@ 8000b48 <main+0x1bc>
 8000a30:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8000a34:	eddf 0a48 	vldr	s1, [pc, #288]	@ 8000b58 <main+0x1cc>
 8000a38:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8000b5c <main+0x1d0>
 8000a3c:	484a      	ldr	r0, [pc, #296]	@ (8000b68 <main+0x1dc>)
 8000a3e:	f7ff fe62 	bl	8000706 <pidControllersInit>
  pidControllersInit(&roll, 20, 15,5 ,0.1,sample,0.1,-0.1);
 8000a42:	ed9f 3a40 	vldr	s6, [pc, #256]	@ 8000b44 <main+0x1b8>
 8000a46:	eddf 2a40 	vldr	s5, [pc, #256]	@ 8000b48 <main+0x1bc>
 8000a4a:	ed97 2a07 	vldr	s4, [r7, #28]
 8000a4e:	eddf 1a3e 	vldr	s3, [pc, #248]	@ 8000b48 <main+0x1bc>
 8000a52:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 8000a56:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 8000a5a:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8000a5e:	4843      	ldr	r0, [pc, #268]	@ (8000b6c <main+0x1e0>)
 8000a60:	f7ff fe51 	bl	8000706 <pidControllersInit>
  pidControllersInit(&roll_rate, 100, 50,10, 0.1,sample,1500,-1500);
 8000a64:	ed9f 3a3a 	vldr	s6, [pc, #232]	@ 8000b50 <main+0x1c4>
 8000a68:	eddf 2a3a 	vldr	s5, [pc, #232]	@ 8000b54 <main+0x1c8>
 8000a6c:	ed97 2a07 	vldr	s4, [r7, #28]
 8000a70:	eddf 1a35 	vldr	s3, [pc, #212]	@ 8000b48 <main+0x1bc>
 8000a74:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8000a78:	eddf 0a37 	vldr	s1, [pc, #220]	@ 8000b58 <main+0x1cc>
 8000a7c:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 8000b5c <main+0x1d0>
 8000a80:	483b      	ldr	r0, [pc, #236]	@ (8000b70 <main+0x1e4>)
 8000a82:	f7ff fe40 	bl	8000706 <pidControllersInit>
  pidControllersInit(&high, 50, 25,10 ,0.1,sample,6000,0);
 8000a86:	ed9f 3a3b 	vldr	s6, [pc, #236]	@ 8000b74 <main+0x1e8>
 8000a8a:	eddf 2a3b 	vldr	s5, [pc, #236]	@ 8000b78 <main+0x1ec>
 8000a8e:	ed97 2a07 	vldr	s4, [r7, #28]
 8000a92:	eddf 1a2d 	vldr	s3, [pc, #180]	@ 8000b48 <main+0x1bc>
 8000a96:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8000a9a:	eef3 0a09 	vmov.f32	s1, #57	@ 0x41c80000  25.0
 8000a9e:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 8000b58 <main+0x1cc>
 8000aa2:	4836      	ldr	r0, [pc, #216]	@ (8000b7c <main+0x1f0>)
 8000aa4:	f7ff fe2f 	bl	8000706 <pidControllersInit>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4835      	ldr	r0, [pc, #212]	@ (8000b80 <main+0x1f4>)
 8000aac:	f002 fe74 	bl	8003798 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000ab0:	2104      	movs	r1, #4
 8000ab2:	4833      	ldr	r0, [pc, #204]	@ (8000b80 <main+0x1f4>)
 8000ab4:	f002 fe70 	bl	8003798 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000ab8:	2108      	movs	r1, #8
 8000aba:	4831      	ldr	r0, [pc, #196]	@ (8000b80 <main+0x1f4>)
 8000abc:	f002 fe6c 	bl	8003798 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000ac0:	210c      	movs	r1, #12
 8000ac2:	482f      	ldr	r0, [pc, #188]	@ (8000b80 <main+0x1f4>)
 8000ac4:	f002 fe68 	bl	8003798 <HAL_TIM_PWM_Start>
//  Calibration(&htim2);
  RX_Enhanced_ShockBurst_Config(&hspi1);
 8000ac8:	482e      	ldr	r0, [pc, #184]	@ (8000b84 <main+0x1f8>)
 8000aca:	f000 fccb 	bl	8001464 <RX_Enhanced_ShockBurst_Config>
  RX_PW_P_NUM_Number_Of_Bytes(&hspi1, PIPE1, 8);
 8000ace:	2208      	movs	r2, #8
 8000ad0:	2101      	movs	r1, #1
 8000ad2:	482c      	ldr	r0, [pc, #176]	@ (8000b84 <main+0x1f8>)
 8000ad4:	f000 fdba 	bl	800164c <RX_PW_P_NUM_Number_Of_Bytes>
  Enable_Data_Pipe(&hspi1, 0b11);
 8000ad8:	2103      	movs	r1, #3
 8000ada:	482a      	ldr	r0, [pc, #168]	@ (8000b84 <main+0x1f8>)
 8000adc:	f000 fda2 	bl	8001624 <Enable_Data_Pipe>
  HAL_TIM_Base_Start_IT(&htim3);
 8000ae0:	4829      	ldr	r0, [pc, #164]	@ (8000b88 <main+0x1fc>)
 8000ae2:	f002 fda7 	bl	8003634 <HAL_TIM_Base_Start_IT>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000ae6:	4b29      	ldr	r3, [pc, #164]	@ (8000b8c <main+0x200>)
 8000ae8:	463c      	mov	r4, r7
 8000aea:	461d      	mov	r5, r3
 8000aec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000aee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000af0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000af4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000af8:	463b      	mov	r3, r7
 8000afa:	2100      	movs	r1, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f003 fd10 	bl	8004522 <osThreadCreate>
 8000b02:	4603      	mov	r3, r0
 8000b04:	4a22      	ldr	r2, [pc, #136]	@ (8000b90 <main+0x204>)
 8000b06:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(ESC_Task, "ESC", 128,NULL,1, &ESC_Handle);
 8000b08:	4b22      	ldr	r3, [pc, #136]	@ (8000b94 <main+0x208>)
 8000b0a:	9301      	str	r3, [sp, #4]
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	9300      	str	r3, [sp, #0]
 8000b10:	2300      	movs	r3, #0
 8000b12:	2280      	movs	r2, #128	@ 0x80
 8000b14:	4920      	ldr	r1, [pc, #128]	@ (8000b98 <main+0x20c>)
 8000b16:	4821      	ldr	r0, [pc, #132]	@ (8000b9c <main+0x210>)
 8000b18:	f003 fe77 	bl	800480a <xTaskCreate>
  xTaskCreate(NRF_Task, "NRF", 256, NULL, 2, &NRF_Handle);
 8000b1c:	4b20      	ldr	r3, [pc, #128]	@ (8000ba0 <main+0x214>)
 8000b1e:	9301      	str	r3, [sp, #4]
 8000b20:	2302      	movs	r3, #2
 8000b22:	9300      	str	r3, [sp, #0]
 8000b24:	2300      	movs	r3, #0
 8000b26:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b2a:	491e      	ldr	r1, [pc, #120]	@ (8000ba4 <main+0x218>)
 8000b2c:	481e      	ldr	r0, [pc, #120]	@ (8000ba8 <main+0x21c>)
 8000b2e:	f003 fe6c 	bl	800480a <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000b32:	f003 fcef 	bl	8004514 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b36:	bf00      	nop
 8000b38:	e7fd      	b.n	8000b36 <main+0x1aa>
 8000b3a:	bf00      	nop
 8000b3c:	40020800 	.word	0x40020800
 8000b40:	3a83126f 	.word	0x3a83126f
 8000b44:	bdcccccd 	.word	0xbdcccccd
 8000b48:	3dcccccd 	.word	0x3dcccccd
 8000b4c:	200005ac 	.word	0x200005ac
 8000b50:	c4bb8000 	.word	0xc4bb8000
 8000b54:	44bb8000 	.word	0x44bb8000
 8000b58:	42480000 	.word	0x42480000
 8000b5c:	42c80000 	.word	0x42c80000
 8000b60:	20000600 	.word	0x20000600
 8000b64:	2000045c 	.word	0x2000045c
 8000b68:	200004b0 	.word	0x200004b0
 8000b6c:	20000504 	.word	0x20000504
 8000b70:	20000558 	.word	0x20000558
 8000b74:	00000000 	.word	0x00000000
 8000b78:	45bb8000 	.word	0x45bb8000
 8000b7c:	20000654 	.word	0x20000654
 8000b80:	20000374 	.word	0x20000374
 8000b84:	2000031c 	.word	0x2000031c
 8000b88:	200003bc 	.word	0x200003bc
 8000b8c:	0800641c 	.word	0x0800641c
 8000b90:	20000404 	.word	0x20000404
 8000b94:	200006f8 	.word	0x200006f8
 8000b98:	08006408 	.word	0x08006408
 8000b9c:	08000fa5 	.word	0x08000fa5
 8000ba0:	200006fc 	.word	0x200006fc
 8000ba4:	0800640c 	.word	0x0800640c
 8000ba8:	08001191 	.word	0x08001191

08000bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b094      	sub	sp, #80	@ 0x50
 8000bb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bb2:	f107 0320 	add.w	r3, r7, #32
 8000bb6:	2230      	movs	r2, #48	@ 0x30
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f004 ff42 	bl	8005a44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc0:	f107 030c 	add.w	r3, r7, #12
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	4b27      	ldr	r3, [pc, #156]	@ (8000c74 <SystemClock_Config+0xc8>)
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd8:	4a26      	ldr	r2, [pc, #152]	@ (8000c74 <SystemClock_Config+0xc8>)
 8000bda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bde:	6413      	str	r3, [r2, #64]	@ 0x40
 8000be0:	4b24      	ldr	r3, [pc, #144]	@ (8000c74 <SystemClock_Config+0xc8>)
 8000be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000be8:	60bb      	str	r3, [r7, #8]
 8000bea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bec:	2300      	movs	r3, #0
 8000bee:	607b      	str	r3, [r7, #4]
 8000bf0:	4b21      	ldr	r3, [pc, #132]	@ (8000c78 <SystemClock_Config+0xcc>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a20      	ldr	r2, [pc, #128]	@ (8000c78 <SystemClock_Config+0xcc>)
 8000bf6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000bfa:	6013      	str	r3, [r2, #0]
 8000bfc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c78 <SystemClock_Config+0xcc>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c12:	2302      	movs	r3, #2
 8000c14:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c16:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000c1c:	2319      	movs	r3, #25
 8000c1e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000c20:	23a8      	movs	r3, #168	@ 0xa8
 8000c22:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c24:	2302      	movs	r3, #2
 8000c26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c28:	2304      	movs	r3, #4
 8000c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2c:	f107 0320 	add.w	r3, r7, #32
 8000c30:	4618      	mov	r0, r3
 8000c32:	f001 fa67 	bl	8002104 <HAL_RCC_OscConfig>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c3c:	f000 fb00 	bl	8001240 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c40:	230f      	movs	r3, #15
 8000c42:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c44:	2302      	movs	r3, #2
 8000c46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c56:	f107 030c 	add.w	r3, r7, #12
 8000c5a:	2102      	movs	r1, #2
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f001 fcc9 	bl	80025f4 <HAL_RCC_ClockConfig>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000c68:	f000 faea 	bl	8001240 <Error_Handler>
  }
}
 8000c6c:	bf00      	nop
 8000c6e:	3750      	adds	r7, #80	@ 0x50
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40007000 	.word	0x40007000

08000c7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c80:	4b17      	ldr	r3, [pc, #92]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000c82:	4a18      	ldr	r2, [pc, #96]	@ (8000ce4 <MX_SPI1_Init+0x68>)
 8000c84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c86:	4b16      	ldr	r3, [pc, #88]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000c88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c94:	4b12      	ldr	r3, [pc, #72]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000ca8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000cae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000cb0:	2210      	movs	r2, #16
 8000cb2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cba:	4b09      	ldr	r3, [pc, #36]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cc0:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000cc6:	4b06      	ldr	r3, [pc, #24]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000cc8:	220a      	movs	r2, #10
 8000cca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ccc:	4804      	ldr	r0, [pc, #16]	@ (8000ce0 <MX_SPI1_Init+0x64>)
 8000cce:	f001 fe8f 	bl	80029f0 <HAL_SPI_Init>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000cd8:	f000 fab2 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000cdc:	bf00      	nop
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	2000031c 	.word	0x2000031c
 8000ce4:	40013000 	.word	0x40013000

08000ce8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	@ 0x28
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cee:	f107 0320 	add.w	r3, r7, #32
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cf8:	1d3b      	adds	r3, r7, #4
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	605a      	str	r2, [r3, #4]
 8000d00:	609a      	str	r2, [r3, #8]
 8000d02:	60da      	str	r2, [r3, #12]
 8000d04:	611a      	str	r2, [r3, #16]
 8000d06:	615a      	str	r2, [r3, #20]
 8000d08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d0a:	4b33      	ldr	r3, [pc, #204]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000d0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d10:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000d12:	4b31      	ldr	r3, [pc, #196]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d18:	4b2f      	ldr	r3, [pc, #188]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000d1e:	4b2e      	ldr	r3, [pc, #184]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000d20:	f04f 32ff 	mov.w	r2, #4294967295
 8000d24:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d26:	4b2c      	ldr	r3, [pc, #176]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d2c:	4b2a      	ldr	r3, [pc, #168]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d32:	4829      	ldr	r0, [pc, #164]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000d34:	f002 fce0 	bl	80036f8 <HAL_TIM_PWM_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000d3e:	f000 fa7f 	bl	8001240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d42:	2300      	movs	r3, #0
 8000d44:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d4a:	f107 0320 	add.w	r3, r7, #32
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4821      	ldr	r0, [pc, #132]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000d52:	f003 fb45 	bl	80043e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000d5c:	f000 fa70 	bl	8001240 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d60:	2360      	movs	r3, #96	@ 0x60
 8000d62:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	2200      	movs	r2, #0
 8000d74:	4619      	mov	r1, r3
 8000d76:	4818      	ldr	r0, [pc, #96]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000d78:	f002 feae 	bl	8003ad8 <HAL_TIM_PWM_ConfigChannel>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000d82:	f000 fa5d 	bl	8001240 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	2204      	movs	r2, #4
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4812      	ldr	r0, [pc, #72]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000d8e:	f002 fea3 	bl	8003ad8 <HAL_TIM_PWM_ConfigChannel>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000d98:	f000 fa52 	bl	8001240 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2208      	movs	r2, #8
 8000da0:	4619      	mov	r1, r3
 8000da2:	480d      	ldr	r0, [pc, #52]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000da4:	f002 fe98 	bl	8003ad8 <HAL_TIM_PWM_ConfigChannel>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8000dae:	f000 fa47 	bl	8001240 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	220c      	movs	r2, #12
 8000db6:	4619      	mov	r1, r3
 8000db8:	4807      	ldr	r0, [pc, #28]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000dba:	f002 fe8d 	bl	8003ad8 <HAL_TIM_PWM_ConfigChannel>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8000dc4:	f000 fa3c 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000dc8:	4803      	ldr	r0, [pc, #12]	@ (8000dd8 <MX_TIM2_Init+0xf0>)
 8000dca:	f000 fd37 	bl	800183c <HAL_TIM_MspPostInit>

}
 8000dce:	bf00      	nop
 8000dd0:	3728      	adds	r7, #40	@ 0x28
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000374 	.word	0x20000374

08000ddc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000de2:	f107 0308 	add.w	r3, r7, #8
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df0:	463b      	mov	r3, r7
 8000df2:	2200      	movs	r2, #0
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000df8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e70 <MX_TIM3_Init+0x94>)
 8000dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8000e74 <MX_TIM3_Init+0x98>)
 8000dfc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8000dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8000e70 <MX_TIM3_Init+0x94>)
 8000e00:	2253      	movs	r2, #83	@ 0x53
 8000e02:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e04:	4b1a      	ldr	r3, [pc, #104]	@ (8000e70 <MX_TIM3_Init+0x94>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000e0a:	4b19      	ldr	r3, [pc, #100]	@ (8000e70 <MX_TIM3_Init+0x94>)
 8000e0c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e10:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e12:	4b17      	ldr	r3, [pc, #92]	@ (8000e70 <MX_TIM3_Init+0x94>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e18:	4b15      	ldr	r3, [pc, #84]	@ (8000e70 <MX_TIM3_Init+0x94>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e1e:	4814      	ldr	r0, [pc, #80]	@ (8000e70 <MX_TIM3_Init+0x94>)
 8000e20:	f002 fbb8 	bl	8003594 <HAL_TIM_Base_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000e2a:	f000 fa09 	bl	8001240 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e32:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e34:	f107 0308 	add.w	r3, r7, #8
 8000e38:	4619      	mov	r1, r3
 8000e3a:	480d      	ldr	r0, [pc, #52]	@ (8000e70 <MX_TIM3_Init+0x94>)
 8000e3c:	f002 ff0e 	bl	8003c5c <HAL_TIM_ConfigClockSource>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000e46:	f000 f9fb 	bl	8001240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e52:	463b      	mov	r3, r7
 8000e54:	4619      	mov	r1, r3
 8000e56:	4806      	ldr	r0, [pc, #24]	@ (8000e70 <MX_TIM3_Init+0x94>)
 8000e58:	f003 fac2 	bl	80043e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000e62:	f000 f9ed 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e66:	bf00      	nop
 8000e68:	3718      	adds	r7, #24
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	200003bc 	.word	0x200003bc
 8000e74:	40000400 	.word	0x40000400

08000e78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08a      	sub	sp, #40	@ 0x28
 8000e7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7e:	f107 0314 	add.w	r3, r7, #20
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
 8000e8a:	60da      	str	r2, [r3, #12]
 8000e8c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
 8000e92:	4b40      	ldr	r3, [pc, #256]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	4a3f      	ldr	r2, [pc, #252]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000e98:	f043 0304 	orr.w	r3, r3, #4
 8000e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9e:	4b3d      	ldr	r3, [pc, #244]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	f003 0304 	and.w	r3, r3, #4
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	4b39      	ldr	r3, [pc, #228]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	4a38      	ldr	r2, [pc, #224]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000eb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eba:	4b36      	ldr	r3, [pc, #216]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60bb      	str	r3, [r7, #8]
 8000eca:	4b32      	ldr	r3, [pc, #200]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ece:	4a31      	ldr	r2, [pc, #196]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000ed0:	f043 0301 	orr.w	r3, r3, #1
 8000ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed6:	4b2f      	ldr	r3, [pc, #188]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	f003 0301 	and.w	r3, r3, #1
 8000ede:	60bb      	str	r3, [r7, #8]
 8000ee0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	4b2b      	ldr	r3, [pc, #172]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	4a2a      	ldr	r2, [pc, #168]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000eec:	f043 0302 	orr.w	r3, r3, #2
 8000ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ef2:	4b28      	ldr	r3, [pc, #160]	@ (8000f94 <MX_GPIO_Init+0x11c>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	f003 0302 	and.w	r3, r3, #2
 8000efa:	607b      	str	r3, [r7, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f04:	4824      	ldr	r0, [pc, #144]	@ (8000f98 <MX_GPIO_Init+0x120>)
 8000f06:	f001 f8c9 	bl	800209c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2110      	movs	r1, #16
 8000f0e:	4823      	ldr	r0, [pc, #140]	@ (8000f9c <MX_GPIO_Init+0x124>)
 8000f10:	f001 f8c4 	bl	800209c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000f14:	2200      	movs	r2, #0
 8000f16:	2101      	movs	r1, #1
 8000f18:	4821      	ldr	r0, [pc, #132]	@ (8000fa0 <MX_GPIO_Init+0x128>)
 8000f1a:	f001 f8bf 	bl	800209c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f24:	2301      	movs	r3, #1
 8000f26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	4619      	mov	r1, r3
 8000f36:	4818      	ldr	r0, [pc, #96]	@ (8000f98 <MX_GPIO_Init+0x120>)
 8000f38:	f000 ff14 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f3c:	2310      	movs	r3, #16
 8000f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f40:	2301      	movs	r3, #1
 8000f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4c:	f107 0314 	add.w	r3, r7, #20
 8000f50:	4619      	mov	r1, r3
 8000f52:	4812      	ldr	r0, [pc, #72]	@ (8000f9c <MX_GPIO_Init+0x124>)
 8000f54:	f000 ff06 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f64:	2300      	movs	r3, #0
 8000f66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	480c      	ldr	r0, [pc, #48]	@ (8000fa0 <MX_GPIO_Init+0x128>)
 8000f70:	f000 fef8 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f74:	2302      	movs	r3, #2
 8000f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	4619      	mov	r1, r3
 8000f86:	4806      	ldr	r0, [pc, #24]	@ (8000fa0 <MX_GPIO_Init+0x128>)
 8000f88:	f000 feec 	bl	8001d64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f8c:	bf00      	nop
 8000f8e:	3728      	adds	r7, #40	@ 0x28
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40023800 	.word	0x40023800
 8000f98:	40020800 	.word	0x40020800
 8000f9c:	40020000 	.word	0x40020000
 8000fa0:	40020400 	.word	0x40020400

08000fa4 <ESC_Task>:

/* USER CODE BEGIN 4 */
void ESC_Task(void *argument)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]

	while(1)
	{
		if(timer3_flag==1)
 8000fac:	4b6c      	ldr	r3, [pc, #432]	@ (8001160 <ESC_Task+0x1bc>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d1fb      	bne.n	8000fac <ESC_Task+0x8>
		{
			/*
			 * get picth measurement
			 */
			Calculate_Reference(&calculation, &control);
 8000fb4:	496b      	ldr	r1, [pc, #428]	@ (8001164 <ESC_Task+0x1c0>)
 8000fb6:	486c      	ldr	r0, [pc, #432]	@ (8001168 <ESC_Task+0x1c4>)
 8000fb8:	f7ff fada 	bl	8000570 <Calculate_Reference>
			pidUpdate(&pitch, calculation.picth_measurement, calculation.picth_reference);
 8000fbc:	4b6a      	ldr	r3, [pc, #424]	@ (8001168 <ESC_Task+0x1c4>)
 8000fbe:	edd3 7a03 	vldr	s15, [r3, #12]
 8000fc2:	4b69      	ldr	r3, [pc, #420]	@ (8001168 <ESC_Task+0x1c4>)
 8000fc4:	ed93 7a00 	vldr	s14, [r3]
 8000fc8:	eef0 0a47 	vmov.f32	s1, s14
 8000fcc:	eeb0 0a67 	vmov.f32	s0, s15
 8000fd0:	4866      	ldr	r0, [pc, #408]	@ (800116c <ESC_Task+0x1c8>)
 8000fd2:	f7ff fbf1 	bl	80007b8 <pidUpdate>
			/*
			 * get picth rate measuremet
			 */
			calculation.picth_rate_reference=pitch.u;
 8000fd6:	4b65      	ldr	r3, [pc, #404]	@ (800116c <ESC_Task+0x1c8>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fda:	4a63      	ldr	r2, [pc, #396]	@ (8001168 <ESC_Task+0x1c4>)
 8000fdc:	6193      	str	r3, [r2, #24]
			pidUpdate(&pitch_rate, calculation.picth_rate_measurement, calculation.picth_rate_reference);
 8000fde:	4b62      	ldr	r3, [pc, #392]	@ (8001168 <ESC_Task+0x1c4>)
 8000fe0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000fe4:	4b60      	ldr	r3, [pc, #384]	@ (8001168 <ESC_Task+0x1c4>)
 8000fe6:	ed93 7a06 	vldr	s14, [r3, #24]
 8000fea:	eef0 0a47 	vmov.f32	s1, s14
 8000fee:	eeb0 0a67 	vmov.f32	s0, s15
 8000ff2:	485f      	ldr	r0, [pc, #380]	@ (8001170 <ESC_Task+0x1cc>)
 8000ff4:	f7ff fbe0 	bl	80007b8 <pidUpdate>

			/*
			 * get roll measurement
			 */
			pidUpdate(&roll, calculation.roll_measurement, calculation.roll_reference);
 8000ff8:	4b5b      	ldr	r3, [pc, #364]	@ (8001168 <ESC_Task+0x1c4>)
 8000ffa:	edd3 7a04 	vldr	s15, [r3, #16]
 8000ffe:	4b5a      	ldr	r3, [pc, #360]	@ (8001168 <ESC_Task+0x1c4>)
 8001000:	ed93 7a01 	vldr	s14, [r3, #4]
 8001004:	eef0 0a47 	vmov.f32	s1, s14
 8001008:	eeb0 0a67 	vmov.f32	s0, s15
 800100c:	4859      	ldr	r0, [pc, #356]	@ (8001174 <ESC_Task+0x1d0>)
 800100e:	f7ff fbd3 	bl	80007b8 <pidUpdate>
			/*
			 * get roll rate measurement
			 */
			calculation.roll_rate_reference=roll.u;
 8001012:	4b58      	ldr	r3, [pc, #352]	@ (8001174 <ESC_Task+0x1d0>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001016:	4a54      	ldr	r2, [pc, #336]	@ (8001168 <ESC_Task+0x1c4>)
 8001018:	61d3      	str	r3, [r2, #28]
			pidUpdate(&roll_rate, calculation.roll_rate_measurement, calculation.roll_rate_reference);
 800101a:	4b53      	ldr	r3, [pc, #332]	@ (8001168 <ESC_Task+0x1c4>)
 800101c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001020:	4b51      	ldr	r3, [pc, #324]	@ (8001168 <ESC_Task+0x1c4>)
 8001022:	ed93 7a07 	vldr	s14, [r3, #28]
 8001026:	eef0 0a47 	vmov.f32	s1, s14
 800102a:	eeb0 0a67 	vmov.f32	s0, s15
 800102e:	4852      	ldr	r0, [pc, #328]	@ (8001178 <ESC_Task+0x1d4>)
 8001030:	f7ff fbc2 	bl	80007b8 <pidUpdate>
			/*
			 * get yaw measurement
			 */
			pidUpdate(&yaw, calculation.yaw_measurement, calculation.yaw_reference);
 8001034:	4b4c      	ldr	r3, [pc, #304]	@ (8001168 <ESC_Task+0x1c4>)
 8001036:	edd3 7a05 	vldr	s15, [r3, #20]
 800103a:	4b4b      	ldr	r3, [pc, #300]	@ (8001168 <ESC_Task+0x1c4>)
 800103c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001040:	eef0 0a47 	vmov.f32	s1, s14
 8001044:	eeb0 0a67 	vmov.f32	s0, s15
 8001048:	484c      	ldr	r0, [pc, #304]	@ (800117c <ESC_Task+0x1d8>)
 800104a:	f7ff fbb5 	bl	80007b8 <pidUpdate>
			/*
			* get yaw measurement
			*/
			calculation.yaw_rate_reference=yaw.u;
 800104e:	4b4b      	ldr	r3, [pc, #300]	@ (800117c <ESC_Task+0x1d8>)
 8001050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001052:	4a45      	ldr	r2, [pc, #276]	@ (8001168 <ESC_Task+0x1c4>)
 8001054:	6213      	str	r3, [r2, #32]
			pidUpdate(&yaw_rate, calculation.yaw_rate_measurement, calculation.yaw_rate_reference);
 8001056:	4b44      	ldr	r3, [pc, #272]	@ (8001168 <ESC_Task+0x1c4>)
 8001058:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800105c:	4b42      	ldr	r3, [pc, #264]	@ (8001168 <ESC_Task+0x1c4>)
 800105e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001062:	eef0 0a47 	vmov.f32	s1, s14
 8001066:	eeb0 0a67 	vmov.f32	s0, s15
 800106a:	4845      	ldr	r0, [pc, #276]	@ (8001180 <ESC_Task+0x1dc>)
 800106c:	f7ff fba4 	bl	80007b8 <pidUpdate>
			/*
			* get high measurement and high reference
			*/
			pidUpdate(&high, calculation.high_measurement, calculation.high_reference);
 8001070:	4b3d      	ldr	r3, [pc, #244]	@ (8001168 <ESC_Task+0x1c4>)
 8001072:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001076:	4b3c      	ldr	r3, [pc, #240]	@ (8001168 <ESC_Task+0x1c4>)
 8001078:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800107c:	eef0 0a47 	vmov.f32	s1, s14
 8001080:	eeb0 0a67 	vmov.f32	s0, s15
 8001084:	483f      	ldr	r0, [pc, #252]	@ (8001184 <ESC_Task+0x1e0>)
 8001086:	f7ff fb97 	bl	80007b8 <pidUpdate>

			speed.speed1=-pitch_rate.u+roll_rate.u-yaw_rate.u+high.u;
 800108a:	4b3b      	ldr	r3, [pc, #236]	@ (8001178 <ESC_Task+0x1d4>)
 800108c:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8001090:	4b37      	ldr	r3, [pc, #220]	@ (8001170 <ESC_Task+0x1cc>)
 8001092:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001096:	ee37 7a67 	vsub.f32	s14, s14, s15
 800109a:	4b39      	ldr	r3, [pc, #228]	@ (8001180 <ESC_Task+0x1dc>)
 800109c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80010a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010a4:	4b37      	ldr	r3, [pc, #220]	@ (8001184 <ESC_Task+0x1e0>)
 80010a6:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80010aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010b2:	ee17 2a90 	vmov	r2, s15
 80010b6:	4b34      	ldr	r3, [pc, #208]	@ (8001188 <ESC_Task+0x1e4>)
 80010b8:	601a      	str	r2, [r3, #0]
			speed.speed2=+pitch_rate.u+roll_rate.u+yaw_rate.u+high.u;
 80010ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001170 <ESC_Task+0x1cc>)
 80010bc:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80010c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001178 <ESC_Task+0x1d4>)
 80010c2:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80010c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001180 <ESC_Task+0x1dc>)
 80010cc:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80010d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001184 <ESC_Task+0x1e0>)
 80010d6:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80010da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010e2:	ee17 2a90 	vmov	r2, s15
 80010e6:	4b28      	ldr	r3, [pc, #160]	@ (8001188 <ESC_Task+0x1e4>)
 80010e8:	605a      	str	r2, [r3, #4]
			speed.speed3=+pitch_rate.u-roll_rate.u-yaw_rate.u+high.u;
 80010ea:	4b21      	ldr	r3, [pc, #132]	@ (8001170 <ESC_Task+0x1cc>)
 80010ec:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80010f0:	4b21      	ldr	r3, [pc, #132]	@ (8001178 <ESC_Task+0x1d4>)
 80010f2:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80010f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010fa:	4b21      	ldr	r3, [pc, #132]	@ (8001180 <ESC_Task+0x1dc>)
 80010fc:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001100:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001104:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <ESC_Task+0x1e0>)
 8001106:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800110a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800110e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001112:	ee17 2a90 	vmov	r2, s15
 8001116:	4b1c      	ldr	r3, [pc, #112]	@ (8001188 <ESC_Task+0x1e4>)
 8001118:	609a      	str	r2, [r3, #8]
			speed.speed4=-pitch_rate.u-roll_rate.u-yaw_rate.u+high.u;
 800111a:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <ESC_Task+0x1cc>)
 800111c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001120:	eeb1 7a67 	vneg.f32	s14, s15
 8001124:	4b14      	ldr	r3, [pc, #80]	@ (8001178 <ESC_Task+0x1d4>)
 8001126:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800112a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800112e:	4b14      	ldr	r3, [pc, #80]	@ (8001180 <ESC_Task+0x1dc>)
 8001130:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001134:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001138:	4b12      	ldr	r3, [pc, #72]	@ (8001184 <ESC_Task+0x1e0>)
 800113a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800113e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001142:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001146:	ee17 2a90 	vmov	r2, s15
 800114a:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <ESC_Task+0x1e4>)
 800114c:	60da      	str	r2, [r3, #12]


			Control4Motor(&htim2, &speed);
 800114e:	490e      	ldr	r1, [pc, #56]	@ (8001188 <ESC_Task+0x1e4>)
 8001150:	480e      	ldr	r0, [pc, #56]	@ (800118c <ESC_Task+0x1e8>)
 8001152:	f7ff fab3 	bl	80006bc <Control4Motor>
			timer3_flag=0;
 8001156:	4b02      	ldr	r3, [pc, #8]	@ (8001160 <ESC_Task+0x1bc>)
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]
		if(timer3_flag==1)
 800115c:	e726      	b.n	8000fac <ESC_Task+0x8>
 800115e:	bf00      	nop
 8001160:	20000448 	.word	0x20000448
 8001164:	200006e0 	.word	0x200006e0
 8001168:	200006a8 	.word	0x200006a8
 800116c:	2000045c 	.word	0x2000045c
 8001170:	200004b0 	.word	0x200004b0
 8001174:	20000504 	.word	0x20000504
 8001178:	20000558 	.word	0x20000558
 800117c:	200005ac 	.word	0x200005ac
 8001180:	20000600 	.word	0x20000600
 8001184:	20000654 	.word	0x20000654
 8001188:	2000044c 	.word	0x2000044c
 800118c:	20000374 	.word	0x20000374

08001190 <NRF_Task>:

	}
}

void NRF_Task(void *argument)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

	while(1)
	{
		sprintf((char*)spi_tx,"87654321");
 8001198:	490d      	ldr	r1, [pc, #52]	@ (80011d0 <NRF_Task+0x40>)
 800119a:	480e      	ldr	r0, [pc, #56]	@ (80011d4 <NRF_Task+0x44>)
 800119c:	f004 fc32 	bl	8005a04 <siprintf>
		if(RX_Communication(&hspi1, spi_rx)==STATUS_RX_OK)
 80011a0:	490d      	ldr	r1, [pc, #52]	@ (80011d8 <NRF_Task+0x48>)
 80011a2:	480e      	ldr	r0, [pc, #56]	@ (80011dc <NRF_Task+0x4c>)
 80011a4:	f000 f9f4 	bl	8001590 <RX_Communication>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d102      	bne.n	80011b4 <NRF_Task+0x24>
		{
			Select_Tx_Mode_RTOS(&hspi1);
 80011ae:	480b      	ldr	r0, [pc, #44]	@ (80011dc <NRF_Task+0x4c>)
 80011b0:	f000 f93c 	bl	800142c <Select_Tx_Mode_RTOS>
		}
		if (TX_Communication(&hspi1,spi_tx)==STATUS_TX_OK)
 80011b4:	4907      	ldr	r1, [pc, #28]	@ (80011d4 <NRF_Task+0x44>)
 80011b6:	4809      	ldr	r0, [pc, #36]	@ (80011dc <NRF_Task+0x4c>)
 80011b8:	f000 f9a6 	bl	8001508 <TX_Communication>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d102      	bne.n	80011c8 <NRF_Task+0x38>
		{
			Select_Rx_Mode_RTOS(&hspi1);
 80011c2:	4806      	ldr	r0, [pc, #24]	@ (80011dc <NRF_Task+0x4c>)
 80011c4:	f000 f980 	bl	80014c8 <Select_Rx_Mode_RTOS>
		}
		vTaskDelay(pdMS_TO_TICKS(10));
 80011c8:	200a      	movs	r0, #10
 80011ca:	f003 fc6d 	bl	8004aa8 <vTaskDelay>
		sprintf((char*)spi_tx,"87654321");
 80011ce:	e7e3      	b.n	8001198 <NRF_Task+0x8>
 80011d0:	08006438 	.word	0x08006438
 80011d4:	20000428 	.word	0x20000428
 80011d8:	20000408 	.word	0x20000408
 80011dc:	2000031c 	.word	0x2000031c

080011e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80011e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <StartDefaultTask+0x20>)
 80011ee:	f000 ff6e 	bl	80020ce <HAL_GPIO_TogglePin>
    osDelay(500);
 80011f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011f6:	f003 f9e0 	bl	80045ba <osDelay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80011fa:	bf00      	nop
 80011fc:	e7f4      	b.n	80011e8 <StartDefaultTask+0x8>
 80011fe:	bf00      	nop
 8001200:	40020800 	.word	0x40020800

08001204 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a08      	ldr	r2, [pc, #32]	@ (8001234 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d101      	bne.n	800121a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001216:	f000 fc7f 	bl	8001b18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance==TIM3)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a06      	ldr	r2, [pc, #24]	@ (8001238 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d102      	bne.n	800122a <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	  timer3_flag=1;
 8001224:	4b05      	ldr	r3, [pc, #20]	@ (800123c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001226:	2201      	movs	r2, #1
 8001228:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END Callback 1 */
}
 800122a:	bf00      	nop
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40010000 	.word	0x40010000
 8001238:	40000400 	.word	0x40000400
 800123c:	20000448 	.word	0x20000448

08001240 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001244:	b672      	cpsid	i
}
 8001246:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <Error_Handler+0x8>

0800124c <Chip_Select>:
#include "nRF24L01.h"

NRF_MODE nrfmode;

void Chip_Select()
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CHIP_SELECT_GPIO, CHIP_SELECT_PIN, 0);
 8001250:	2200      	movs	r2, #0
 8001252:	2110      	movs	r1, #16
 8001254:	4802      	ldr	r0, [pc, #8]	@ (8001260 <Chip_Select+0x14>)
 8001256:	f000 ff21 	bl	800209c <HAL_GPIO_WritePin>
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40020000 	.word	0x40020000

08001264 <Chip_Deselect>:

void Chip_Deselect()
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CHIP_SELECT_GPIO, CHIP_SELECT_PIN, 1);
 8001268:	2201      	movs	r2, #1
 800126a:	2110      	movs	r1, #16
 800126c:	4802      	ldr	r0, [pc, #8]	@ (8001278 <Chip_Deselect+0x14>)
 800126e:	f000 ff15 	bl	800209c <HAL_GPIO_WritePin>
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40020000 	.word	0x40020000

0800127c <Set_CE_High>:

void Set_CE_High()
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CE_GPIO, CE_PIN, 1);
 8001280:	2201      	movs	r2, #1
 8001282:	2101      	movs	r1, #1
 8001284:	4802      	ldr	r0, [pc, #8]	@ (8001290 <Set_CE_High+0x14>)
 8001286:	f000 ff09 	bl	800209c <HAL_GPIO_WritePin>
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40020400 	.word	0x40020400

08001294 <Set_CE_Low>:

void Set_CE_Low()
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CE_GPIO, CE_PIN, 0);
 8001298:	2200      	movs	r2, #0
 800129a:	2101      	movs	r1, #1
 800129c:	4802      	ldr	r0, [pc, #8]	@ (80012a8 <Set_CE_Low+0x14>)
 800129e:	f000 fefd 	bl	800209c <HAL_GPIO_WritePin>
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40020400 	.word	0x40020400

080012ac <WaitForIRQ>:

void WaitForIRQ()
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	while(HAL_GPIO_ReadPin(IRQ_GPIO, IRQ_PIN)==1)
 80012b0:	bf00      	nop
 80012b2:	2102      	movs	r1, #2
 80012b4:	4804      	ldr	r0, [pc, #16]	@ (80012c8 <WaitForIRQ+0x1c>)
 80012b6:	f000 fed9 	bl	800206c <HAL_GPIO_ReadPin>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d0f8      	beq.n	80012b2 <WaitForIRQ+0x6>
		;
}
 80012c0:	bf00      	nop
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40020400 	.word	0x40020400

080012cc <nRF_WriteOneRegister>:
	HAL_SPI_Transmit(hspi, buff, (uint16_t)size+1, NRF_SPI_TIMEOUT);
	Chip_Deselect();
}

void nRF_WriteOneRegister(SPI_HandleTypeDef *hspi,uint8_t reg,uint8_t data)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	460b      	mov	r3, r1
 80012d6:	70fb      	strb	r3, [r7, #3]
 80012d8:	4613      	mov	r3, r2
 80012da:	70bb      	strb	r3, [r7, #2]
	uint8_t buff[2];
	buff[0]=reg|(1<<5);
 80012dc:	78fb      	ldrb	r3, [r7, #3]
 80012de:	f043 0320 	orr.w	r3, r3, #32
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	733b      	strb	r3, [r7, #12]
	buff[1]=data;
 80012e6:	78bb      	ldrb	r3, [r7, #2]
 80012e8:	737b      	strb	r3, [r7, #13]
	Chip_Select();
 80012ea:	f7ff ffaf 	bl	800124c <Chip_Select>
	HAL_SPI_Transmit(hspi, buff, 2, NRF_SPI_TIMEOUT);
 80012ee:	f107 010c 	add.w	r1, r7, #12
 80012f2:	2364      	movs	r3, #100	@ 0x64
 80012f4:	2202      	movs	r2, #2
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f001 fc03 	bl	8002b02 <HAL_SPI_Transmit>
	Chip_Deselect();
 80012fc:	f7ff ffb2 	bl	8001264 <Chip_Deselect>
}
 8001300:	bf00      	nop
 8001302:	3710      	adds	r7, #16
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <nRF_ReadOneRegister>:
	HAL_SPI_Receive(hspi, receive_data, size, NRF_SPI_TIMEOUT*10);
	Chip_Deselect();
}

void nRF_ReadOneRegister(SPI_HandleTypeDef *hspi,uint8_t reg,uint8_t *receive_data)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	460b      	mov	r3, r1
 8001312:	607a      	str	r2, [r7, #4]
 8001314:	72fb      	strb	r3, [r7, #11]

	uint8_t buff=reg;
 8001316:	7afb      	ldrb	r3, [r7, #11]
 8001318:	75fb      	strb	r3, [r7, #23]
	Chip_Select();
 800131a:	f7ff ff97 	bl	800124c <Chip_Select>
	HAL_SPI_Transmit(hspi, &buff, 1, NRF_SPI_TIMEOUT);
 800131e:	f107 0117 	add.w	r1, r7, #23
 8001322:	2364      	movs	r3, #100	@ 0x64
 8001324:	2201      	movs	r2, #1
 8001326:	68f8      	ldr	r0, [r7, #12]
 8001328:	f001 fbeb 	bl	8002b02 <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, receive_data, 1, NRF_SPI_TIMEOUT);
 800132c:	2364      	movs	r3, #100	@ 0x64
 800132e:	2201      	movs	r2, #1
 8001330:	6879      	ldr	r1, [r7, #4]
 8001332:	68f8      	ldr	r0, [r7, #12]
 8001334:	f001 fd29 	bl	8002d8a <HAL_SPI_Receive>
	Chip_Deselect();
 8001338:	f7ff ff94 	bl	8001264 <Chip_Deselect>

}
 800133c:	bf00      	nop
 800133e:	3718      	adds	r7, #24
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <nRF_SendCmd>:
void nRF_SendCmd(SPI_HandleTypeDef *hspi,uint8_t cmd)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	70fb      	strb	r3, [r7, #3]

	uint8_t buff=cmd;
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	73fb      	strb	r3, [r7, #15]
	Chip_Select();
 8001354:	f7ff ff7a 	bl	800124c <Chip_Select>
	HAL_SPI_Transmit(hspi, &buff, 1, NRF_SPI_TIMEOUT);
 8001358:	f107 010f 	add.w	r1, r7, #15
 800135c:	2364      	movs	r3, #100	@ 0x64
 800135e:	2201      	movs	r2, #1
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f001 fbce 	bl	8002b02 <HAL_SPI_Transmit>
	Chip_Deselect();
 8001366:	f7ff ff7d 	bl	8001264 <Chip_Deselect>
}
 800136a:	bf00      	nop
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <nRF_GetStatus>:

uint8_t nRF_GetStatus(SPI_HandleTypeDef *hspi)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b084      	sub	sp, #16
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]

	uint8_t buff=STATUS;
 800137a:	2307      	movs	r3, #7
 800137c:	73fb      	strb	r3, [r7, #15]
	uint8_t rx_data=0;
 800137e:	2300      	movs	r3, #0
 8001380:	73bb      	strb	r3, [r7, #14]
	Chip_Select();
 8001382:	f7ff ff63 	bl	800124c <Chip_Select>
	HAL_SPI_Transmit(hspi, &buff, 1, NRF_SPI_TIMEOUT);
 8001386:	f107 010f 	add.w	r1, r7, #15
 800138a:	2364      	movs	r3, #100	@ 0x64
 800138c:	2201      	movs	r2, #1
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f001 fbb7 	bl	8002b02 <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, &rx_data, 1, NRF_SPI_TIMEOUT*10);
 8001394:	f107 010e 	add.w	r1, r7, #14
 8001398:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800139c:	2201      	movs	r2, #1
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f001 fcf3 	bl	8002d8a <HAL_SPI_Receive>
	Chip_Deselect();
 80013a4:	f7ff ff5e 	bl	8001264 <Chip_Deselect>
	return rx_data;
 80013a8:	7bbb      	ldrb	r3, [r7, #14]

}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3710      	adds	r7, #16
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <nRF_TX_Payload>:

void nRF_TX_Payload(SPI_HandleTypeDef *hspi,uint8_t *data, uint16_t size)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b086      	sub	sp, #24
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	60f8      	str	r0, [r7, #12]
 80013ba:	60b9      	str	r1, [r7, #8]
 80013bc:	4613      	mov	r3, r2
 80013be:	80fb      	strh	r3, [r7, #6]
	Chip_Select();
 80013c0:	f7ff ff44 	bl	800124c <Chip_Select>
	uint8_t buff=W_TX_PAYLOAD;
 80013c4:	23a0      	movs	r3, #160	@ 0xa0
 80013c6:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(hspi, &buff, 1, NRF_SPI_TIMEOUT);
 80013c8:	f107 0117 	add.w	r1, r7, #23
 80013cc:	2364      	movs	r3, #100	@ 0x64
 80013ce:	2201      	movs	r2, #1
 80013d0:	68f8      	ldr	r0, [r7, #12]
 80013d2:	f001 fb96 	bl	8002b02 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, data, size, NRF_SPI_TIMEOUT);
 80013d6:	88fa      	ldrh	r2, [r7, #6]
 80013d8:	2364      	movs	r3, #100	@ 0x64
 80013da:	68b9      	ldr	r1, [r7, #8]
 80013dc:	68f8      	ldr	r0, [r7, #12]
 80013de:	f001 fb90 	bl	8002b02 <HAL_SPI_Transmit>
	Chip_Deselect();
 80013e2:	f7ff ff3f 	bl	8001264 <Chip_Deselect>
}
 80013e6:	bf00      	nop
 80013e8:	3718      	adds	r7, #24
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <nRF_RX_Payload>:

void nRF_RX_Payload(SPI_HandleTypeDef *hspi,uint8_t *rx_data, uint16_t size)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b086      	sub	sp, #24
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	60f8      	str	r0, [r7, #12]
 80013f6:	60b9      	str	r1, [r7, #8]
 80013f8:	4613      	mov	r3, r2
 80013fa:	80fb      	strh	r3, [r7, #6]
	Chip_Select();
 80013fc:	f7ff ff26 	bl	800124c <Chip_Select>
	uint8_t buff=R_RX_PAYLOAD;
 8001400:	2361      	movs	r3, #97	@ 0x61
 8001402:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(hspi, &buff, 1, NRF_SPI_TIMEOUT);
 8001404:	f107 0117 	add.w	r1, r7, #23
 8001408:	2364      	movs	r3, #100	@ 0x64
 800140a:	2201      	movs	r2, #1
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	f001 fb78 	bl	8002b02 <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, rx_data, size, NRF_SPI_TIMEOUT*10);
 8001412:	88fa      	ldrh	r2, [r7, #6]
 8001414:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001418:	68b9      	ldr	r1, [r7, #8]
 800141a:	68f8      	ldr	r0, [r7, #12]
 800141c:	f001 fcb5 	bl	8002d8a <HAL_SPI_Receive>
	Chip_Deselect();
 8001420:	f7ff ff20 	bl	8001264 <Chip_Deselect>
}
 8001424:	bf00      	nop
 8001426:	3718      	adds	r7, #24
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <Select_Tx_Mode_RTOS>:
	HAL_Delay(2);
	nrfmode=MODE_TX;
}

void Select_Tx_Mode_RTOS(SPI_HandleTypeDef *hspi)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
	uint8_t buff=0x0a;
 8001434:	230a      	movs	r3, #10
 8001436:	73fb      	strb	r3, [r7, #15]
	Set_CE_Low();
 8001438:	f7ff ff2c 	bl	8001294 <Set_CE_Low>
	CONFIG_REG_Write(hspi, buff);
 800143c:	7bfb      	ldrb	r3, [r7, #15]
 800143e:	4619      	mov	r1, r3
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f000 f8d3 	bl	80015ec <CONFIG_REG_Write>
	Set_CE_High();
 8001446:	f7ff ff19 	bl	800127c <Set_CE_High>
	vTaskDelay(pdMS_TO_TICKS(2));
 800144a:	2002      	movs	r0, #2
 800144c:	f003 fb2c 	bl	8004aa8 <vTaskDelay>
	nrfmode=MODE_TX;
 8001450:	4b03      	ldr	r3, [pc, #12]	@ (8001460 <Select_Tx_Mode_RTOS+0x34>)
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]
}
 8001456:	bf00      	nop
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000700 	.word	0x20000700

08001464 <RX_Enhanced_ShockBurst_Config>:

void RX_Enhanced_ShockBurst_Config(SPI_HandleTypeDef *hspi)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	uint8_t buff=0xb;
 800146c:	230b      	movs	r3, #11
 800146e:	73fb      	strb	r3, [r7, #15]
	CONFIG_REG_Write(hspi, buff);
 8001470:	7bfb      	ldrb	r3, [r7, #15]
 8001472:	4619      	mov	r1, r3
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f000 f8b9 	bl	80015ec <CONFIG_REG_Write>
	nRF_WriteOneRegister(hspi, EN_RXADDR, 0x01);
 800147a:	2201      	movs	r2, #1
 800147c:	2102      	movs	r1, #2
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff ff24 	bl	80012cc <nRF_WriteOneRegister>
	nRF_WriteOneRegister(hspi, RX_PW_P0, 8);
 8001484:	2208      	movs	r2, #8
 8001486:	2111      	movs	r1, #17
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f7ff ff1f 	bl	80012cc <nRF_WriteOneRegister>
	nRF_WriteOneRegister(hspi, EN_AA, 0x00);
 800148e:	2200      	movs	r2, #0
 8001490:	2101      	movs	r1, #1
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff ff1a 	bl	80012cc <nRF_WriteOneRegister>
	nRF_WriteOneRegister(hspi,RF_SETUP, 0x7);
 8001498:	2207      	movs	r2, #7
 800149a:	2106      	movs	r1, #6
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f7ff ff15 	bl	80012cc <nRF_WriteOneRegister>
	Set_CE_High();
 80014a2:	f7ff feeb 	bl	800127c <Set_CE_High>
	HAL_Delay(2);
 80014a6:	2002      	movs	r0, #2
 80014a8:	f000 fb56 	bl	8001b58 <HAL_Delay>
	nRF_SendCmd(hspi, FLUSH_RX);
 80014ac:	21e2      	movs	r1, #226	@ 0xe2
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff ff48 	bl	8001344 <nRF_SendCmd>
	nrfmode=MODE_RX;
 80014b4:	4b03      	ldr	r3, [pc, #12]	@ (80014c4 <RX_Enhanced_ShockBurst_Config+0x60>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	701a      	strb	r2, [r3, #0]

}
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000700 	.word	0x20000700

080014c8 <Select_Rx_Mode_RTOS>:
	nRF_SendCmd(hspi, FLUSH_RX);
	nrfmode=MODE_RX;
}

void Select_Rx_Mode_RTOS(SPI_HandleTypeDef *hspi)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
	uint8_t buff=0x0b;
 80014d0:	230b      	movs	r3, #11
 80014d2:	73fb      	strb	r3, [r7, #15]
	Set_CE_Low();
 80014d4:	f7ff fede 	bl	8001294 <Set_CE_Low>
	CONFIG_REG_Write(hspi, buff);
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	4619      	mov	r1, r3
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f000 f885 	bl	80015ec <CONFIG_REG_Write>
	Set_CE_High();
 80014e2:	f7ff fecb 	bl	800127c <Set_CE_High>
	vTaskDelay(pdMS_TO_TICKS(2));
 80014e6:	2002      	movs	r0, #2
 80014e8:	f003 fade 	bl	8004aa8 <vTaskDelay>
	nRF_SendCmd(hspi, FLUSH_RX);
 80014ec:	21e2      	movs	r1, #226	@ 0xe2
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff ff28 	bl	8001344 <nRF_SendCmd>
	nrfmode=MODE_RX;
 80014f4:	4b03      	ldr	r3, [pc, #12]	@ (8001504 <Select_Rx_Mode_RTOS+0x3c>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	701a      	strb	r2, [r3, #0]
}
 80014fa:	bf00      	nop
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000700 	.word	0x20000700

08001508 <TX_Communication>:

}


uint8_t TX_Communication(SPI_HandleTypeDef *hspi,uint8_t *data)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
	if(nrfmode==MODE_TX)
 8001512:	4b1e      	ldr	r3, [pc, #120]	@ (800158c <TX_Communication+0x84>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d133      	bne.n	8001582 <TX_Communication+0x7a>
	{
		nRF_TX_Payload(hspi, data, 8);
 800151a:	2208      	movs	r2, #8
 800151c:	6839      	ldr	r1, [r7, #0]
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff ff47 	bl	80013b2 <nRF_TX_Payload>
		Set_CE_High();
 8001524:	f7ff feaa 	bl	800127c <Set_CE_High>
		WaitForIRQ();
 8001528:	f7ff fec0 	bl	80012ac <WaitForIRQ>
		nRF_SendCmd(hspi, FLUSH_TX);
 800152c:	21e1      	movs	r1, #225	@ 0xe1
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff ff08 	bl	8001344 <nRF_SendCmd>
		uint8_t status=nRF_GetStatus(hspi);
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7ff ff1c 	bl	8001372 <nRF_GetStatus>
 800153a:	4603      	mov	r3, r0
 800153c:	73fb      	strb	r3, [r7, #15]
		if((status&(1<<MAX_RT))!=0)
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	f003 0310 	and.w	r3, r3, #16
 8001544:	2b00      	cmp	r3, #0
 8001546:	d00b      	beq.n	8001560 <TX_Communication+0x58>
		{
			status|=((1<<MAX_RT)|(1<<TX_FULL));
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	f043 0311 	orr.w	r3, r3, #17
 800154e:	73fb      	strb	r3, [r7, #15]
			nRF_WriteOneRegister(hspi, STATUS,status);
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	461a      	mov	r2, r3
 8001554:	2107      	movs	r1, #7
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff feb8 	bl	80012cc <nRF_WriteOneRegister>
			return STATUS_TX_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e011      	b.n	8001584 <TX_Communication+0x7c>
		}
		else if((status&(1<<5))!=0)
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	f003 0320 	and.w	r3, r3, #32
 8001566:	2b00      	cmp	r3, #0
 8001568:	d00b      	beq.n	8001582 <TX_Communication+0x7a>
		{
			status|=((1<<TX_DS)|(1<<TX_FULL));
 800156a:	7bfb      	ldrb	r3, [r7, #15]
 800156c:	f043 0321 	orr.w	r3, r3, #33	@ 0x21
 8001570:	73fb      	strb	r3, [r7, #15]
			nRF_WriteOneRegister(hspi, STATUS,status);
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	461a      	mov	r2, r3
 8001576:	2107      	movs	r1, #7
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f7ff fea7 	bl	80012cc <nRF_WriteOneRegister>
			return STATUS_TX_OK;
 800157e:	2302      	movs	r3, #2
 8001580:	e000      	b.n	8001584 <TX_Communication+0x7c>
		}
	}
	return STATUS_TX_NONDEFINE;
 8001582:	2300      	movs	r3, #0
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000700 	.word	0x20000700

08001590 <RX_Communication>:

uint8_t RX_Communication(SPI_HandleTypeDef *hspi,uint8_t *rx_data)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
	if(nrfmode==MODE_RX)
 800159a:	4b13      	ldr	r3, [pc, #76]	@ (80015e8 <RX_Communication+0x58>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d11d      	bne.n	80015de <RX_Communication+0x4e>
	{
		Set_CE_High();
 80015a2:	f7ff fe6b 	bl	800127c <Set_CE_High>
		uint8_t status=nRF_GetStatus(hspi);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff fee3 	bl	8001372 <nRF_GetStatus>
 80015ac:	4603      	mov	r3, r0
 80015ae:	73fb      	strb	r3, [r7, #15]
		if((status&(1<<RX_DR))!=0)
 80015b0:	7bfb      	ldrb	r3, [r7, #15]
 80015b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d00b      	beq.n	80015d2 <RX_Communication+0x42>
		{
			nRF_WriteOneRegister(hspi, STATUS,(1<<6));
 80015ba:	2240      	movs	r2, #64	@ 0x40
 80015bc:	2107      	movs	r1, #7
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fe84 	bl	80012cc <nRF_WriteOneRegister>
			nRF_RX_Payload(hspi, rx_data, 8);
 80015c4:	2208      	movs	r2, #8
 80015c6:	6839      	ldr	r1, [r7, #0]
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff ff10 	bl	80013ee <nRF_RX_Payload>
			return STATUS_RX_OK;
 80015ce:	2302      	movs	r3, #2
 80015d0:	e006      	b.n	80015e0 <RX_Communication+0x50>
		}
		nRF_SendCmd(hspi, FLUSH_RX);
 80015d2:	21e2      	movs	r1, #226	@ 0xe2
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff feb5 	bl	8001344 <nRF_SendCmd>
		return STATUS_RX_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e000      	b.n	80015e0 <RX_Communication+0x50>
	}
	return STATUS_TX_NONDEFINE;
 80015de:	2300      	movs	r3, #0

}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000700 	.word	0x20000700

080015ec <CONFIG_REG_Write>:

void CONFIG_REG_Write(SPI_HandleTypeDef *hspi,uint8_t data)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	460b      	mov	r3, r1
 80015f6:	70fb      	strb	r3, [r7, #3]
	uint8_t read_reg;
	do
	{
		nRF_WriteOneRegister(hspi, CONFIG, data);
 80015f8:	78fb      	ldrb	r3, [r7, #3]
 80015fa:	461a      	mov	r2, r3
 80015fc:	2100      	movs	r1, #0
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff fe64 	bl	80012cc <nRF_WriteOneRegister>
		nRF_ReadOneRegister(hspi, CONFIG, &read_reg);
 8001604:	f107 030f 	add.w	r3, r7, #15
 8001608:	461a      	mov	r2, r3
 800160a:	2100      	movs	r1, #0
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff fe7b 	bl	8001308 <nRF_ReadOneRegister>
	}while(read_reg!=data);
 8001612:	7bfb      	ldrb	r3, [r7, #15]
 8001614:	78fa      	ldrb	r2, [r7, #3]
 8001616:	429a      	cmp	r2, r3
 8001618:	d1ee      	bne.n	80015f8 <CONFIG_REG_Write+0xc>
}
 800161a:	bf00      	nop
 800161c:	bf00      	nop
 800161e:	3710      	adds	r7, #16
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <Enable_Data_Pipe>:
	nRF_WriteRegister(hspi, TX_ADDR, buff, 5);
	Set_CE_High();
}

void Enable_Data_Pipe(SPI_HandleTypeDef *hspi,uint8_t data)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	460b      	mov	r3, r1
 800162e:	70fb      	strb	r3, [r7, #3]
	Set_CE_Low();
 8001630:	f7ff fe30 	bl	8001294 <Set_CE_Low>
	nRF_WriteOneRegister(hspi, EN_RXADDR,data);
 8001634:	78fb      	ldrb	r3, [r7, #3]
 8001636:	461a      	mov	r2, r3
 8001638:	2102      	movs	r1, #2
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f7ff fe46 	bl	80012cc <nRF_WriteOneRegister>
	Set_CE_High();
 8001640:	f7ff fe1c 	bl	800127c <Set_CE_High>
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <RX_PW_P_NUM_Number_Of_Bytes>:

void RX_PW_P_NUM_Number_Of_Bytes(SPI_HandleTypeDef *hspi,PIPE_NUMBER pipe,uint8_t data)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	460b      	mov	r3, r1
 8001656:	70fb      	strb	r3, [r7, #3]
 8001658:	4613      	mov	r3, r2
 800165a:	70bb      	strb	r3, [r7, #2]
	uint8_t reg;
	switch(pipe)
 800165c:	78fb      	ldrb	r3, [r7, #3]
 800165e:	2b05      	cmp	r3, #5
 8001660:	d82b      	bhi.n	80016ba <RX_PW_P_NUM_Number_Of_Bytes+0x6e>
 8001662:	a201      	add	r2, pc, #4	@ (adr r2, 8001668 <RX_PW_P_NUM_Number_Of_Bytes+0x1c>)
 8001664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001668:	08001681 	.word	0x08001681
 800166c:	08001687 	.word	0x08001687
 8001670:	0800168d 	.word	0x0800168d
 8001674:	08001693 	.word	0x08001693
 8001678:	08001699 	.word	0x08001699
 800167c:	0800169f 	.word	0x0800169f
		{
		case PIPE0:
			reg=RX_PW_P0;
 8001680:	2311      	movs	r3, #17
 8001682:	73fb      	strb	r3, [r7, #15]
			break;
 8001684:	e00e      	b.n	80016a4 <RX_PW_P_NUM_Number_Of_Bytes+0x58>
		case PIPE1:
			reg=RX_PW_P1;
 8001686:	2312      	movs	r3, #18
 8001688:	73fb      	strb	r3, [r7, #15]
			break;
 800168a:	e00b      	b.n	80016a4 <RX_PW_P_NUM_Number_Of_Bytes+0x58>
		case PIPE2:
			reg=RX_PW_P2;
 800168c:	2313      	movs	r3, #19
 800168e:	73fb      	strb	r3, [r7, #15]
			break;
 8001690:	e008      	b.n	80016a4 <RX_PW_P_NUM_Number_Of_Bytes+0x58>
		case PIPE3:
			reg=RX_PW_P3;
 8001692:	2314      	movs	r3, #20
 8001694:	73fb      	strb	r3, [r7, #15]
			break;
 8001696:	e005      	b.n	80016a4 <RX_PW_P_NUM_Number_Of_Bytes+0x58>
		case PIPE4:
			reg=RX_PW_P4;
 8001698:	2315      	movs	r3, #21
 800169a:	73fb      	strb	r3, [r7, #15]
			break;
 800169c:	e002      	b.n	80016a4 <RX_PW_P_NUM_Number_Of_Bytes+0x58>
		case PIPE5:
			reg=RX_PW_P5;
 800169e:	2316      	movs	r3, #22
 80016a0:	73fb      	strb	r3, [r7, #15]
			break;
 80016a2:	bf00      	nop
		default:
			return;
		}
	Set_CE_Low();
 80016a4:	f7ff fdf6 	bl	8001294 <Set_CE_Low>
	nRF_WriteOneRegister(hspi, reg, data);
 80016a8:	78ba      	ldrb	r2, [r7, #2]
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	4619      	mov	r1, r3
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f7ff fe0c 	bl	80012cc <nRF_WriteOneRegister>
	Set_CE_High();
 80016b4:	f7ff fde2 	bl	800127c <Set_CE_High>
 80016b8:	e000      	b.n	80016bc <RX_PW_P_NUM_Number_Of_Bytes+0x70>
			return;
 80016ba:	bf00      	nop
}
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop

080016c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	4b12      	ldr	r3, [pc, #72]	@ (8001718 <HAL_MspInit+0x54>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d2:	4a11      	ldr	r2, [pc, #68]	@ (8001718 <HAL_MspInit+0x54>)
 80016d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016da:	4b0f      	ldr	r3, [pc, #60]	@ (8001718 <HAL_MspInit+0x54>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	603b      	str	r3, [r7, #0]
 80016ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <HAL_MspInit+0x54>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001718 <HAL_MspInit+0x54>)
 80016f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f6:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <HAL_MspInit+0x54>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016fe:	603b      	str	r3, [r7, #0]
 8001700:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001702:	2200      	movs	r2, #0
 8001704:	210f      	movs	r1, #15
 8001706:	f06f 0001 	mvn.w	r0, #1
 800170a:	f000 fb01 	bl	8001d10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40023800 	.word	0x40023800

0800171c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08a      	sub	sp, #40	@ 0x28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a19      	ldr	r2, [pc, #100]	@ (80017a0 <HAL_SPI_MspInit+0x84>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d12b      	bne.n	8001796 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	4b18      	ldr	r3, [pc, #96]	@ (80017a4 <HAL_SPI_MspInit+0x88>)
 8001744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001746:	4a17      	ldr	r2, [pc, #92]	@ (80017a4 <HAL_SPI_MspInit+0x88>)
 8001748:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800174c:	6453      	str	r3, [r2, #68]	@ 0x44
 800174e:	4b15      	ldr	r3, [pc, #84]	@ (80017a4 <HAL_SPI_MspInit+0x88>)
 8001750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001752:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	4b11      	ldr	r3, [pc, #68]	@ (80017a4 <HAL_SPI_MspInit+0x88>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	4a10      	ldr	r2, [pc, #64]	@ (80017a4 <HAL_SPI_MspInit+0x88>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	6313      	str	r3, [r2, #48]	@ 0x30
 800176a:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <HAL_SPI_MspInit+0x88>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001776:	23e0      	movs	r3, #224	@ 0xe0
 8001778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177a:	2302      	movs	r3, #2
 800177c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001782:	2303      	movs	r3, #3
 8001784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001786:	2305      	movs	r3, #5
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178a:	f107 0314 	add.w	r3, r7, #20
 800178e:	4619      	mov	r1, r3
 8001790:	4805      	ldr	r0, [pc, #20]	@ (80017a8 <HAL_SPI_MspInit+0x8c>)
 8001792:	f000 fae7 	bl	8001d64 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001796:	bf00      	nop
 8001798:	3728      	adds	r7, #40	@ 0x28
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40013000 	.word	0x40013000
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40020000 	.word	0x40020000

080017ac <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017bc:	d10d      	bne.n	80017da <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	4b09      	ldr	r3, [pc, #36]	@ (80017e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80017c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c6:	4a08      	ldr	r2, [pc, #32]	@ (80017e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80017d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80017da:	bf00      	nop
 80017dc:	3714      	adds	r7, #20
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	40023800 	.word	0x40023800

080017ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a0e      	ldr	r2, [pc, #56]	@ (8001834 <HAL_TIM_Base_MspInit+0x48>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d115      	bne.n	800182a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	60fb      	str	r3, [r7, #12]
 8001802:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <HAL_TIM_Base_MspInit+0x4c>)
 8001804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001806:	4a0c      	ldr	r2, [pc, #48]	@ (8001838 <HAL_TIM_Base_MspInit+0x4c>)
 8001808:	f043 0302 	orr.w	r3, r3, #2
 800180c:	6413      	str	r3, [r2, #64]	@ 0x40
 800180e:	4b0a      	ldr	r3, [pc, #40]	@ (8001838 <HAL_TIM_Base_MspInit+0x4c>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2105      	movs	r1, #5
 800181e:	201d      	movs	r0, #29
 8001820:	f000 fa76 	bl	8001d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001824:	201d      	movs	r0, #29
 8001826:	f000 fa8f 	bl	8001d48 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40000400 	.word	0x40000400
 8001838:	40023800 	.word	0x40023800

0800183c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b088      	sub	sp, #32
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 030c 	add.w	r3, r7, #12
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800185c:	d11d      	bne.n	800189a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <HAL_TIM_MspPostInit+0x68>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	4a0f      	ldr	r2, [pc, #60]	@ (80018a4 <HAL_TIM_MspPostInit+0x68>)
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	6313      	str	r3, [r2, #48]	@ 0x30
 800186e:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <HAL_TIM_MspPostInit+0x68>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	60bb      	str	r3, [r7, #8]
 8001878:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800187a:	230f      	movs	r3, #15
 800187c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187e:	2302      	movs	r3, #2
 8001880:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	2300      	movs	r3, #0
 8001888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800188a:	2301      	movs	r3, #1
 800188c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188e:	f107 030c 	add.w	r3, r7, #12
 8001892:	4619      	mov	r1, r3
 8001894:	4804      	ldr	r0, [pc, #16]	@ (80018a8 <HAL_TIM_MspPostInit+0x6c>)
 8001896:	f000 fa65 	bl	8001d64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800189a:	bf00      	nop
 800189c:	3720      	adds	r7, #32
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40023800 	.word	0x40023800
 80018a8:	40020000 	.word	0x40020000

080018ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08c      	sub	sp, #48	@ 0x30
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80018b4:	2300      	movs	r3, #0
 80018b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	4b2e      	ldr	r3, [pc, #184]	@ (800197c <HAL_InitTick+0xd0>)
 80018c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c4:	4a2d      	ldr	r2, [pc, #180]	@ (800197c <HAL_InitTick+0xd0>)
 80018c6:	f043 0301 	orr.w	r3, r3, #1
 80018ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80018cc:	4b2b      	ldr	r3, [pc, #172]	@ (800197c <HAL_InitTick+0xd0>)
 80018ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018d8:	f107 020c 	add.w	r2, r7, #12
 80018dc:	f107 0310 	add.w	r3, r7, #16
 80018e0:	4611      	mov	r1, r2
 80018e2:	4618      	mov	r0, r3
 80018e4:	f001 f852 	bl	800298c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80018e8:	f001 f83c 	bl	8002964 <HAL_RCC_GetPCLK2Freq>
 80018ec:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f0:	4a23      	ldr	r2, [pc, #140]	@ (8001980 <HAL_InitTick+0xd4>)
 80018f2:	fba2 2303 	umull	r2, r3, r2, r3
 80018f6:	0c9b      	lsrs	r3, r3, #18
 80018f8:	3b01      	subs	r3, #1
 80018fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80018fc:	4b21      	ldr	r3, [pc, #132]	@ (8001984 <HAL_InitTick+0xd8>)
 80018fe:	4a22      	ldr	r2, [pc, #136]	@ (8001988 <HAL_InitTick+0xdc>)
 8001900:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001902:	4b20      	ldr	r3, [pc, #128]	@ (8001984 <HAL_InitTick+0xd8>)
 8001904:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001908:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800190a:	4a1e      	ldr	r2, [pc, #120]	@ (8001984 <HAL_InitTick+0xd8>)
 800190c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001910:	4b1c      	ldr	r3, [pc, #112]	@ (8001984 <HAL_InitTick+0xd8>)
 8001912:	2200      	movs	r2, #0
 8001914:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001916:	4b1b      	ldr	r3, [pc, #108]	@ (8001984 <HAL_InitTick+0xd8>)
 8001918:	2200      	movs	r2, #0
 800191a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800191c:	4b19      	ldr	r3, [pc, #100]	@ (8001984 <HAL_InitTick+0xd8>)
 800191e:	2200      	movs	r2, #0
 8001920:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001922:	4818      	ldr	r0, [pc, #96]	@ (8001984 <HAL_InitTick+0xd8>)
 8001924:	f001 fe36 	bl	8003594 <HAL_TIM_Base_Init>
 8001928:	4603      	mov	r3, r0
 800192a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800192e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001932:	2b00      	cmp	r3, #0
 8001934:	d11b      	bne.n	800196e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001936:	4813      	ldr	r0, [pc, #76]	@ (8001984 <HAL_InitTick+0xd8>)
 8001938:	f001 fe7c 	bl	8003634 <HAL_TIM_Base_Start_IT>
 800193c:	4603      	mov	r3, r0
 800193e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001942:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001946:	2b00      	cmp	r3, #0
 8001948:	d111      	bne.n	800196e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800194a:	2019      	movs	r0, #25
 800194c:	f000 f9fc 	bl	8001d48 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b0f      	cmp	r3, #15
 8001954:	d808      	bhi.n	8001968 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001956:	2200      	movs	r2, #0
 8001958:	6879      	ldr	r1, [r7, #4]
 800195a:	2019      	movs	r0, #25
 800195c:	f000 f9d8 	bl	8001d10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001960:	4a0a      	ldr	r2, [pc, #40]	@ (800198c <HAL_InitTick+0xe0>)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6013      	str	r3, [r2, #0]
 8001966:	e002      	b.n	800196e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800196e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001972:	4618      	mov	r0, r3
 8001974:	3730      	adds	r7, #48	@ 0x30
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40023800 	.word	0x40023800
 8001980:	431bde83 	.word	0x431bde83
 8001984:	20000704 	.word	0x20000704
 8001988:	40010000 	.word	0x40010000
 800198c:	20000004 	.word	0x20000004

08001990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <NMI_Handler+0x4>

08001998 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <HardFault_Handler+0x4>

080019a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <MemManage_Handler+0x4>

080019a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <BusFault_Handler+0x4>

080019b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <UsageFault_Handler+0x4>

080019b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
	...

080019c8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019cc:	4802      	ldr	r0, [pc, #8]	@ (80019d8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80019ce:	f001 ff93 	bl	80038f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000704 	.word	0x20000704

080019dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019e0:	4802      	ldr	r0, [pc, #8]	@ (80019ec <TIM3_IRQHandler+0x10>)
 80019e2:	f001 ff89 	bl	80038f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200003bc 	.word	0x200003bc

080019f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019f8:	4a14      	ldr	r2, [pc, #80]	@ (8001a4c <_sbrk+0x5c>)
 80019fa:	4b15      	ldr	r3, [pc, #84]	@ (8001a50 <_sbrk+0x60>)
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a04:	4b13      	ldr	r3, [pc, #76]	@ (8001a54 <_sbrk+0x64>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	@ (8001a54 <_sbrk+0x64>)
 8001a0e:	4a12      	ldr	r2, [pc, #72]	@ (8001a58 <_sbrk+0x68>)
 8001a10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a12:	4b10      	ldr	r3, [pc, #64]	@ (8001a54 <_sbrk+0x64>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d207      	bcs.n	8001a30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a20:	f004 f86e 	bl	8005b00 <__errno>
 8001a24:	4603      	mov	r3, r0
 8001a26:	220c      	movs	r2, #12
 8001a28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2e:	e009      	b.n	8001a44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a30:	4b08      	ldr	r3, [pc, #32]	@ (8001a54 <_sbrk+0x64>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a36:	4b07      	ldr	r3, [pc, #28]	@ (8001a54 <_sbrk+0x64>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	4a05      	ldr	r2, [pc, #20]	@ (8001a54 <_sbrk+0x64>)
 8001a40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a42:	68fb      	ldr	r3, [r7, #12]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3718      	adds	r7, #24
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20020000 	.word	0x20020000
 8001a50:	00000400 	.word	0x00000400
 8001a54:	2000074c 	.word	0x2000074c
 8001a58:	200045f0 	.word	0x200045f0

08001a5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a60:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <SystemInit+0x20>)
 8001a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a66:	4a05      	ldr	r2, [pc, #20]	@ (8001a7c <SystemInit+0x20>)
 8001a68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ab8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a84:	f7ff ffea 	bl	8001a5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a88:	480c      	ldr	r0, [pc, #48]	@ (8001abc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a8a:	490d      	ldr	r1, [pc, #52]	@ (8001ac0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a90:	e002      	b.n	8001a98 <LoopCopyDataInit>

08001a92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a96:	3304      	adds	r3, #4

08001a98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a9c:	d3f9      	bcc.n	8001a92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001aa0:	4c0a      	ldr	r4, [pc, #40]	@ (8001acc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001aa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aa4:	e001      	b.n	8001aaa <LoopFillZerobss>

08001aa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aa8:	3204      	adds	r2, #4

08001aaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aac:	d3fb      	bcc.n	8001aa6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aae:	f004 f82d 	bl	8005b0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ab2:	f7fe ff6b 	bl	800098c <main>
  bx  lr    
 8001ab6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ab8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001abc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ac0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001ac4:	080064a8 	.word	0x080064a8
  ldr r2, =_sbss
 8001ac8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001acc:	200045f0 	.word	0x200045f0

08001ad0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ad0:	e7fe      	b.n	8001ad0 <ADC_IRQHandler>
	...

08001ad4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b14 <HAL_Init+0x40>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a0d      	ldr	r2, [pc, #52]	@ (8001b14 <HAL_Init+0x40>)
 8001ade:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ae2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <HAL_Init+0x40>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a0a      	ldr	r2, [pc, #40]	@ (8001b14 <HAL_Init+0x40>)
 8001aea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001af0:	4b08      	ldr	r3, [pc, #32]	@ (8001b14 <HAL_Init+0x40>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a07      	ldr	r2, [pc, #28]	@ (8001b14 <HAL_Init+0x40>)
 8001af6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001afa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001afc:	2003      	movs	r0, #3
 8001afe:	f000 f8fc 	bl	8001cfa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b02:	200f      	movs	r0, #15
 8001b04:	f7ff fed2 	bl	80018ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b08:	f7ff fddc 	bl	80016c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40023c00 	.word	0x40023c00

08001b18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b1c:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <HAL_IncTick+0x20>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <HAL_IncTick+0x24>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4413      	add	r3, r2
 8001b28:	4a04      	ldr	r2, [pc, #16]	@ (8001b3c <HAL_IncTick+0x24>)
 8001b2a:	6013      	str	r3, [r2, #0]
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	20000008 	.word	0x20000008
 8001b3c:	20000750 	.word	0x20000750

08001b40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return uwTick;
 8001b44:	4b03      	ldr	r3, [pc, #12]	@ (8001b54 <HAL_GetTick+0x14>)
 8001b46:	681b      	ldr	r3, [r3, #0]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	20000750 	.word	0x20000750

08001b58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b60:	f7ff ffee 	bl	8001b40 <HAL_GetTick>
 8001b64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b70:	d005      	beq.n	8001b7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b72:	4b0a      	ldr	r3, [pc, #40]	@ (8001b9c <HAL_Delay+0x44>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	461a      	mov	r2, r3
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b7e:	bf00      	nop
 8001b80:	f7ff ffde 	bl	8001b40 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d8f7      	bhi.n	8001b80 <HAL_Delay+0x28>
  {
  }
}
 8001b90:	bf00      	nop
 8001b92:	bf00      	nop
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000008 	.word	0x20000008

08001ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f003 0307 	and.w	r3, r3, #7
 8001bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001be4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bb6:	68ba      	ldr	r2, [r7, #8]
 8001bb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bd2:	4a04      	ldr	r2, [pc, #16]	@ (8001be4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	60d3      	str	r3, [r2, #12]
}
 8001bd8:	bf00      	nop
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bec:	4b04      	ldr	r3, [pc, #16]	@ (8001c00 <__NVIC_GetPriorityGrouping+0x18>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	0a1b      	lsrs	r3, r3, #8
 8001bf2:	f003 0307 	and.w	r3, r3, #7
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	db0b      	blt.n	8001c2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	f003 021f 	and.w	r2, r3, #31
 8001c1c:	4907      	ldr	r1, [pc, #28]	@ (8001c3c <__NVIC_EnableIRQ+0x38>)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	095b      	lsrs	r3, r3, #5
 8001c24:	2001      	movs	r0, #1
 8001c26:	fa00 f202 	lsl.w	r2, r0, r2
 8001c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c2e:	bf00      	nop
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	e000e100 	.word	0xe000e100

08001c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	6039      	str	r1, [r7, #0]
 8001c4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	db0a      	blt.n	8001c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	490c      	ldr	r1, [pc, #48]	@ (8001c8c <__NVIC_SetPriority+0x4c>)
 8001c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5e:	0112      	lsls	r2, r2, #4
 8001c60:	b2d2      	uxtb	r2, r2
 8001c62:	440b      	add	r3, r1
 8001c64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c68:	e00a      	b.n	8001c80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	4908      	ldr	r1, [pc, #32]	@ (8001c90 <__NVIC_SetPriority+0x50>)
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	f003 030f 	and.w	r3, r3, #15
 8001c76:	3b04      	subs	r3, #4
 8001c78:	0112      	lsls	r2, r2, #4
 8001c7a:	b2d2      	uxtb	r2, r2
 8001c7c:	440b      	add	r3, r1
 8001c7e:	761a      	strb	r2, [r3, #24]
}
 8001c80:	bf00      	nop
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	e000e100 	.word	0xe000e100
 8001c90:	e000ed00 	.word	0xe000ed00

08001c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b089      	sub	sp, #36	@ 0x24
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	f1c3 0307 	rsb	r3, r3, #7
 8001cae:	2b04      	cmp	r3, #4
 8001cb0:	bf28      	it	cs
 8001cb2:	2304      	movcs	r3, #4
 8001cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3304      	adds	r3, #4
 8001cba:	2b06      	cmp	r3, #6
 8001cbc:	d902      	bls.n	8001cc4 <NVIC_EncodePriority+0x30>
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	3b03      	subs	r3, #3
 8001cc2:	e000      	b.n	8001cc6 <NVIC_EncodePriority+0x32>
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43da      	mvns	r2, r3
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	401a      	ands	r2, r3
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce6:	43d9      	mvns	r1, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cec:	4313      	orrs	r3, r2
         );
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3724      	adds	r7, #36	@ 0x24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b082      	sub	sp, #8
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7ff ff4c 	bl	8001ba0 <__NVIC_SetPriorityGrouping>
}
 8001d08:	bf00      	nop
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
 8001d1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d22:	f7ff ff61 	bl	8001be8 <__NVIC_GetPriorityGrouping>
 8001d26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	68b9      	ldr	r1, [r7, #8]
 8001d2c:	6978      	ldr	r0, [r7, #20]
 8001d2e:	f7ff ffb1 	bl	8001c94 <NVIC_EncodePriority>
 8001d32:	4602      	mov	r2, r0
 8001d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d38:	4611      	mov	r1, r2
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff ff80 	bl	8001c40 <__NVIC_SetPriority>
}
 8001d40:	bf00      	nop
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff ff54 	bl	8001c04 <__NVIC_EnableIRQ>
}
 8001d5c:	bf00      	nop
 8001d5e:	3708      	adds	r7, #8
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b089      	sub	sp, #36	@ 0x24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d72:	2300      	movs	r3, #0
 8001d74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d76:	2300      	movs	r3, #0
 8001d78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	61fb      	str	r3, [r7, #28]
 8001d7e:	e159      	b.n	8002034 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d80:	2201      	movs	r2, #1
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	4013      	ands	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	f040 8148 	bne.w	800202e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d005      	beq.n	8001db6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d130      	bne.n	8001e18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	2203      	movs	r2, #3
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	43db      	mvns	r3, r3
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	68da      	ldr	r2, [r3, #12]
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dec:	2201      	movs	r2, #1
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	091b      	lsrs	r3, r3, #4
 8001e02:	f003 0201 	and.w	r2, r3, #1
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f003 0303 	and.w	r3, r3, #3
 8001e20:	2b03      	cmp	r3, #3
 8001e22:	d017      	beq.n	8001e54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	2203      	movs	r2, #3
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	689a      	ldr	r2, [r3, #8]
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f003 0303 	and.w	r3, r3, #3
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d123      	bne.n	8001ea8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	08da      	lsrs	r2, r3, #3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	3208      	adds	r2, #8
 8001e68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	f003 0307 	and.w	r3, r3, #7
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	220f      	movs	r2, #15
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	43db      	mvns	r3, r3
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	4013      	ands	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	691a      	ldr	r2, [r3, #16]
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	f003 0307 	and.w	r3, r3, #7
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	08da      	lsrs	r2, r3, #3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3208      	adds	r2, #8
 8001ea2:	69b9      	ldr	r1, [r7, #24]
 8001ea4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	2203      	movs	r2, #3
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	69ba      	ldr	r2, [r7, #24]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f003 0203 	and.w	r2, r3, #3
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 80a2 	beq.w	800202e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	4b57      	ldr	r3, [pc, #348]	@ (800204c <HAL_GPIO_Init+0x2e8>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef2:	4a56      	ldr	r2, [pc, #344]	@ (800204c <HAL_GPIO_Init+0x2e8>)
 8001ef4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ef8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001efa:	4b54      	ldr	r3, [pc, #336]	@ (800204c <HAL_GPIO_Init+0x2e8>)
 8001efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f06:	4a52      	ldr	r2, [pc, #328]	@ (8002050 <HAL_GPIO_Init+0x2ec>)
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	089b      	lsrs	r3, r3, #2
 8001f0c:	3302      	adds	r3, #2
 8001f0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f003 0303 	and.w	r3, r3, #3
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	220f      	movs	r2, #15
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	43db      	mvns	r3, r3
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	4013      	ands	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a49      	ldr	r2, [pc, #292]	@ (8002054 <HAL_GPIO_Init+0x2f0>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d019      	beq.n	8001f66 <HAL_GPIO_Init+0x202>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a48      	ldr	r2, [pc, #288]	@ (8002058 <HAL_GPIO_Init+0x2f4>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d013      	beq.n	8001f62 <HAL_GPIO_Init+0x1fe>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a47      	ldr	r2, [pc, #284]	@ (800205c <HAL_GPIO_Init+0x2f8>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d00d      	beq.n	8001f5e <HAL_GPIO_Init+0x1fa>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a46      	ldr	r2, [pc, #280]	@ (8002060 <HAL_GPIO_Init+0x2fc>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d007      	beq.n	8001f5a <HAL_GPIO_Init+0x1f6>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a45      	ldr	r2, [pc, #276]	@ (8002064 <HAL_GPIO_Init+0x300>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d101      	bne.n	8001f56 <HAL_GPIO_Init+0x1f2>
 8001f52:	2304      	movs	r3, #4
 8001f54:	e008      	b.n	8001f68 <HAL_GPIO_Init+0x204>
 8001f56:	2307      	movs	r3, #7
 8001f58:	e006      	b.n	8001f68 <HAL_GPIO_Init+0x204>
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e004      	b.n	8001f68 <HAL_GPIO_Init+0x204>
 8001f5e:	2302      	movs	r3, #2
 8001f60:	e002      	b.n	8001f68 <HAL_GPIO_Init+0x204>
 8001f62:	2301      	movs	r3, #1
 8001f64:	e000      	b.n	8001f68 <HAL_GPIO_Init+0x204>
 8001f66:	2300      	movs	r3, #0
 8001f68:	69fa      	ldr	r2, [r7, #28]
 8001f6a:	f002 0203 	and.w	r2, r2, #3
 8001f6e:	0092      	lsls	r2, r2, #2
 8001f70:	4093      	lsls	r3, r2
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f78:	4935      	ldr	r1, [pc, #212]	@ (8002050 <HAL_GPIO_Init+0x2ec>)
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	089b      	lsrs	r3, r3, #2
 8001f7e:	3302      	adds	r3, #2
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f86:	4b38      	ldr	r3, [pc, #224]	@ (8002068 <HAL_GPIO_Init+0x304>)
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4013      	ands	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d003      	beq.n	8001faa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001faa:	4a2f      	ldr	r2, [pc, #188]	@ (8002068 <HAL_GPIO_Init+0x304>)
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fb0:	4b2d      	ldr	r3, [pc, #180]	@ (8002068 <HAL_GPIO_Init+0x304>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d003      	beq.n	8001fd4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fd4:	4a24      	ldr	r2, [pc, #144]	@ (8002068 <HAL_GPIO_Init+0x304>)
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fda:	4b23      	ldr	r3, [pc, #140]	@ (8002068 <HAL_GPIO_Init+0x304>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	43db      	mvns	r3, r3
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d003      	beq.n	8001ffe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ffe:	4a1a      	ldr	r2, [pc, #104]	@ (8002068 <HAL_GPIO_Init+0x304>)
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002004:	4b18      	ldr	r3, [pc, #96]	@ (8002068 <HAL_GPIO_Init+0x304>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	43db      	mvns	r3, r3
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4013      	ands	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d003      	beq.n	8002028 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	4313      	orrs	r3, r2
 8002026:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002028:	4a0f      	ldr	r2, [pc, #60]	@ (8002068 <HAL_GPIO_Init+0x304>)
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3301      	adds	r3, #1
 8002032:	61fb      	str	r3, [r7, #28]
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	2b0f      	cmp	r3, #15
 8002038:	f67f aea2 	bls.w	8001d80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	3724      	adds	r7, #36	@ 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	40023800 	.word	0x40023800
 8002050:	40013800 	.word	0x40013800
 8002054:	40020000 	.word	0x40020000
 8002058:	40020400 	.word	0x40020400
 800205c:	40020800 	.word	0x40020800
 8002060:	40020c00 	.word	0x40020c00
 8002064:	40021000 	.word	0x40021000
 8002068:	40013c00 	.word	0x40013c00

0800206c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	460b      	mov	r3, r1
 8002076:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	691a      	ldr	r2, [r3, #16]
 800207c:	887b      	ldrh	r3, [r7, #2]
 800207e:	4013      	ands	r3, r2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d002      	beq.n	800208a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002084:	2301      	movs	r3, #1
 8002086:	73fb      	strb	r3, [r7, #15]
 8002088:	e001      	b.n	800208e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800208a:	2300      	movs	r3, #0
 800208c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800208e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	460b      	mov	r3, r1
 80020a6:	807b      	strh	r3, [r7, #2]
 80020a8:	4613      	mov	r3, r2
 80020aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020ac:	787b      	ldrb	r3, [r7, #1]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020b2:	887a      	ldrh	r2, [r7, #2]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80020b8:	e003      	b.n	80020c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020ba:	887b      	ldrh	r3, [r7, #2]
 80020bc:	041a      	lsls	r2, r3, #16
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	619a      	str	r2, [r3, #24]
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b085      	sub	sp, #20
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
 80020d6:	460b      	mov	r3, r1
 80020d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	695b      	ldr	r3, [r3, #20]
 80020de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020e0:	887a      	ldrh	r2, [r7, #2]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	4013      	ands	r3, r2
 80020e6:	041a      	lsls	r2, r3, #16
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	43d9      	mvns	r1, r3
 80020ec:	887b      	ldrh	r3, [r7, #2]
 80020ee:	400b      	ands	r3, r1
 80020f0:	431a      	orrs	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	619a      	str	r2, [r3, #24]
}
 80020f6:	bf00      	nop
 80020f8:	3714      	adds	r7, #20
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
	...

08002104 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e267      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	2b00      	cmp	r3, #0
 8002120:	d075      	beq.n	800220e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002122:	4b88      	ldr	r3, [pc, #544]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 030c 	and.w	r3, r3, #12
 800212a:	2b04      	cmp	r3, #4
 800212c:	d00c      	beq.n	8002148 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800212e:	4b85      	ldr	r3, [pc, #532]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002136:	2b08      	cmp	r3, #8
 8002138:	d112      	bne.n	8002160 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800213a:	4b82      	ldr	r3, [pc, #520]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002142:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002146:	d10b      	bne.n	8002160 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002148:	4b7e      	ldr	r3, [pc, #504]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d05b      	beq.n	800220c <HAL_RCC_OscConfig+0x108>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d157      	bne.n	800220c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e242      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002168:	d106      	bne.n	8002178 <HAL_RCC_OscConfig+0x74>
 800216a:	4b76      	ldr	r3, [pc, #472]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a75      	ldr	r2, [pc, #468]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	e01d      	b.n	80021b4 <HAL_RCC_OscConfig+0xb0>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002180:	d10c      	bne.n	800219c <HAL_RCC_OscConfig+0x98>
 8002182:	4b70      	ldr	r3, [pc, #448]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a6f      	ldr	r2, [pc, #444]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002188:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800218c:	6013      	str	r3, [r2, #0]
 800218e:	4b6d      	ldr	r3, [pc, #436]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a6c      	ldr	r2, [pc, #432]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	e00b      	b.n	80021b4 <HAL_RCC_OscConfig+0xb0>
 800219c:	4b69      	ldr	r3, [pc, #420]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a68      	ldr	r2, [pc, #416]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 80021a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021a6:	6013      	str	r3, [r2, #0]
 80021a8:	4b66      	ldr	r3, [pc, #408]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a65      	ldr	r2, [pc, #404]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 80021ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d013      	beq.n	80021e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021bc:	f7ff fcc0 	bl	8001b40 <HAL_GetTick>
 80021c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021c4:	f7ff fcbc 	bl	8001b40 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b64      	cmp	r3, #100	@ 0x64
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e207      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021d6:	4b5b      	ldr	r3, [pc, #364]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d0f0      	beq.n	80021c4 <HAL_RCC_OscConfig+0xc0>
 80021e2:	e014      	b.n	800220e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e4:	f7ff fcac 	bl	8001b40 <HAL_GetTick>
 80021e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021ea:	e008      	b.n	80021fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021ec:	f7ff fca8 	bl	8001b40 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b64      	cmp	r3, #100	@ 0x64
 80021f8:	d901      	bls.n	80021fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e1f3      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021fe:	4b51      	ldr	r3, [pc, #324]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f0      	bne.n	80021ec <HAL_RCC_OscConfig+0xe8>
 800220a:	e000      	b.n	800220e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800220c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d063      	beq.n	80022e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800221a:	4b4a      	ldr	r3, [pc, #296]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f003 030c 	and.w	r3, r3, #12
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00b      	beq.n	800223e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002226:	4b47      	ldr	r3, [pc, #284]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800222e:	2b08      	cmp	r3, #8
 8002230:	d11c      	bne.n	800226c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002232:	4b44      	ldr	r3, [pc, #272]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d116      	bne.n	800226c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800223e:	4b41      	ldr	r3, [pc, #260]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d005      	beq.n	8002256 <HAL_RCC_OscConfig+0x152>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d001      	beq.n	8002256 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e1c7      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002256:	4b3b      	ldr	r3, [pc, #236]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	4937      	ldr	r1, [pc, #220]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002266:	4313      	orrs	r3, r2
 8002268:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800226a:	e03a      	b.n	80022e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d020      	beq.n	80022b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002274:	4b34      	ldr	r3, [pc, #208]	@ (8002348 <HAL_RCC_OscConfig+0x244>)
 8002276:	2201      	movs	r2, #1
 8002278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800227a:	f7ff fc61 	bl	8001b40 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002282:	f7ff fc5d 	bl	8001b40 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e1a8      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002294:	4b2b      	ldr	r3, [pc, #172]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0302 	and.w	r3, r3, #2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022a0:	4b28      	ldr	r3, [pc, #160]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	00db      	lsls	r3, r3, #3
 80022ae:	4925      	ldr	r1, [pc, #148]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	600b      	str	r3, [r1, #0]
 80022b4:	e015      	b.n	80022e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022b6:	4b24      	ldr	r3, [pc, #144]	@ (8002348 <HAL_RCC_OscConfig+0x244>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022bc:	f7ff fc40 	bl	8001b40 <HAL_GetTick>
 80022c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022c2:	e008      	b.n	80022d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022c4:	f7ff fc3c 	bl	8001b40 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e187      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1f0      	bne.n	80022c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0308 	and.w	r3, r3, #8
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d036      	beq.n	800235c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d016      	beq.n	8002324 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022f6:	4b15      	ldr	r3, [pc, #84]	@ (800234c <HAL_RCC_OscConfig+0x248>)
 80022f8:	2201      	movs	r2, #1
 80022fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022fc:	f7ff fc20 	bl	8001b40 <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002302:	e008      	b.n	8002316 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002304:	f7ff fc1c 	bl	8001b40 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b02      	cmp	r3, #2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e167      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002316:	4b0b      	ldr	r3, [pc, #44]	@ (8002344 <HAL_RCC_OscConfig+0x240>)
 8002318:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0f0      	beq.n	8002304 <HAL_RCC_OscConfig+0x200>
 8002322:	e01b      	b.n	800235c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002324:	4b09      	ldr	r3, [pc, #36]	@ (800234c <HAL_RCC_OscConfig+0x248>)
 8002326:	2200      	movs	r2, #0
 8002328:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800232a:	f7ff fc09 	bl	8001b40 <HAL_GetTick>
 800232e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002330:	e00e      	b.n	8002350 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002332:	f7ff fc05 	bl	8001b40 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d907      	bls.n	8002350 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e150      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
 8002344:	40023800 	.word	0x40023800
 8002348:	42470000 	.word	0x42470000
 800234c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002350:	4b88      	ldr	r3, [pc, #544]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002352:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1ea      	bne.n	8002332 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 8097 	beq.w	8002498 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800236a:	2300      	movs	r3, #0
 800236c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800236e:	4b81      	ldr	r3, [pc, #516]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d10f      	bne.n	800239a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	4b7d      	ldr	r3, [pc, #500]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002382:	4a7c      	ldr	r2, [pc, #496]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002384:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002388:	6413      	str	r3, [r2, #64]	@ 0x40
 800238a:	4b7a      	ldr	r3, [pc, #488]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002392:	60bb      	str	r3, [r7, #8]
 8002394:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002396:	2301      	movs	r3, #1
 8002398:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239a:	4b77      	ldr	r3, [pc, #476]	@ (8002578 <HAL_RCC_OscConfig+0x474>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d118      	bne.n	80023d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023a6:	4b74      	ldr	r3, [pc, #464]	@ (8002578 <HAL_RCC_OscConfig+0x474>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a73      	ldr	r2, [pc, #460]	@ (8002578 <HAL_RCC_OscConfig+0x474>)
 80023ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023b2:	f7ff fbc5 	bl	8001b40 <HAL_GetTick>
 80023b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ba:	f7ff fbc1 	bl	8001b40 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e10c      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023cc:	4b6a      	ldr	r3, [pc, #424]	@ (8002578 <HAL_RCC_OscConfig+0x474>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d0f0      	beq.n	80023ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d106      	bne.n	80023ee <HAL_RCC_OscConfig+0x2ea>
 80023e0:	4b64      	ldr	r3, [pc, #400]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 80023e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e4:	4a63      	ldr	r2, [pc, #396]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 80023e6:	f043 0301 	orr.w	r3, r3, #1
 80023ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80023ec:	e01c      	b.n	8002428 <HAL_RCC_OscConfig+0x324>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	2b05      	cmp	r3, #5
 80023f4:	d10c      	bne.n	8002410 <HAL_RCC_OscConfig+0x30c>
 80023f6:	4b5f      	ldr	r3, [pc, #380]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 80023f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023fa:	4a5e      	ldr	r2, [pc, #376]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 80023fc:	f043 0304 	orr.w	r3, r3, #4
 8002400:	6713      	str	r3, [r2, #112]	@ 0x70
 8002402:	4b5c      	ldr	r3, [pc, #368]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002406:	4a5b      	ldr	r2, [pc, #364]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6713      	str	r3, [r2, #112]	@ 0x70
 800240e:	e00b      	b.n	8002428 <HAL_RCC_OscConfig+0x324>
 8002410:	4b58      	ldr	r3, [pc, #352]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002414:	4a57      	ldr	r2, [pc, #348]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002416:	f023 0301 	bic.w	r3, r3, #1
 800241a:	6713      	str	r3, [r2, #112]	@ 0x70
 800241c:	4b55      	ldr	r3, [pc, #340]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 800241e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002420:	4a54      	ldr	r2, [pc, #336]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002422:	f023 0304 	bic.w	r3, r3, #4
 8002426:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d015      	beq.n	800245c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002430:	f7ff fb86 	bl	8001b40 <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002436:	e00a      	b.n	800244e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002438:	f7ff fb82 	bl	8001b40 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002446:	4293      	cmp	r3, r2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e0cb      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800244e:	4b49      	ldr	r3, [pc, #292]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0ee      	beq.n	8002438 <HAL_RCC_OscConfig+0x334>
 800245a:	e014      	b.n	8002486 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800245c:	f7ff fb70 	bl	8001b40 <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002462:	e00a      	b.n	800247a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002464:	f7ff fb6c 	bl	8001b40 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002472:	4293      	cmp	r3, r2
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e0b5      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800247a:	4b3e      	ldr	r3, [pc, #248]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 800247c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1ee      	bne.n	8002464 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002486:	7dfb      	ldrb	r3, [r7, #23]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d105      	bne.n	8002498 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800248c:	4b39      	ldr	r3, [pc, #228]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 800248e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002490:	4a38      	ldr	r2, [pc, #224]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002492:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002496:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	2b00      	cmp	r3, #0
 800249e:	f000 80a1 	beq.w	80025e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024a2:	4b34      	ldr	r3, [pc, #208]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f003 030c 	and.w	r3, r3, #12
 80024aa:	2b08      	cmp	r3, #8
 80024ac:	d05c      	beq.n	8002568 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d141      	bne.n	800253a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024b6:	4b31      	ldr	r3, [pc, #196]	@ (800257c <HAL_RCC_OscConfig+0x478>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024bc:	f7ff fb40 	bl	8001b40 <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024c2:	e008      	b.n	80024d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c4:	f7ff fb3c 	bl	8001b40 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e087      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d6:	4b27      	ldr	r3, [pc, #156]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d1f0      	bne.n	80024c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69da      	ldr	r2, [r3, #28]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	431a      	orrs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f0:	019b      	lsls	r3, r3, #6
 80024f2:	431a      	orrs	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f8:	085b      	lsrs	r3, r3, #1
 80024fa:	3b01      	subs	r3, #1
 80024fc:	041b      	lsls	r3, r3, #16
 80024fe:	431a      	orrs	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002504:	061b      	lsls	r3, r3, #24
 8002506:	491b      	ldr	r1, [pc, #108]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 8002508:	4313      	orrs	r3, r2
 800250a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800250c:	4b1b      	ldr	r3, [pc, #108]	@ (800257c <HAL_RCC_OscConfig+0x478>)
 800250e:	2201      	movs	r2, #1
 8002510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002512:	f7ff fb15 	bl	8001b40 <HAL_GetTick>
 8002516:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002518:	e008      	b.n	800252c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800251a:	f7ff fb11 	bl	8001b40 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e05c      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800252c:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d0f0      	beq.n	800251a <HAL_RCC_OscConfig+0x416>
 8002538:	e054      	b.n	80025e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800253a:	4b10      	ldr	r3, [pc, #64]	@ (800257c <HAL_RCC_OscConfig+0x478>)
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002540:	f7ff fafe 	bl	8001b40 <HAL_GetTick>
 8002544:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002548:	f7ff fafa 	bl	8001b40 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e045      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800255a:	4b06      	ldr	r3, [pc, #24]	@ (8002574 <HAL_RCC_OscConfig+0x470>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f0      	bne.n	8002548 <HAL_RCC_OscConfig+0x444>
 8002566:	e03d      	b.n	80025e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d107      	bne.n	8002580 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e038      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
 8002574:	40023800 	.word	0x40023800
 8002578:	40007000 	.word	0x40007000
 800257c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002580:	4b1b      	ldr	r3, [pc, #108]	@ (80025f0 <HAL_RCC_OscConfig+0x4ec>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	699b      	ldr	r3, [r3, #24]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d028      	beq.n	80025e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002598:	429a      	cmp	r2, r3
 800259a:	d121      	bne.n	80025e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d11a      	bne.n	80025e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80025b0:	4013      	ands	r3, r2
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80025b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d111      	bne.n	80025e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c6:	085b      	lsrs	r3, r3, #1
 80025c8:	3b01      	subs	r3, #1
 80025ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d107      	bne.n	80025e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025dc:	429a      	cmp	r2, r3
 80025de:	d001      	beq.n	80025e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e000      	b.n	80025e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3718      	adds	r7, #24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40023800 	.word	0x40023800

080025f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d101      	bne.n	8002608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e0cc      	b.n	80027a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002608:	4b68      	ldr	r3, [pc, #416]	@ (80027ac <HAL_RCC_ClockConfig+0x1b8>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0307 	and.w	r3, r3, #7
 8002610:	683a      	ldr	r2, [r7, #0]
 8002612:	429a      	cmp	r2, r3
 8002614:	d90c      	bls.n	8002630 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002616:	4b65      	ldr	r3, [pc, #404]	@ (80027ac <HAL_RCC_ClockConfig+0x1b8>)
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	b2d2      	uxtb	r2, r2
 800261c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800261e:	4b63      	ldr	r3, [pc, #396]	@ (80027ac <HAL_RCC_ClockConfig+0x1b8>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	683a      	ldr	r2, [r7, #0]
 8002628:	429a      	cmp	r2, r3
 800262a:	d001      	beq.n	8002630 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e0b8      	b.n	80027a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d020      	beq.n	800267e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0304 	and.w	r3, r3, #4
 8002644:	2b00      	cmp	r3, #0
 8002646:	d005      	beq.n	8002654 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002648:	4b59      	ldr	r3, [pc, #356]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	4a58      	ldr	r2, [pc, #352]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 800264e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002652:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0308 	and.w	r3, r3, #8
 800265c:	2b00      	cmp	r3, #0
 800265e:	d005      	beq.n	800266c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002660:	4b53      	ldr	r3, [pc, #332]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	4a52      	ldr	r2, [pc, #328]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002666:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800266a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800266c:	4b50      	ldr	r3, [pc, #320]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	494d      	ldr	r1, [pc, #308]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 800267a:	4313      	orrs	r3, r2
 800267c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	2b00      	cmp	r3, #0
 8002688:	d044      	beq.n	8002714 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d107      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002692:	4b47      	ldr	r3, [pc, #284]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d119      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e07f      	b.n	80027a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d003      	beq.n	80026b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026ae:	2b03      	cmp	r3, #3
 80026b0:	d107      	bne.n	80026c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026b2:	4b3f      	ldr	r3, [pc, #252]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d109      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e06f      	b.n	80027a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c2:	4b3b      	ldr	r3, [pc, #236]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d101      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e067      	b.n	80027a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026d2:	4b37      	ldr	r3, [pc, #220]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f023 0203 	bic.w	r2, r3, #3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4934      	ldr	r1, [pc, #208]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026e4:	f7ff fa2c 	bl	8001b40 <HAL_GetTick>
 80026e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ea:	e00a      	b.n	8002702 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026ec:	f7ff fa28 	bl	8001b40 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e04f      	b.n	80027a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002702:	4b2b      	ldr	r3, [pc, #172]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f003 020c 	and.w	r2, r3, #12
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	429a      	cmp	r2, r3
 8002712:	d1eb      	bne.n	80026ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002714:	4b25      	ldr	r3, [pc, #148]	@ (80027ac <HAL_RCC_ClockConfig+0x1b8>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0307 	and.w	r3, r3, #7
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d20c      	bcs.n	800273c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002722:	4b22      	ldr	r3, [pc, #136]	@ (80027ac <HAL_RCC_ClockConfig+0x1b8>)
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800272a:	4b20      	ldr	r3, [pc, #128]	@ (80027ac <HAL_RCC_ClockConfig+0x1b8>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	429a      	cmp	r2, r3
 8002736:	d001      	beq.n	800273c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e032      	b.n	80027a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0304 	and.w	r3, r3, #4
 8002744:	2b00      	cmp	r3, #0
 8002746:	d008      	beq.n	800275a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002748:	4b19      	ldr	r3, [pc, #100]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	4916      	ldr	r1, [pc, #88]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002756:	4313      	orrs	r3, r2
 8002758:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0308 	and.w	r3, r3, #8
 8002762:	2b00      	cmp	r3, #0
 8002764:	d009      	beq.n	800277a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002766:	4b12      	ldr	r3, [pc, #72]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	490e      	ldr	r1, [pc, #56]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002776:	4313      	orrs	r3, r2
 8002778:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800277a:	f000 f821 	bl	80027c0 <HAL_RCC_GetSysClockFreq>
 800277e:	4602      	mov	r2, r0
 8002780:	4b0b      	ldr	r3, [pc, #44]	@ (80027b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	091b      	lsrs	r3, r3, #4
 8002786:	f003 030f 	and.w	r3, r3, #15
 800278a:	490a      	ldr	r1, [pc, #40]	@ (80027b4 <HAL_RCC_ClockConfig+0x1c0>)
 800278c:	5ccb      	ldrb	r3, [r1, r3]
 800278e:	fa22 f303 	lsr.w	r3, r2, r3
 8002792:	4a09      	ldr	r2, [pc, #36]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002794:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002796:	4b09      	ldr	r3, [pc, #36]	@ (80027bc <HAL_RCC_ClockConfig+0x1c8>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff f886 	bl	80018ac <HAL_InitTick>

  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3710      	adds	r7, #16
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40023c00 	.word	0x40023c00
 80027b0:	40023800 	.word	0x40023800
 80027b4:	0800644c 	.word	0x0800644c
 80027b8:	20000000 	.word	0x20000000
 80027bc:	20000004 	.word	0x20000004

080027c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027c4:	b090      	sub	sp, #64	@ 0x40
 80027c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80027c8:	2300      	movs	r3, #0
 80027ca:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80027d0:	2300      	movs	r3, #0
 80027d2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80027d4:	2300      	movs	r3, #0
 80027d6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027d8:	4b59      	ldr	r3, [pc, #356]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x180>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f003 030c 	and.w	r3, r3, #12
 80027e0:	2b08      	cmp	r3, #8
 80027e2:	d00d      	beq.n	8002800 <HAL_RCC_GetSysClockFreq+0x40>
 80027e4:	2b08      	cmp	r3, #8
 80027e6:	f200 80a1 	bhi.w	800292c <HAL_RCC_GetSysClockFreq+0x16c>
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d002      	beq.n	80027f4 <HAL_RCC_GetSysClockFreq+0x34>
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d003      	beq.n	80027fa <HAL_RCC_GetSysClockFreq+0x3a>
 80027f2:	e09b      	b.n	800292c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027f4:	4b53      	ldr	r3, [pc, #332]	@ (8002944 <HAL_RCC_GetSysClockFreq+0x184>)
 80027f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80027f8:	e09b      	b.n	8002932 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80027fa:	4b53      	ldr	r3, [pc, #332]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x188>)
 80027fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80027fe:	e098      	b.n	8002932 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002800:	4b4f      	ldr	r3, [pc, #316]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x180>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002808:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800280a:	4b4d      	ldr	r3, [pc, #308]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x180>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d028      	beq.n	8002868 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002816:	4b4a      	ldr	r3, [pc, #296]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x180>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	099b      	lsrs	r3, r3, #6
 800281c:	2200      	movs	r2, #0
 800281e:	623b      	str	r3, [r7, #32]
 8002820:	627a      	str	r2, [r7, #36]	@ 0x24
 8002822:	6a3b      	ldr	r3, [r7, #32]
 8002824:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002828:	2100      	movs	r1, #0
 800282a:	4b47      	ldr	r3, [pc, #284]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x188>)
 800282c:	fb03 f201 	mul.w	r2, r3, r1
 8002830:	2300      	movs	r3, #0
 8002832:	fb00 f303 	mul.w	r3, r0, r3
 8002836:	4413      	add	r3, r2
 8002838:	4a43      	ldr	r2, [pc, #268]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x188>)
 800283a:	fba0 1202 	umull	r1, r2, r0, r2
 800283e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002840:	460a      	mov	r2, r1
 8002842:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002844:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002846:	4413      	add	r3, r2
 8002848:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800284a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800284c:	2200      	movs	r2, #0
 800284e:	61bb      	str	r3, [r7, #24]
 8002850:	61fa      	str	r2, [r7, #28]
 8002852:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002856:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800285a:	f7fd fd11 	bl	8000280 <__aeabi_uldivmod>
 800285e:	4602      	mov	r2, r0
 8002860:	460b      	mov	r3, r1
 8002862:	4613      	mov	r3, r2
 8002864:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002866:	e053      	b.n	8002910 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002868:	4b35      	ldr	r3, [pc, #212]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x180>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	099b      	lsrs	r3, r3, #6
 800286e:	2200      	movs	r2, #0
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	617a      	str	r2, [r7, #20]
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800287a:	f04f 0b00 	mov.w	fp, #0
 800287e:	4652      	mov	r2, sl
 8002880:	465b      	mov	r3, fp
 8002882:	f04f 0000 	mov.w	r0, #0
 8002886:	f04f 0100 	mov.w	r1, #0
 800288a:	0159      	lsls	r1, r3, #5
 800288c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002890:	0150      	lsls	r0, r2, #5
 8002892:	4602      	mov	r2, r0
 8002894:	460b      	mov	r3, r1
 8002896:	ebb2 080a 	subs.w	r8, r2, sl
 800289a:	eb63 090b 	sbc.w	r9, r3, fp
 800289e:	f04f 0200 	mov.w	r2, #0
 80028a2:	f04f 0300 	mov.w	r3, #0
 80028a6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80028aa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80028ae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80028b2:	ebb2 0408 	subs.w	r4, r2, r8
 80028b6:	eb63 0509 	sbc.w	r5, r3, r9
 80028ba:	f04f 0200 	mov.w	r2, #0
 80028be:	f04f 0300 	mov.w	r3, #0
 80028c2:	00eb      	lsls	r3, r5, #3
 80028c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028c8:	00e2      	lsls	r2, r4, #3
 80028ca:	4614      	mov	r4, r2
 80028cc:	461d      	mov	r5, r3
 80028ce:	eb14 030a 	adds.w	r3, r4, sl
 80028d2:	603b      	str	r3, [r7, #0]
 80028d4:	eb45 030b 	adc.w	r3, r5, fp
 80028d8:	607b      	str	r3, [r7, #4]
 80028da:	f04f 0200 	mov.w	r2, #0
 80028de:	f04f 0300 	mov.w	r3, #0
 80028e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028e6:	4629      	mov	r1, r5
 80028e8:	028b      	lsls	r3, r1, #10
 80028ea:	4621      	mov	r1, r4
 80028ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028f0:	4621      	mov	r1, r4
 80028f2:	028a      	lsls	r2, r1, #10
 80028f4:	4610      	mov	r0, r2
 80028f6:	4619      	mov	r1, r3
 80028f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028fa:	2200      	movs	r2, #0
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	60fa      	str	r2, [r7, #12]
 8002900:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002904:	f7fd fcbc 	bl	8000280 <__aeabi_uldivmod>
 8002908:	4602      	mov	r2, r0
 800290a:	460b      	mov	r3, r1
 800290c:	4613      	mov	r3, r2
 800290e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002910:	4b0b      	ldr	r3, [pc, #44]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x180>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	0c1b      	lsrs	r3, r3, #16
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	3301      	adds	r3, #1
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002920:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002924:	fbb2 f3f3 	udiv	r3, r2, r3
 8002928:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800292a:	e002      	b.n	8002932 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800292c:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <HAL_RCC_GetSysClockFreq+0x184>)
 800292e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002930:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002934:	4618      	mov	r0, r3
 8002936:	3740      	adds	r7, #64	@ 0x40
 8002938:	46bd      	mov	sp, r7
 800293a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800293e:	bf00      	nop
 8002940:	40023800 	.word	0x40023800
 8002944:	00f42400 	.word	0x00f42400
 8002948:	017d7840 	.word	0x017d7840

0800294c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002950:	4b03      	ldr	r3, [pc, #12]	@ (8002960 <HAL_RCC_GetHCLKFreq+0x14>)
 8002952:	681b      	ldr	r3, [r3, #0]
}
 8002954:	4618      	mov	r0, r3
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	20000000 	.word	0x20000000

08002964 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002968:	f7ff fff0 	bl	800294c <HAL_RCC_GetHCLKFreq>
 800296c:	4602      	mov	r2, r0
 800296e:	4b05      	ldr	r3, [pc, #20]	@ (8002984 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	0b5b      	lsrs	r3, r3, #13
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	4903      	ldr	r1, [pc, #12]	@ (8002988 <HAL_RCC_GetPCLK2Freq+0x24>)
 800297a:	5ccb      	ldrb	r3, [r1, r3]
 800297c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002980:	4618      	mov	r0, r3
 8002982:	bd80      	pop	{r7, pc}
 8002984:	40023800 	.word	0x40023800
 8002988:	0800645c 	.word	0x0800645c

0800298c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	220f      	movs	r2, #15
 800299a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800299c:	4b12      	ldr	r3, [pc, #72]	@ (80029e8 <HAL_RCC_GetClockConfig+0x5c>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f003 0203 	and.w	r2, r3, #3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80029a8:	4b0f      	ldr	r3, [pc, #60]	@ (80029e8 <HAL_RCC_GetClockConfig+0x5c>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80029b4:	4b0c      	ldr	r3, [pc, #48]	@ (80029e8 <HAL_RCC_GetClockConfig+0x5c>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80029c0:	4b09      	ldr	r3, [pc, #36]	@ (80029e8 <HAL_RCC_GetClockConfig+0x5c>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	08db      	lsrs	r3, r3, #3
 80029c6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80029ce:	4b07      	ldr	r3, [pc, #28]	@ (80029ec <HAL_RCC_GetClockConfig+0x60>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0207 	and.w	r2, r3, #7
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	601a      	str	r2, [r3, #0]
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40023c00 	.word	0x40023c00

080029f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e07b      	b.n	8002afa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d108      	bne.n	8002a1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a12:	d009      	beq.n	8002a28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	61da      	str	r2, [r3, #28]
 8002a1a:	e005      	b.n	8002a28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d106      	bne.n	8002a48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f7fe fe6a 	bl	800171c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a5e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002a70:	431a      	orrs	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a7a:	431a      	orrs	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	431a      	orrs	r2, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	431a      	orrs	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a98:	431a      	orrs	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aac:	ea42 0103 	orr.w	r1, r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	430a      	orrs	r2, r1
 8002abe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	0c1b      	lsrs	r3, r3, #16
 8002ac6:	f003 0104 	and.w	r1, r3, #4
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ace:	f003 0210 	and.w	r2, r3, #16
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	69da      	ldr	r2, [r3, #28]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ae8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b088      	sub	sp, #32
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	60f8      	str	r0, [r7, #12]
 8002b0a:	60b9      	str	r1, [r7, #8]
 8002b0c:	603b      	str	r3, [r7, #0]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b12:	f7ff f815 	bl	8001b40 <HAL_GetTick>
 8002b16:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002b18:	88fb      	ldrh	r3, [r7, #6]
 8002b1a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d001      	beq.n	8002b2c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	e12a      	b.n	8002d82 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d002      	beq.n	8002b38 <HAL_SPI_Transmit+0x36>
 8002b32:	88fb      	ldrh	r3, [r7, #6]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e122      	b.n	8002d82 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d101      	bne.n	8002b4a <HAL_SPI_Transmit+0x48>
 8002b46:	2302      	movs	r3, #2
 8002b48:	e11b      	b.n	8002d82 <HAL_SPI_Transmit+0x280>
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2203      	movs	r2, #3
 8002b56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	68ba      	ldr	r2, [r7, #8]
 8002b64:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	88fa      	ldrh	r2, [r7, #6]
 8002b6a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	88fa      	ldrh	r2, [r7, #6]
 8002b70:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b98:	d10f      	bne.n	8002bba <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ba8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002bb8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bc4:	2b40      	cmp	r3, #64	@ 0x40
 8002bc6:	d007      	beq.n	8002bd8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002bd6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002be0:	d152      	bne.n	8002c88 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <HAL_SPI_Transmit+0xee>
 8002bea:	8b7b      	ldrh	r3, [r7, #26]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d145      	bne.n	8002c7c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf4:	881a      	ldrh	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c00:	1c9a      	adds	r2, r3, #2
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	b29a      	uxth	r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002c14:	e032      	b.n	8002c7c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d112      	bne.n	8002c4a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c28:	881a      	ldrh	r2, [r3, #0]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c34:	1c9a      	adds	r2, r3, #2
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	3b01      	subs	r3, #1
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002c48:	e018      	b.n	8002c7c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c4a:	f7fe ff79 	bl	8001b40 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d803      	bhi.n	8002c62 <HAL_SPI_Transmit+0x160>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c60:	d102      	bne.n	8002c68 <HAL_SPI_Transmit+0x166>
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d109      	bne.n	8002c7c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e082      	b.n	8002d82 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1c7      	bne.n	8002c16 <HAL_SPI_Transmit+0x114>
 8002c86:	e053      	b.n	8002d30 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d002      	beq.n	8002c96 <HAL_SPI_Transmit+0x194>
 8002c90:	8b7b      	ldrh	r3, [r7, #26]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d147      	bne.n	8002d26 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	330c      	adds	r3, #12
 8002ca0:	7812      	ldrb	r2, [r2, #0]
 8002ca2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca8:	1c5a      	adds	r2, r3, #1
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	b29a      	uxth	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002cbc:	e033      	b.n	8002d26 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f003 0302 	and.w	r3, r3, #2
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d113      	bne.n	8002cf4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	330c      	adds	r3, #12
 8002cd6:	7812      	ldrb	r2, [r2, #0]
 8002cd8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cde:	1c5a      	adds	r2, r3, #1
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	3b01      	subs	r3, #1
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002cf2:	e018      	b.n	8002d26 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cf4:	f7fe ff24 	bl	8001b40 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d803      	bhi.n	8002d0c <HAL_SPI_Transmit+0x20a>
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d0a:	d102      	bne.n	8002d12 <HAL_SPI_Transmit+0x210>
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d109      	bne.n	8002d26 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2201      	movs	r2, #1
 8002d16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e02d      	b.n	8002d82 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1c6      	bne.n	8002cbe <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d30:	69fa      	ldr	r2, [r7, #28]
 8002d32:	6839      	ldr	r1, [r7, #0]
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f000 fbd9 	bl	80034ec <SPI_EndRxTxTransaction>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d002      	beq.n	8002d46 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2220      	movs	r2, #32
 8002d44:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10a      	bne.n	8002d64 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d4e:	2300      	movs	r3, #0
 8002d50:	617b      	str	r3, [r7, #20]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	617b      	str	r3, [r7, #20]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e000      	b.n	8002d82 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002d80:	2300      	movs	r3, #0
  }
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3720      	adds	r7, #32
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b088      	sub	sp, #32
 8002d8e:	af02      	add	r7, sp, #8
 8002d90:	60f8      	str	r0, [r7, #12]
 8002d92:	60b9      	str	r1, [r7, #8]
 8002d94:	603b      	str	r3, [r7, #0]
 8002d96:	4613      	mov	r3, r2
 8002d98:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d001      	beq.n	8002daa <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002da6:	2302      	movs	r3, #2
 8002da8:	e104      	b.n	8002fb4 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d002      	beq.n	8002db6 <HAL_SPI_Receive+0x2c>
 8002db0:	88fb      	ldrh	r3, [r7, #6]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e0fc      	b.n	8002fb4 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002dc2:	d112      	bne.n	8002dea <HAL_SPI_Receive+0x60>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10e      	bne.n	8002dea <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2204      	movs	r2, #4
 8002dd0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002dd4:	88fa      	ldrh	r2, [r7, #6]
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	68ba      	ldr	r2, [r7, #8]
 8002dde:	68b9      	ldr	r1, [r7, #8]
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f000 f8eb 	bl	8002fbc <HAL_SPI_TransmitReceive>
 8002de6:	4603      	mov	r3, r0
 8002de8:	e0e4      	b.n	8002fb4 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002dea:	f7fe fea9 	bl	8001b40 <HAL_GetTick>
 8002dee:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d101      	bne.n	8002dfe <HAL_SPI_Receive+0x74>
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	e0da      	b.n	8002fb4 <HAL_SPI_Receive+0x22a>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2204      	movs	r2, #4
 8002e0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	88fa      	ldrh	r2, [r7, #6]
 8002e1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	88fa      	ldrh	r2, [r7, #6]
 8002e24:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2200      	movs	r2, #0
 8002e36:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e4c:	d10f      	bne.n	8002e6e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e6c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e78:	2b40      	cmp	r3, #64	@ 0x40
 8002e7a:	d007      	beq.n	8002e8c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e8a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d170      	bne.n	8002f76 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002e94:	e035      	b.n	8002f02 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d115      	bne.n	8002ed0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f103 020c 	add.w	r2, r3, #12
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eb0:	7812      	ldrb	r2, [r2, #0]
 8002eb2:	b2d2      	uxtb	r2, r2
 8002eb4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eba:	1c5a      	adds	r2, r3, #1
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ece:	e018      	b.n	8002f02 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ed0:	f7fe fe36 	bl	8001b40 <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	683a      	ldr	r2, [r7, #0]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d803      	bhi.n	8002ee8 <HAL_SPI_Receive+0x15e>
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee6:	d102      	bne.n	8002eee <HAL_SPI_Receive+0x164>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d109      	bne.n	8002f02 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e058      	b.n	8002fb4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d1c4      	bne.n	8002e96 <HAL_SPI_Receive+0x10c>
 8002f0c:	e038      	b.n	8002f80 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f003 0301 	and.w	r3, r3, #1
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d113      	bne.n	8002f44 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68da      	ldr	r2, [r3, #12]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f26:	b292      	uxth	r2, r2
 8002f28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f2e:	1c9a      	adds	r2, r3, #2
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	3b01      	subs	r3, #1
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f42:	e018      	b.n	8002f76 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f44:	f7fe fdfc 	bl	8001b40 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	683a      	ldr	r2, [r7, #0]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d803      	bhi.n	8002f5c <HAL_SPI_Receive+0x1d2>
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f5a:	d102      	bne.n	8002f62 <HAL_SPI_Receive+0x1d8>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d109      	bne.n	8002f76 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e01e      	b.n	8002fb4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1c6      	bne.n	8002f0e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f80:	697a      	ldr	r2, [r7, #20]
 8002f82:	6839      	ldr	r1, [r7, #0]
 8002f84:	68f8      	ldr	r0, [r7, #12]
 8002f86:	f000 fa4b 	bl	8003420 <SPI_EndRxTransaction>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d002      	beq.n	8002f96 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2220      	movs	r2, #32
 8002f94:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e000      	b.n	8002fb4 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
  }
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3718      	adds	r7, #24
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b08a      	sub	sp, #40	@ 0x28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
 8002fc8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002fce:	f7fe fdb7 	bl	8001b40 <HAL_GetTick>
 8002fd2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fda:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002fe2:	887b      	ldrh	r3, [r7, #2]
 8002fe4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002fe6:	7ffb      	ldrb	r3, [r7, #31]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d00c      	beq.n	8003006 <HAL_SPI_TransmitReceive+0x4a>
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ff2:	d106      	bne.n	8003002 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d102      	bne.n	8003002 <HAL_SPI_TransmitReceive+0x46>
 8002ffc:	7ffb      	ldrb	r3, [r7, #31]
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d001      	beq.n	8003006 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003002:	2302      	movs	r3, #2
 8003004:	e17f      	b.n	8003306 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d005      	beq.n	8003018 <HAL_SPI_TransmitReceive+0x5c>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d002      	beq.n	8003018 <HAL_SPI_TransmitReceive+0x5c>
 8003012:	887b      	ldrh	r3, [r7, #2]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e174      	b.n	8003306 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003022:	2b01      	cmp	r3, #1
 8003024:	d101      	bne.n	800302a <HAL_SPI_TransmitReceive+0x6e>
 8003026:	2302      	movs	r3, #2
 8003028:	e16d      	b.n	8003306 <HAL_SPI_TransmitReceive+0x34a>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2201      	movs	r2, #1
 800302e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b04      	cmp	r3, #4
 800303c:	d003      	beq.n	8003046 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2205      	movs	r2, #5
 8003042:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	887a      	ldrh	r2, [r7, #2]
 8003056:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	887a      	ldrh	r2, [r7, #2]
 800305c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	68ba      	ldr	r2, [r7, #8]
 8003062:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	887a      	ldrh	r2, [r7, #2]
 8003068:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	887a      	ldrh	r2, [r7, #2]
 800306e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003086:	2b40      	cmp	r3, #64	@ 0x40
 8003088:	d007      	beq.n	800309a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003098:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030a2:	d17e      	bne.n	80031a2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d002      	beq.n	80030b2 <HAL_SPI_TransmitReceive+0xf6>
 80030ac:	8afb      	ldrh	r3, [r7, #22]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d16c      	bne.n	800318c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b6:	881a      	ldrh	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c2:	1c9a      	adds	r2, r3, #2
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	3b01      	subs	r3, #1
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030d6:	e059      	b.n	800318c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d11b      	bne.n	800311e <HAL_SPI_TransmitReceive+0x162>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d016      	beq.n	800311e <HAL_SPI_TransmitReceive+0x162>
 80030f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d113      	bne.n	800311e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fa:	881a      	ldrh	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003106:	1c9a      	adds	r2, r3, #2
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003110:	b29b      	uxth	r3, r3
 8003112:	3b01      	subs	r3, #1
 8003114:	b29a      	uxth	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800311a:	2300      	movs	r3, #0
 800311c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b01      	cmp	r3, #1
 800312a:	d119      	bne.n	8003160 <HAL_SPI_TransmitReceive+0x1a4>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003130:	b29b      	uxth	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d014      	beq.n	8003160 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68da      	ldr	r2, [r3, #12]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003140:	b292      	uxth	r2, r2
 8003142:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003148:	1c9a      	adds	r2, r3, #2
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003152:	b29b      	uxth	r3, r3
 8003154:	3b01      	subs	r3, #1
 8003156:	b29a      	uxth	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800315c:	2301      	movs	r3, #1
 800315e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003160:	f7fe fcee 	bl	8001b40 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	6a3b      	ldr	r3, [r7, #32]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800316c:	429a      	cmp	r2, r3
 800316e:	d80d      	bhi.n	800318c <HAL_SPI_TransmitReceive+0x1d0>
 8003170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003176:	d009      	beq.n	800318c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e0bc      	b.n	8003306 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003190:	b29b      	uxth	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1a0      	bne.n	80030d8 <HAL_SPI_TransmitReceive+0x11c>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800319a:	b29b      	uxth	r3, r3
 800319c:	2b00      	cmp	r3, #0
 800319e:	d19b      	bne.n	80030d8 <HAL_SPI_TransmitReceive+0x11c>
 80031a0:	e082      	b.n	80032a8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d002      	beq.n	80031b0 <HAL_SPI_TransmitReceive+0x1f4>
 80031aa:	8afb      	ldrh	r3, [r7, #22]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d171      	bne.n	8003294 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	330c      	adds	r3, #12
 80031ba:	7812      	ldrb	r2, [r2, #0]
 80031bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c2:	1c5a      	adds	r2, r3, #1
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	3b01      	subs	r3, #1
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031d6:	e05d      	b.n	8003294 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d11c      	bne.n	8003220 <HAL_SPI_TransmitReceive+0x264>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d017      	beq.n	8003220 <HAL_SPI_TransmitReceive+0x264>
 80031f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d114      	bne.n	8003220 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	330c      	adds	r3, #12
 8003200:	7812      	ldrb	r2, [r2, #0]
 8003202:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003208:	1c5a      	adds	r2, r3, #1
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003212:	b29b      	uxth	r3, r3
 8003214:	3b01      	subs	r3, #1
 8003216:	b29a      	uxth	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800321c:	2300      	movs	r3, #0
 800321e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b01      	cmp	r3, #1
 800322c:	d119      	bne.n	8003262 <HAL_SPI_TransmitReceive+0x2a6>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003232:	b29b      	uxth	r3, r3
 8003234:	2b00      	cmp	r3, #0
 8003236:	d014      	beq.n	8003262 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003242:	b2d2      	uxtb	r2, r2
 8003244:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800324a:	1c5a      	adds	r2, r3, #1
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003254:	b29b      	uxth	r3, r3
 8003256:	3b01      	subs	r3, #1
 8003258:	b29a      	uxth	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800325e:	2301      	movs	r3, #1
 8003260:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003262:	f7fe fc6d 	bl	8001b40 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	6a3b      	ldr	r3, [r7, #32]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800326e:	429a      	cmp	r2, r3
 8003270:	d803      	bhi.n	800327a <HAL_SPI_TransmitReceive+0x2be>
 8003272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003278:	d102      	bne.n	8003280 <HAL_SPI_TransmitReceive+0x2c4>
 800327a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800327c:	2b00      	cmp	r3, #0
 800327e:	d109      	bne.n	8003294 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e038      	b.n	8003306 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003298:	b29b      	uxth	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d19c      	bne.n	80031d8 <HAL_SPI_TransmitReceive+0x21c>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d197      	bne.n	80031d8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032a8:	6a3a      	ldr	r2, [r7, #32]
 80032aa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80032ac:	68f8      	ldr	r0, [r7, #12]
 80032ae:	f000 f91d 	bl	80034ec <SPI_EndRxTxTransaction>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d008      	beq.n	80032ca <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2220      	movs	r2, #32
 80032bc:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e01d      	b.n	8003306 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10a      	bne.n	80032e8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032d2:	2300      	movs	r3, #0
 80032d4:	613b      	str	r3, [r7, #16]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	613b      	str	r3, [r7, #16]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	613b      	str	r3, [r7, #16]
 80032e6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e000      	b.n	8003306 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003304:	2300      	movs	r3, #0
  }
}
 8003306:	4618      	mov	r0, r3
 8003308:	3728      	adds	r7, #40	@ 0x28
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
	...

08003310 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b088      	sub	sp, #32
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	603b      	str	r3, [r7, #0]
 800331c:	4613      	mov	r3, r2
 800331e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003320:	f7fe fc0e 	bl	8001b40 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003328:	1a9b      	subs	r3, r3, r2
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	4413      	add	r3, r2
 800332e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003330:	f7fe fc06 	bl	8001b40 <HAL_GetTick>
 8003334:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003336:	4b39      	ldr	r3, [pc, #228]	@ (800341c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	015b      	lsls	r3, r3, #5
 800333c:	0d1b      	lsrs	r3, r3, #20
 800333e:	69fa      	ldr	r2, [r7, #28]
 8003340:	fb02 f303 	mul.w	r3, r2, r3
 8003344:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003346:	e055      	b.n	80033f4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800334e:	d051      	beq.n	80033f4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003350:	f7fe fbf6 	bl	8001b40 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	69fa      	ldr	r2, [r7, #28]
 800335c:	429a      	cmp	r2, r3
 800335e:	d902      	bls.n	8003366 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d13d      	bne.n	80033e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003374:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800337e:	d111      	bne.n	80033a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003388:	d004      	beq.n	8003394 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003392:	d107      	bne.n	80033a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033ac:	d10f      	bne.n	80033ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033bc:	601a      	str	r2, [r3, #0]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e018      	b.n	8003414 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d102      	bne.n	80033ee <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80033e8:	2300      	movs	r3, #0
 80033ea:	61fb      	str	r3, [r7, #28]
 80033ec:	e002      	b.n	80033f4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	3b01      	subs	r3, #1
 80033f2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	689a      	ldr	r2, [r3, #8]
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	4013      	ands	r3, r2
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	429a      	cmp	r2, r3
 8003402:	bf0c      	ite	eq
 8003404:	2301      	moveq	r3, #1
 8003406:	2300      	movne	r3, #0
 8003408:	b2db      	uxtb	r3, r3
 800340a:	461a      	mov	r2, r3
 800340c:	79fb      	ldrb	r3, [r7, #7]
 800340e:	429a      	cmp	r2, r3
 8003410:	d19a      	bne.n	8003348 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3720      	adds	r7, #32
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	20000000 	.word	0x20000000

08003420 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af02      	add	r7, sp, #8
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003434:	d111      	bne.n	800345a <SPI_EndRxTransaction+0x3a>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800343e:	d004      	beq.n	800344a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003448:	d107      	bne.n	800345a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003458:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003462:	d12a      	bne.n	80034ba <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800346c:	d012      	beq.n	8003494 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	2200      	movs	r2, #0
 8003476:	2180      	movs	r1, #128	@ 0x80
 8003478:	68f8      	ldr	r0, [r7, #12]
 800347a:	f7ff ff49 	bl	8003310 <SPI_WaitFlagStateUntilTimeout>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d02d      	beq.n	80034e0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003488:	f043 0220 	orr.w	r2, r3, #32
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e026      	b.n	80034e2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	2200      	movs	r2, #0
 800349c:	2101      	movs	r1, #1
 800349e:	68f8      	ldr	r0, [r7, #12]
 80034a0:	f7ff ff36 	bl	8003310 <SPI_WaitFlagStateUntilTimeout>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d01a      	beq.n	80034e0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ae:	f043 0220 	orr.w	r2, r3, #32
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e013      	b.n	80034e2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	9300      	str	r3, [sp, #0]
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	2200      	movs	r2, #0
 80034c2:	2101      	movs	r1, #1
 80034c4:	68f8      	ldr	r0, [r7, #12]
 80034c6:	f7ff ff23 	bl	8003310 <SPI_WaitFlagStateUntilTimeout>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d007      	beq.n	80034e0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d4:	f043 0220 	orr.w	r2, r3, #32
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e000      	b.n	80034e2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
	...

080034ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b088      	sub	sp, #32
 80034f0:	af02      	add	r7, sp, #8
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	2201      	movs	r2, #1
 8003500:	2102      	movs	r1, #2
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f7ff ff04 	bl	8003310 <SPI_WaitFlagStateUntilTimeout>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d007      	beq.n	800351e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003512:	f043 0220 	orr.w	r2, r3, #32
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e032      	b.n	8003584 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800351e:	4b1b      	ldr	r3, [pc, #108]	@ (800358c <SPI_EndRxTxTransaction+0xa0>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a1b      	ldr	r2, [pc, #108]	@ (8003590 <SPI_EndRxTxTransaction+0xa4>)
 8003524:	fba2 2303 	umull	r2, r3, r2, r3
 8003528:	0d5b      	lsrs	r3, r3, #21
 800352a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800352e:	fb02 f303 	mul.w	r3, r2, r3
 8003532:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800353c:	d112      	bne.n	8003564 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	2200      	movs	r2, #0
 8003546:	2180      	movs	r1, #128	@ 0x80
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f7ff fee1 	bl	8003310 <SPI_WaitFlagStateUntilTimeout>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d016      	beq.n	8003582 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003558:	f043 0220 	orr.w	r2, r3, #32
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e00f      	b.n	8003584 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00a      	beq.n	8003580 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	3b01      	subs	r3, #1
 800356e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800357a:	2b80      	cmp	r3, #128	@ 0x80
 800357c:	d0f2      	beq.n	8003564 <SPI_EndRxTxTransaction+0x78>
 800357e:	e000      	b.n	8003582 <SPI_EndRxTxTransaction+0x96>
        break;
 8003580:	bf00      	nop
  }

  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3718      	adds	r7, #24
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	20000000 	.word	0x20000000
 8003590:	165e9f81 	.word	0x165e9f81

08003594 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e041      	b.n	800362a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d106      	bne.n	80035c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f7fe f916 	bl	80017ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	3304      	adds	r3, #4
 80035d0:	4619      	mov	r1, r3
 80035d2:	4610      	mov	r0, r2
 80035d4:	f000 fc32 	bl	8003e3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
	...

08003634 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003642:	b2db      	uxtb	r3, r3
 8003644:	2b01      	cmp	r3, #1
 8003646:	d001      	beq.n	800364c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e044      	b.n	80036d6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2202      	movs	r2, #2
 8003650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68da      	ldr	r2, [r3, #12]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 0201 	orr.w	r2, r2, #1
 8003662:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a1e      	ldr	r2, [pc, #120]	@ (80036e4 <HAL_TIM_Base_Start_IT+0xb0>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d018      	beq.n	80036a0 <HAL_TIM_Base_Start_IT+0x6c>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003676:	d013      	beq.n	80036a0 <HAL_TIM_Base_Start_IT+0x6c>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a1a      	ldr	r2, [pc, #104]	@ (80036e8 <HAL_TIM_Base_Start_IT+0xb4>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d00e      	beq.n	80036a0 <HAL_TIM_Base_Start_IT+0x6c>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a19      	ldr	r2, [pc, #100]	@ (80036ec <HAL_TIM_Base_Start_IT+0xb8>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d009      	beq.n	80036a0 <HAL_TIM_Base_Start_IT+0x6c>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a17      	ldr	r2, [pc, #92]	@ (80036f0 <HAL_TIM_Base_Start_IT+0xbc>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d004      	beq.n	80036a0 <HAL_TIM_Base_Start_IT+0x6c>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a16      	ldr	r2, [pc, #88]	@ (80036f4 <HAL_TIM_Base_Start_IT+0xc0>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d111      	bne.n	80036c4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f003 0307 	and.w	r3, r3, #7
 80036aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2b06      	cmp	r3, #6
 80036b0:	d010      	beq.n	80036d4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f042 0201 	orr.w	r2, r2, #1
 80036c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036c2:	e007      	b.n	80036d4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f042 0201 	orr.w	r2, r2, #1
 80036d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	40010000 	.word	0x40010000
 80036e8:	40000400 	.word	0x40000400
 80036ec:	40000800 	.word	0x40000800
 80036f0:	40000c00 	.word	0x40000c00
 80036f4:	40014000 	.word	0x40014000

080036f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e041      	b.n	800378e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d106      	bne.n	8003724 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f7fe f844 	bl	80017ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2202      	movs	r2, #2
 8003728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	3304      	adds	r3, #4
 8003734:	4619      	mov	r1, r3
 8003736:	4610      	mov	r0, r2
 8003738:	f000 fb80 	bl	8003e3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800378c:	2300      	movs	r3, #0
}
 800378e:	4618      	mov	r0, r3
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
	...

08003798 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d109      	bne.n	80037bc <HAL_TIM_PWM_Start+0x24>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	bf14      	ite	ne
 80037b4:	2301      	movne	r3, #1
 80037b6:	2300      	moveq	r3, #0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	e022      	b.n	8003802 <HAL_TIM_PWM_Start+0x6a>
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	2b04      	cmp	r3, #4
 80037c0:	d109      	bne.n	80037d6 <HAL_TIM_PWM_Start+0x3e>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	bf14      	ite	ne
 80037ce:	2301      	movne	r3, #1
 80037d0:	2300      	moveq	r3, #0
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	e015      	b.n	8003802 <HAL_TIM_PWM_Start+0x6a>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	2b08      	cmp	r3, #8
 80037da:	d109      	bne.n	80037f0 <HAL_TIM_PWM_Start+0x58>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	bf14      	ite	ne
 80037e8:	2301      	movne	r3, #1
 80037ea:	2300      	moveq	r3, #0
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	e008      	b.n	8003802 <HAL_TIM_PWM_Start+0x6a>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	bf14      	ite	ne
 80037fc:	2301      	movne	r3, #1
 80037fe:	2300      	moveq	r3, #0
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e068      	b.n	80038dc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d104      	bne.n	800381a <HAL_TIM_PWM_Start+0x82>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2202      	movs	r2, #2
 8003814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003818:	e013      	b.n	8003842 <HAL_TIM_PWM_Start+0xaa>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	2b04      	cmp	r3, #4
 800381e:	d104      	bne.n	800382a <HAL_TIM_PWM_Start+0x92>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2202      	movs	r2, #2
 8003824:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003828:	e00b      	b.n	8003842 <HAL_TIM_PWM_Start+0xaa>
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	2b08      	cmp	r3, #8
 800382e:	d104      	bne.n	800383a <HAL_TIM_PWM_Start+0xa2>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2202      	movs	r2, #2
 8003834:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003838:	e003      	b.n	8003842 <HAL_TIM_PWM_Start+0xaa>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2202      	movs	r2, #2
 800383e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2201      	movs	r2, #1
 8003848:	6839      	ldr	r1, [r7, #0]
 800384a:	4618      	mov	r0, r3
 800384c:	f000 fda2 	bl	8004394 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a23      	ldr	r2, [pc, #140]	@ (80038e4 <HAL_TIM_PWM_Start+0x14c>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d107      	bne.n	800386a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003868:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a1d      	ldr	r2, [pc, #116]	@ (80038e4 <HAL_TIM_PWM_Start+0x14c>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d018      	beq.n	80038a6 <HAL_TIM_PWM_Start+0x10e>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800387c:	d013      	beq.n	80038a6 <HAL_TIM_PWM_Start+0x10e>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a19      	ldr	r2, [pc, #100]	@ (80038e8 <HAL_TIM_PWM_Start+0x150>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d00e      	beq.n	80038a6 <HAL_TIM_PWM_Start+0x10e>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a17      	ldr	r2, [pc, #92]	@ (80038ec <HAL_TIM_PWM_Start+0x154>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d009      	beq.n	80038a6 <HAL_TIM_PWM_Start+0x10e>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a16      	ldr	r2, [pc, #88]	@ (80038f0 <HAL_TIM_PWM_Start+0x158>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d004      	beq.n	80038a6 <HAL_TIM_PWM_Start+0x10e>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a14      	ldr	r2, [pc, #80]	@ (80038f4 <HAL_TIM_PWM_Start+0x15c>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d111      	bne.n	80038ca <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2b06      	cmp	r3, #6
 80038b6:	d010      	beq.n	80038da <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f042 0201 	orr.w	r2, r2, #1
 80038c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038c8:	e007      	b.n	80038da <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f042 0201 	orr.w	r2, r2, #1
 80038d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3710      	adds	r7, #16
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40010000 	.word	0x40010000
 80038e8:	40000400 	.word	0x40000400
 80038ec:	40000800 	.word	0x40000800
 80038f0:	40000c00 	.word	0x40000c00
 80038f4:	40014000 	.word	0x40014000

080038f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d020      	beq.n	800395c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d01b      	beq.n	800395c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f06f 0202 	mvn.w	r2, #2
 800392c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 fa5b 	bl	8003dfe <HAL_TIM_IC_CaptureCallback>
 8003948:	e005      	b.n	8003956 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 fa4d 	bl	8003dea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 fa5e 	bl	8003e12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f003 0304 	and.w	r3, r3, #4
 8003962:	2b00      	cmp	r3, #0
 8003964:	d020      	beq.n	80039a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f003 0304 	and.w	r3, r3, #4
 800396c:	2b00      	cmp	r3, #0
 800396e:	d01b      	beq.n	80039a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f06f 0204 	mvn.w	r2, #4
 8003978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2202      	movs	r2, #2
 800397e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800398a:	2b00      	cmp	r3, #0
 800398c:	d003      	beq.n	8003996 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 fa35 	bl	8003dfe <HAL_TIM_IC_CaptureCallback>
 8003994:	e005      	b.n	80039a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 fa27 	bl	8003dea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 fa38 	bl	8003e12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	f003 0308 	and.w	r3, r3, #8
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d020      	beq.n	80039f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f003 0308 	and.w	r3, r3, #8
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d01b      	beq.n	80039f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f06f 0208 	mvn.w	r2, #8
 80039c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2204      	movs	r2, #4
 80039ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	f003 0303 	and.w	r3, r3, #3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d003      	beq.n	80039e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 fa0f 	bl	8003dfe <HAL_TIM_IC_CaptureCallback>
 80039e0:	e005      	b.n	80039ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 fa01 	bl	8003dea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 fa12 	bl	8003e12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	f003 0310 	and.w	r3, r3, #16
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d020      	beq.n	8003a40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f003 0310 	and.w	r3, r3, #16
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d01b      	beq.n	8003a40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f06f 0210 	mvn.w	r2, #16
 8003a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2208      	movs	r2, #8
 8003a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	69db      	ldr	r3, [r3, #28]
 8003a1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 f9e9 	bl	8003dfe <HAL_TIM_IC_CaptureCallback>
 8003a2c:	e005      	b.n	8003a3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 f9db 	bl	8003dea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 f9ec 	bl	8003e12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00c      	beq.n	8003a64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f003 0301 	and.w	r3, r3, #1
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d007      	beq.n	8003a64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f06f 0201 	mvn.w	r2, #1
 8003a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7fd fbd0 	bl	8001204 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00c      	beq.n	8003a88 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d007      	beq.n	8003a88 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 fd24 	bl	80044d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d00c      	beq.n	8003aac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d007      	beq.n	8003aac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 f9bd 	bl	8003e26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	f003 0320 	and.w	r3, r3, #32
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00c      	beq.n	8003ad0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f003 0320 	and.w	r3, r3, #32
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d007      	beq.n	8003ad0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f06f 0220 	mvn.w	r2, #32
 8003ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 fcf6 	bl	80044bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ad0:	bf00      	nop
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d101      	bne.n	8003af6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003af2:	2302      	movs	r3, #2
 8003af4:	e0ae      	b.n	8003c54 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2b0c      	cmp	r3, #12
 8003b02:	f200 809f 	bhi.w	8003c44 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b06:	a201      	add	r2, pc, #4	@ (adr r2, 8003b0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0c:	08003b41 	.word	0x08003b41
 8003b10:	08003c45 	.word	0x08003c45
 8003b14:	08003c45 	.word	0x08003c45
 8003b18:	08003c45 	.word	0x08003c45
 8003b1c:	08003b81 	.word	0x08003b81
 8003b20:	08003c45 	.word	0x08003c45
 8003b24:	08003c45 	.word	0x08003c45
 8003b28:	08003c45 	.word	0x08003c45
 8003b2c:	08003bc3 	.word	0x08003bc3
 8003b30:	08003c45 	.word	0x08003c45
 8003b34:	08003c45 	.word	0x08003c45
 8003b38:	08003c45 	.word	0x08003c45
 8003b3c:	08003c03 	.word	0x08003c03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68b9      	ldr	r1, [r7, #8]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f000 f9fe 	bl	8003f48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	699a      	ldr	r2, [r3, #24]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f042 0208 	orr.w	r2, r2, #8
 8003b5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	699a      	ldr	r2, [r3, #24]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0204 	bic.w	r2, r2, #4
 8003b6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6999      	ldr	r1, [r3, #24]
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	691a      	ldr	r2, [r3, #16]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	619a      	str	r2, [r3, #24]
      break;
 8003b7e:	e064      	b.n	8003c4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68b9      	ldr	r1, [r7, #8]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f000 fa44 	bl	8004014 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	699a      	ldr	r2, [r3, #24]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	699a      	ldr	r2, [r3, #24]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003baa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6999      	ldr	r1, [r3, #24]
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	691b      	ldr	r3, [r3, #16]
 8003bb6:	021a      	lsls	r2, r3, #8
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	619a      	str	r2, [r3, #24]
      break;
 8003bc0:	e043      	b.n	8003c4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68b9      	ldr	r1, [r7, #8]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 fa8f 	bl	80040ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	69da      	ldr	r2, [r3, #28]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f042 0208 	orr.w	r2, r2, #8
 8003bdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	69da      	ldr	r2, [r3, #28]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f022 0204 	bic.w	r2, r2, #4
 8003bec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	69d9      	ldr	r1, [r3, #28]
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	691a      	ldr	r2, [r3, #16]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	61da      	str	r2, [r3, #28]
      break;
 8003c00:	e023      	b.n	8003c4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68b9      	ldr	r1, [r7, #8]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 fad9 	bl	80041c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	69da      	ldr	r2, [r3, #28]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	69da      	ldr	r2, [r3, #28]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	69d9      	ldr	r1, [r3, #28]
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	691b      	ldr	r3, [r3, #16]
 8003c38:	021a      	lsls	r2, r3, #8
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	61da      	str	r2, [r3, #28]
      break;
 8003c42:	e002      	b.n	8003c4a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	75fb      	strb	r3, [r7, #23]
      break;
 8003c48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c52:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c66:	2300      	movs	r3, #0
 8003c68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <HAL_TIM_ConfigClockSource+0x1c>
 8003c74:	2302      	movs	r3, #2
 8003c76:	e0b4      	b.n	8003de2 <HAL_TIM_ConfigClockSource+0x186>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2202      	movs	r2, #2
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003c96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cb0:	d03e      	beq.n	8003d30 <HAL_TIM_ConfigClockSource+0xd4>
 8003cb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cb6:	f200 8087 	bhi.w	8003dc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cbe:	f000 8086 	beq.w	8003dce <HAL_TIM_ConfigClockSource+0x172>
 8003cc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cc6:	d87f      	bhi.n	8003dc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cc8:	2b70      	cmp	r3, #112	@ 0x70
 8003cca:	d01a      	beq.n	8003d02 <HAL_TIM_ConfigClockSource+0xa6>
 8003ccc:	2b70      	cmp	r3, #112	@ 0x70
 8003cce:	d87b      	bhi.n	8003dc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cd0:	2b60      	cmp	r3, #96	@ 0x60
 8003cd2:	d050      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x11a>
 8003cd4:	2b60      	cmp	r3, #96	@ 0x60
 8003cd6:	d877      	bhi.n	8003dc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cd8:	2b50      	cmp	r3, #80	@ 0x50
 8003cda:	d03c      	beq.n	8003d56 <HAL_TIM_ConfigClockSource+0xfa>
 8003cdc:	2b50      	cmp	r3, #80	@ 0x50
 8003cde:	d873      	bhi.n	8003dc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ce0:	2b40      	cmp	r3, #64	@ 0x40
 8003ce2:	d058      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x13a>
 8003ce4:	2b40      	cmp	r3, #64	@ 0x40
 8003ce6:	d86f      	bhi.n	8003dc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ce8:	2b30      	cmp	r3, #48	@ 0x30
 8003cea:	d064      	beq.n	8003db6 <HAL_TIM_ConfigClockSource+0x15a>
 8003cec:	2b30      	cmp	r3, #48	@ 0x30
 8003cee:	d86b      	bhi.n	8003dc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	d060      	beq.n	8003db6 <HAL_TIM_ConfigClockSource+0x15a>
 8003cf4:	2b20      	cmp	r3, #32
 8003cf6:	d867      	bhi.n	8003dc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d05c      	beq.n	8003db6 <HAL_TIM_ConfigClockSource+0x15a>
 8003cfc:	2b10      	cmp	r3, #16
 8003cfe:	d05a      	beq.n	8003db6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d00:	e062      	b.n	8003dc8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d12:	f000 fb1f 	bl	8004354 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	609a      	str	r2, [r3, #8]
      break;
 8003d2e:	e04f      	b.n	8003dd0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d40:	f000 fb08 	bl	8004354 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689a      	ldr	r2, [r3, #8]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d52:	609a      	str	r2, [r3, #8]
      break;
 8003d54:	e03c      	b.n	8003dd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d62:	461a      	mov	r2, r3
 8003d64:	f000 fa7c 	bl	8004260 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2150      	movs	r1, #80	@ 0x50
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 fad5 	bl	800431e <TIM_ITRx_SetConfig>
      break;
 8003d74:	e02c      	b.n	8003dd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d82:	461a      	mov	r2, r3
 8003d84:	f000 fa9b 	bl	80042be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2160      	movs	r1, #96	@ 0x60
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 fac5 	bl	800431e <TIM_ITRx_SetConfig>
      break;
 8003d94:	e01c      	b.n	8003dd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003da2:	461a      	mov	r2, r3
 8003da4:	f000 fa5c 	bl	8004260 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2140      	movs	r1, #64	@ 0x40
 8003dae:	4618      	mov	r0, r3
 8003db0:	f000 fab5 	bl	800431e <TIM_ITRx_SetConfig>
      break;
 8003db4:	e00c      	b.n	8003dd0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	4610      	mov	r0, r2
 8003dc2:	f000 faac 	bl	800431e <TIM_ITRx_SetConfig>
      break;
 8003dc6:	e003      	b.n	8003dd0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	73fb      	strb	r3, [r7, #15]
      break;
 8003dcc:	e000      	b.n	8003dd0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003dce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}

08003dea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b083      	sub	sp, #12
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003df2:	bf00      	nop
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b083      	sub	sp, #12
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e06:	bf00      	nop
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr

08003e12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e12:	b480      	push	{r7}
 8003e14:	b083      	sub	sp, #12
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e1a:	bf00      	nop
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr

08003e26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e26:	b480      	push	{r7}
 8003e28:	b083      	sub	sp, #12
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e2e:	bf00      	nop
 8003e30:	370c      	adds	r7, #12
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
	...

08003e3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a37      	ldr	r2, [pc, #220]	@ (8003f2c <TIM_Base_SetConfig+0xf0>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d00f      	beq.n	8003e74 <TIM_Base_SetConfig+0x38>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e5a:	d00b      	beq.n	8003e74 <TIM_Base_SetConfig+0x38>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a34      	ldr	r2, [pc, #208]	@ (8003f30 <TIM_Base_SetConfig+0xf4>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d007      	beq.n	8003e74 <TIM_Base_SetConfig+0x38>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a33      	ldr	r2, [pc, #204]	@ (8003f34 <TIM_Base_SetConfig+0xf8>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d003      	beq.n	8003e74 <TIM_Base_SetConfig+0x38>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a32      	ldr	r2, [pc, #200]	@ (8003f38 <TIM_Base_SetConfig+0xfc>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d108      	bne.n	8003e86 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	68fa      	ldr	r2, [r7, #12]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a28      	ldr	r2, [pc, #160]	@ (8003f2c <TIM_Base_SetConfig+0xf0>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d01b      	beq.n	8003ec6 <TIM_Base_SetConfig+0x8a>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e94:	d017      	beq.n	8003ec6 <TIM_Base_SetConfig+0x8a>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a25      	ldr	r2, [pc, #148]	@ (8003f30 <TIM_Base_SetConfig+0xf4>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d013      	beq.n	8003ec6 <TIM_Base_SetConfig+0x8a>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a24      	ldr	r2, [pc, #144]	@ (8003f34 <TIM_Base_SetConfig+0xf8>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d00f      	beq.n	8003ec6 <TIM_Base_SetConfig+0x8a>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a23      	ldr	r2, [pc, #140]	@ (8003f38 <TIM_Base_SetConfig+0xfc>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d00b      	beq.n	8003ec6 <TIM_Base_SetConfig+0x8a>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a22      	ldr	r2, [pc, #136]	@ (8003f3c <TIM_Base_SetConfig+0x100>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d007      	beq.n	8003ec6 <TIM_Base_SetConfig+0x8a>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a21      	ldr	r2, [pc, #132]	@ (8003f40 <TIM_Base_SetConfig+0x104>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d003      	beq.n	8003ec6 <TIM_Base_SetConfig+0x8a>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a20      	ldr	r2, [pc, #128]	@ (8003f44 <TIM_Base_SetConfig+0x108>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d108      	bne.n	8003ed8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ecc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	689a      	ldr	r2, [r3, #8]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8003f2c <TIM_Base_SetConfig+0xf0>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d103      	bne.n	8003f06 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	691a      	ldr	r2, [r3, #16]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f043 0204 	orr.w	r2, r3, #4
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2201      	movs	r2, #1
 8003f16:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	601a      	str	r2, [r3, #0]
}
 8003f1e:	bf00      	nop
 8003f20:	3714      	adds	r7, #20
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40010000 	.word	0x40010000
 8003f30:	40000400 	.word	0x40000400
 8003f34:	40000800 	.word	0x40000800
 8003f38:	40000c00 	.word	0x40000c00
 8003f3c:	40014000 	.word	0x40014000
 8003f40:	40014400 	.word	0x40014400
 8003f44:	40014800 	.word	0x40014800

08003f48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
 8003f5c:	f023 0201 	bic.w	r2, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f023 0303 	bic.w	r3, r3, #3
 8003f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	f023 0302 	bic.w	r3, r3, #2
 8003f90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4a1c      	ldr	r2, [pc, #112]	@ (8004010 <TIM_OC1_SetConfig+0xc8>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d10c      	bne.n	8003fbe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f023 0308 	bic.w	r3, r3, #8
 8003faa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	f023 0304 	bic.w	r3, r3, #4
 8003fbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a13      	ldr	r2, [pc, #76]	@ (8004010 <TIM_OC1_SetConfig+0xc8>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d111      	bne.n	8003fea <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685a      	ldr	r2, [r3, #4]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	621a      	str	r2, [r3, #32]
}
 8004004:	bf00      	nop
 8004006:	371c      	adds	r7, #28
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr
 8004010:	40010000 	.word	0x40010000

08004014 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004014:	b480      	push	{r7}
 8004016:	b087      	sub	sp, #28
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a1b      	ldr	r3, [r3, #32]
 8004022:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a1b      	ldr	r3, [r3, #32]
 8004028:	f023 0210 	bic.w	r2, r3, #16
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800404a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	021b      	lsls	r3, r3, #8
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	4313      	orrs	r3, r2
 8004056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	f023 0320 	bic.w	r3, r3, #32
 800405e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	697a      	ldr	r2, [r7, #20]
 8004068:	4313      	orrs	r3, r2
 800406a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	4a1e      	ldr	r2, [pc, #120]	@ (80040e8 <TIM_OC2_SetConfig+0xd4>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d10d      	bne.n	8004090 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800407a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	011b      	lsls	r3, r3, #4
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	4313      	orrs	r3, r2
 8004086:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800408e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a15      	ldr	r2, [pc, #84]	@ (80040e8 <TIM_OC2_SetConfig+0xd4>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d113      	bne.n	80040c0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800409e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80040a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	695b      	ldr	r3, [r3, #20]
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	4313      	orrs	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	621a      	str	r2, [r3, #32]
}
 80040da:	bf00      	nop
 80040dc:	371c      	adds	r7, #28
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	40010000 	.word	0x40010000

080040ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b087      	sub	sp, #28
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800411a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f023 0303 	bic.w	r3, r3, #3
 8004122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	4313      	orrs	r3, r2
 800412c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	021b      	lsls	r3, r3, #8
 800413c:	697a      	ldr	r2, [r7, #20]
 800413e:	4313      	orrs	r3, r2
 8004140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a1d      	ldr	r2, [pc, #116]	@ (80041bc <TIM_OC3_SetConfig+0xd0>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d10d      	bne.n	8004166 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004150:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	021b      	lsls	r3, r3, #8
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	4313      	orrs	r3, r2
 800415c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004164:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a14      	ldr	r2, [pc, #80]	@ (80041bc <TIM_OC3_SetConfig+0xd0>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d113      	bne.n	8004196 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800417c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	4313      	orrs	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	011b      	lsls	r3, r3, #4
 8004190:	693a      	ldr	r2, [r7, #16]
 8004192:	4313      	orrs	r3, r2
 8004194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	693a      	ldr	r2, [r7, #16]
 800419a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	697a      	ldr	r2, [r7, #20]
 80041ae:	621a      	str	r2, [r3, #32]
}
 80041b0:	bf00      	nop
 80041b2:	371c      	adds	r7, #28
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	40010000 	.word	0x40010000

080041c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b087      	sub	sp, #28
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a1b      	ldr	r3, [r3, #32]
 80041d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	69db      	ldr	r3, [r3, #28]
 80041e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	021b      	lsls	r3, r3, #8
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	4313      	orrs	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800420a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	031b      	lsls	r3, r3, #12
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	4313      	orrs	r3, r2
 8004216:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a10      	ldr	r2, [pc, #64]	@ (800425c <TIM_OC4_SetConfig+0x9c>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d109      	bne.n	8004234 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004226:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	019b      	lsls	r3, r3, #6
 800422e:	697a      	ldr	r2, [r7, #20]
 8004230:	4313      	orrs	r3, r2
 8004232:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685a      	ldr	r2, [r3, #4]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	621a      	str	r2, [r3, #32]
}
 800424e:	bf00      	nop
 8004250:	371c      	adds	r7, #28
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	40010000 	.word	0x40010000

08004260 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004260:	b480      	push	{r7}
 8004262:	b087      	sub	sp, #28
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6a1b      	ldr	r3, [r3, #32]
 8004270:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	f023 0201 	bic.w	r2, r3, #1
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	699b      	ldr	r3, [r3, #24]
 8004282:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800428a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	4313      	orrs	r3, r2
 8004294:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	f023 030a 	bic.w	r3, r3, #10
 800429c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	621a      	str	r2, [r3, #32]
}
 80042b2:	bf00      	nop
 80042b4:	371c      	adds	r7, #28
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042be:	b480      	push	{r7}
 80042c0:	b087      	sub	sp, #28
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	60f8      	str	r0, [r7, #12]
 80042c6:	60b9      	str	r1, [r7, #8]
 80042c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6a1b      	ldr	r3, [r3, #32]
 80042ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6a1b      	ldr	r3, [r3, #32]
 80042d4:	f023 0210 	bic.w	r2, r3, #16
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80042e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	031b      	lsls	r3, r3, #12
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80042fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	011b      	lsls	r3, r3, #4
 8004300:	697a      	ldr	r2, [r7, #20]
 8004302:	4313      	orrs	r3, r2
 8004304:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	697a      	ldr	r2, [r7, #20]
 8004310:	621a      	str	r2, [r3, #32]
}
 8004312:	bf00      	nop
 8004314:	371c      	adds	r7, #28
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800431e:	b480      	push	{r7}
 8004320:	b085      	sub	sp, #20
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
 8004326:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004334:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	4313      	orrs	r3, r2
 800433c:	f043 0307 	orr.w	r3, r3, #7
 8004340:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	609a      	str	r2, [r3, #8]
}
 8004348:	bf00      	nop
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004354:	b480      	push	{r7}
 8004356:	b087      	sub	sp, #28
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
 8004360:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800436e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	021a      	lsls	r2, r3, #8
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	431a      	orrs	r2, r3
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	4313      	orrs	r3, r2
 800437c:	697a      	ldr	r2, [r7, #20]
 800437e:	4313      	orrs	r3, r2
 8004380:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	697a      	ldr	r2, [r7, #20]
 8004386:	609a      	str	r2, [r3, #8]
}
 8004388:	bf00      	nop
 800438a:	371c      	adds	r7, #28
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004394:	b480      	push	{r7}
 8004396:	b087      	sub	sp, #28
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	f003 031f 	and.w	r3, r3, #31
 80043a6:	2201      	movs	r2, #1
 80043a8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6a1a      	ldr	r2, [r3, #32]
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	43db      	mvns	r3, r3
 80043b6:	401a      	ands	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6a1a      	ldr	r2, [r3, #32]
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	f003 031f 	and.w	r3, r3, #31
 80043c6:	6879      	ldr	r1, [r7, #4]
 80043c8:	fa01 f303 	lsl.w	r3, r1, r3
 80043cc:	431a      	orrs	r2, r3
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	621a      	str	r2, [r3, #32]
}
 80043d2:	bf00      	nop
 80043d4:	371c      	adds	r7, #28
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
	...

080043e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d101      	bne.n	80043f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043f4:	2302      	movs	r3, #2
 80043f6:	e050      	b.n	800449a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800441e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	4313      	orrs	r3, r2
 8004428:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a1c      	ldr	r2, [pc, #112]	@ (80044a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d018      	beq.n	800446e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004444:	d013      	beq.n	800446e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a18      	ldr	r2, [pc, #96]	@ (80044ac <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d00e      	beq.n	800446e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a16      	ldr	r2, [pc, #88]	@ (80044b0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d009      	beq.n	800446e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a15      	ldr	r2, [pc, #84]	@ (80044b4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d004      	beq.n	800446e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a13      	ldr	r2, [pc, #76]	@ (80044b8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d10c      	bne.n	8004488 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004474:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	4313      	orrs	r3, r2
 800447e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	68ba      	ldr	r2, [r7, #8]
 8004486:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3714      	adds	r7, #20
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	40010000 	.word	0x40010000
 80044ac:	40000400 	.word	0x40000400
 80044b0:	40000800 	.word	0x40000800
 80044b4:	40000c00 	.word	0x40000c00
 80044b8:	40014000 	.word	0x40014000

080044bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044d8:	bf00      	nop
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b085      	sub	sp, #20
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	4603      	mov	r3, r0
 80044ec:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80044ee:	2300      	movs	r3, #0
 80044f0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80044f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044f6:	2b84      	cmp	r3, #132	@ 0x84
 80044f8:	d005      	beq.n	8004506 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80044fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	4413      	add	r3, r2
 8004502:	3303      	adds	r3, #3
 8004504:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004506:	68fb      	ldr	r3, [r7, #12]
}
 8004508:	4618      	mov	r0, r3
 800450a:	3714      	adds	r7, #20
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004518:	f000 fafc 	bl	8004b14 <vTaskStartScheduler>
  
  return osOK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	bd80      	pop	{r7, pc}

08004522 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004522:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004524:	b089      	sub	sp, #36	@ 0x24
 8004526:	af04      	add	r7, sp, #16
 8004528:	6078      	str	r0, [r7, #4]
 800452a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d020      	beq.n	8004576 <osThreadCreate+0x54>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d01c      	beq.n	8004576 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685c      	ldr	r4, [r3, #4]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	691e      	ldr	r6, [r3, #16]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800454e:	4618      	mov	r0, r3
 8004550:	f7ff ffc8 	bl	80044e4 <makeFreeRtosPriority>
 8004554:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800455e:	9202      	str	r2, [sp, #8]
 8004560:	9301      	str	r3, [sp, #4]
 8004562:	9100      	str	r1, [sp, #0]
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	4632      	mov	r2, r6
 8004568:	4629      	mov	r1, r5
 800456a:	4620      	mov	r0, r4
 800456c:	f000 f8ed 	bl	800474a <xTaskCreateStatic>
 8004570:	4603      	mov	r3, r0
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	e01c      	b.n	80045b0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685c      	ldr	r4, [r3, #4]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004582:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800458a:	4618      	mov	r0, r3
 800458c:	f7ff ffaa 	bl	80044e4 <makeFreeRtosPriority>
 8004590:	4602      	mov	r2, r0
 8004592:	f107 030c 	add.w	r3, r7, #12
 8004596:	9301      	str	r3, [sp, #4]
 8004598:	9200      	str	r2, [sp, #0]
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	4632      	mov	r2, r6
 800459e:	4629      	mov	r1, r5
 80045a0:	4620      	mov	r0, r4
 80045a2:	f000 f932 	bl	800480a <xTaskCreate>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d001      	beq.n	80045b0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80045ac:	2300      	movs	r3, #0
 80045ae:	e000      	b.n	80045b2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80045b0:	68fb      	ldr	r3, [r7, #12]
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3714      	adds	r7, #20
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080045ba <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b084      	sub	sp, #16
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <osDelay+0x16>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	e000      	b.n	80045d2 <osDelay+0x18>
 80045d0:	2301      	movs	r3, #1
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 fa68 	bl	8004aa8 <vTaskDelay>
  
  return osOK;
 80045d8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80045e2:	b480      	push	{r7}
 80045e4:	b083      	sub	sp, #12
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f103 0208 	add.w	r2, r3, #8
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f04f 32ff 	mov.w	r2, #4294967295
 80045fa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f103 0208 	add.w	r2, r3, #8
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f103 0208 	add.w	r2, r3, #8
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004616:	bf00      	nop
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr

08004622 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004622:	b480      	push	{r7}
 8004624:	b083      	sub	sp, #12
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	689a      	ldr	r2, [r3, #8]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	683a      	ldr	r2, [r7, #0]
 8004666:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	1c5a      	adds	r2, r3, #1
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	601a      	str	r2, [r3, #0]
}
 8004678:	bf00      	nop
 800467a:	3714      	adds	r7, #20
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469a:	d103      	bne.n	80046a4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	60fb      	str	r3, [r7, #12]
 80046a2:	e00c      	b.n	80046be <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	3308      	adds	r3, #8
 80046a8:	60fb      	str	r3, [r7, #12]
 80046aa:	e002      	b.n	80046b2 <vListInsert+0x2e>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68ba      	ldr	r2, [r7, #8]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d2f6      	bcs.n	80046ac <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	685a      	ldr	r2, [r3, #4]
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	1c5a      	adds	r2, r3, #1
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	601a      	str	r2, [r3, #0]
}
 80046ea:	bf00      	nop
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr

080046f6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80046f6:	b480      	push	{r7}
 80046f8:	b085      	sub	sp, #20
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	691b      	ldr	r3, [r3, #16]
 8004702:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	6892      	ldr	r2, [r2, #8]
 800470c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	6852      	ldr	r2, [r2, #4]
 8004716:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	429a      	cmp	r2, r3
 8004720:	d103      	bne.n	800472a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	689a      	ldr	r2, [r3, #8]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	1e5a      	subs	r2, r3, #1
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
}
 800473e:	4618      	mov	r0, r3
 8004740:	3714      	adds	r7, #20
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr

0800474a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800474a:	b580      	push	{r7, lr}
 800474c:	b08e      	sub	sp, #56	@ 0x38
 800474e:	af04      	add	r7, sp, #16
 8004750:	60f8      	str	r0, [r7, #12]
 8004752:	60b9      	str	r1, [r7, #8]
 8004754:	607a      	str	r2, [r7, #4]
 8004756:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10b      	bne.n	8004776 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800475e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004762:	f383 8811 	msr	BASEPRI, r3
 8004766:	f3bf 8f6f 	isb	sy
 800476a:	f3bf 8f4f 	dsb	sy
 800476e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004770:	bf00      	nop
 8004772:	bf00      	nop
 8004774:	e7fd      	b.n	8004772 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10b      	bne.n	8004794 <xTaskCreateStatic+0x4a>
	__asm volatile
 800477c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004780:	f383 8811 	msr	BASEPRI, r3
 8004784:	f3bf 8f6f 	isb	sy
 8004788:	f3bf 8f4f 	dsb	sy
 800478c:	61fb      	str	r3, [r7, #28]
}
 800478e:	bf00      	nop
 8004790:	bf00      	nop
 8004792:	e7fd      	b.n	8004790 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004794:	23a0      	movs	r3, #160	@ 0xa0
 8004796:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	2ba0      	cmp	r3, #160	@ 0xa0
 800479c:	d00b      	beq.n	80047b6 <xTaskCreateStatic+0x6c>
	__asm volatile
 800479e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a2:	f383 8811 	msr	BASEPRI, r3
 80047a6:	f3bf 8f6f 	isb	sy
 80047aa:	f3bf 8f4f 	dsb	sy
 80047ae:	61bb      	str	r3, [r7, #24]
}
 80047b0:	bf00      	nop
 80047b2:	bf00      	nop
 80047b4:	e7fd      	b.n	80047b2 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80047b6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80047b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d01e      	beq.n	80047fc <xTaskCreateStatic+0xb2>
 80047be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d01b      	beq.n	80047fc <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80047c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047c6:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80047c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047cc:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80047ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d0:	2202      	movs	r2, #2
 80047d2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80047d6:	2300      	movs	r3, #0
 80047d8:	9303      	str	r3, [sp, #12]
 80047da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047dc:	9302      	str	r3, [sp, #8]
 80047de:	f107 0314 	add.w	r3, r7, #20
 80047e2:	9301      	str	r3, [sp, #4]
 80047e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	68b9      	ldr	r1, [r7, #8]
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f000 f850 	bl	8004894 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80047f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80047f6:	f000 f8ed 	bl	80049d4 <prvAddNewTaskToReadyList>
 80047fa:	e001      	b.n	8004800 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80047fc:	2300      	movs	r3, #0
 80047fe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004800:	697b      	ldr	r3, [r7, #20]
	}
 8004802:	4618      	mov	r0, r3
 8004804:	3728      	adds	r7, #40	@ 0x28
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800480a:	b580      	push	{r7, lr}
 800480c:	b08c      	sub	sp, #48	@ 0x30
 800480e:	af04      	add	r7, sp, #16
 8004810:	60f8      	str	r0, [r7, #12]
 8004812:	60b9      	str	r1, [r7, #8]
 8004814:	603b      	str	r3, [r7, #0]
 8004816:	4613      	mov	r3, r2
 8004818:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800481a:	88fb      	ldrh	r3, [r7, #6]
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	4618      	mov	r0, r3
 8004820:	f000 ff02 	bl	8005628 <pvPortMalloc>
 8004824:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00e      	beq.n	800484a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800482c:	20a0      	movs	r0, #160	@ 0xa0
 800482e:	f000 fefb 	bl	8005628 <pvPortMalloc>
 8004832:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d003      	beq.n	8004842 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004840:	e005      	b.n	800484e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004842:	6978      	ldr	r0, [r7, #20]
 8004844:	f000 ffbe 	bl	80057c4 <vPortFree>
 8004848:	e001      	b.n	800484e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800484a:	2300      	movs	r3, #0
 800484c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d017      	beq.n	8004884 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800485c:	88fa      	ldrh	r2, [r7, #6]
 800485e:	2300      	movs	r3, #0
 8004860:	9303      	str	r3, [sp, #12]
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	9302      	str	r3, [sp, #8]
 8004866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004868:	9301      	str	r3, [sp, #4]
 800486a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486c:	9300      	str	r3, [sp, #0]
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	68b9      	ldr	r1, [r7, #8]
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 f80e 	bl	8004894 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004878:	69f8      	ldr	r0, [r7, #28]
 800487a:	f000 f8ab 	bl	80049d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800487e:	2301      	movs	r3, #1
 8004880:	61bb      	str	r3, [r7, #24]
 8004882:	e002      	b.n	800488a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004884:	f04f 33ff 	mov.w	r3, #4294967295
 8004888:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800488a:	69bb      	ldr	r3, [r7, #24]
	}
 800488c:	4618      	mov	r0, r3
 800488e:	3720      	adds	r7, #32
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b088      	sub	sp, #32
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
 80048a0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80048a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80048ac:	3b01      	subs	r3, #1
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	4413      	add	r3, r2
 80048b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	f023 0307 	bic.w	r3, r3, #7
 80048ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	f003 0307 	and.w	r3, r3, #7
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00b      	beq.n	80048de <prvInitialiseNewTask+0x4a>
	__asm volatile
 80048c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ca:	f383 8811 	msr	BASEPRI, r3
 80048ce:	f3bf 8f6f 	isb	sy
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	617b      	str	r3, [r7, #20]
}
 80048d8:	bf00      	nop
 80048da:	bf00      	nop
 80048dc:	e7fd      	b.n	80048da <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d01f      	beq.n	8004924 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80048e4:	2300      	movs	r3, #0
 80048e6:	61fb      	str	r3, [r7, #28]
 80048e8:	e012      	b.n	8004910 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80048ea:	68ba      	ldr	r2, [r7, #8]
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	4413      	add	r3, r2
 80048f0:	7819      	ldrb	r1, [r3, #0]
 80048f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	4413      	add	r3, r2
 80048f8:	3334      	adds	r3, #52	@ 0x34
 80048fa:	460a      	mov	r2, r1
 80048fc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	4413      	add	r3, r2
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d006      	beq.n	8004918 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	3301      	adds	r3, #1
 800490e:	61fb      	str	r3, [r7, #28]
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	2b0f      	cmp	r3, #15
 8004914:	d9e9      	bls.n	80048ea <prvInitialiseNewTask+0x56>
 8004916:	e000      	b.n	800491a <prvInitialiseNewTask+0x86>
			{
				break;
 8004918:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800491a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004922:	e003      	b.n	800492c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004926:	2200      	movs	r2, #0
 8004928:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800492c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800492e:	2b06      	cmp	r3, #6
 8004930:	d901      	bls.n	8004936 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004932:	2306      	movs	r3, #6
 8004934:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004938:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800493a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800493c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004940:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004944:	2200      	movs	r2, #0
 8004946:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800494a:	3304      	adds	r3, #4
 800494c:	4618      	mov	r0, r3
 800494e:	f7ff fe68 	bl	8004622 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004954:	3318      	adds	r3, #24
 8004956:	4618      	mov	r0, r3
 8004958:	f7ff fe63 	bl	8004622 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800495c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004960:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004964:	f1c3 0207 	rsb	r2, r3, #7
 8004968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800496c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004970:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004974:	2200      	movs	r2, #0
 8004976:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800497a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497c:	2200      	movs	r2, #0
 800497e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004984:	334c      	adds	r3, #76	@ 0x4c
 8004986:	224c      	movs	r2, #76	@ 0x4c
 8004988:	2100      	movs	r1, #0
 800498a:	4618      	mov	r0, r3
 800498c:	f001 f85a 	bl	8005a44 <memset>
 8004990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004992:	4a0d      	ldr	r2, [pc, #52]	@ (80049c8 <prvInitialiseNewTask+0x134>)
 8004994:	651a      	str	r2, [r3, #80]	@ 0x50
 8004996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004998:	4a0c      	ldr	r2, [pc, #48]	@ (80049cc <prvInitialiseNewTask+0x138>)
 800499a:	655a      	str	r2, [r3, #84]	@ 0x54
 800499c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499e:	4a0c      	ldr	r2, [pc, #48]	@ (80049d0 <prvInitialiseNewTask+0x13c>)
 80049a0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	68f9      	ldr	r1, [r7, #12]
 80049a6:	69b8      	ldr	r0, [r7, #24]
 80049a8:	f000 fc2a 	bl	8005200 <pxPortInitialiseStack>
 80049ac:	4602      	mov	r2, r0
 80049ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80049b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d002      	beq.n	80049be <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80049b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049be:	bf00      	nop
 80049c0:	3720      	adds	r7, #32
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	200044a8 	.word	0x200044a8
 80049cc:	20004510 	.word	0x20004510
 80049d0:	20004578 	.word	0x20004578

080049d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80049dc:	f000 fd44 	bl	8005468 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80049e0:	4b2a      	ldr	r3, [pc, #168]	@ (8004a8c <prvAddNewTaskToReadyList+0xb8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	3301      	adds	r3, #1
 80049e6:	4a29      	ldr	r2, [pc, #164]	@ (8004a8c <prvAddNewTaskToReadyList+0xb8>)
 80049e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80049ea:	4b29      	ldr	r3, [pc, #164]	@ (8004a90 <prvAddNewTaskToReadyList+0xbc>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d109      	bne.n	8004a06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80049f2:	4a27      	ldr	r2, [pc, #156]	@ (8004a90 <prvAddNewTaskToReadyList+0xbc>)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80049f8:	4b24      	ldr	r3, [pc, #144]	@ (8004a8c <prvAddNewTaskToReadyList+0xb8>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d110      	bne.n	8004a22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a00:	f000 fad4 	bl	8004fac <prvInitialiseTaskLists>
 8004a04:	e00d      	b.n	8004a22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a06:	4b23      	ldr	r3, [pc, #140]	@ (8004a94 <prvAddNewTaskToReadyList+0xc0>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d109      	bne.n	8004a22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a0e:	4b20      	ldr	r3, [pc, #128]	@ (8004a90 <prvAddNewTaskToReadyList+0xbc>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d802      	bhi.n	8004a22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a1c:	4a1c      	ldr	r2, [pc, #112]	@ (8004a90 <prvAddNewTaskToReadyList+0xbc>)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a22:	4b1d      	ldr	r3, [pc, #116]	@ (8004a98 <prvAddNewTaskToReadyList+0xc4>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	3301      	adds	r3, #1
 8004a28:	4a1b      	ldr	r2, [pc, #108]	@ (8004a98 <prvAddNewTaskToReadyList+0xc4>)
 8004a2a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a30:	2201      	movs	r2, #1
 8004a32:	409a      	lsls	r2, r3
 8004a34:	4b19      	ldr	r3, [pc, #100]	@ (8004a9c <prvAddNewTaskToReadyList+0xc8>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	4a18      	ldr	r2, [pc, #96]	@ (8004a9c <prvAddNewTaskToReadyList+0xc8>)
 8004a3c:	6013      	str	r3, [r2, #0]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a42:	4613      	mov	r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	4413      	add	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4a15      	ldr	r2, [pc, #84]	@ (8004aa0 <prvAddNewTaskToReadyList+0xcc>)
 8004a4c:	441a      	add	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	3304      	adds	r3, #4
 8004a52:	4619      	mov	r1, r3
 8004a54:	4610      	mov	r0, r2
 8004a56:	f7ff fdf1 	bl	800463c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a5a:	f000 fd37 	bl	80054cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a94 <prvAddNewTaskToReadyList+0xc0>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d00e      	beq.n	8004a84 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004a66:	4b0a      	ldr	r3, [pc, #40]	@ (8004a90 <prvAddNewTaskToReadyList+0xbc>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d207      	bcs.n	8004a84 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004a74:	4b0b      	ldr	r3, [pc, #44]	@ (8004aa4 <prvAddNewTaskToReadyList+0xd0>)
 8004a76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a7a:	601a      	str	r2, [r3, #0]
 8004a7c:	f3bf 8f4f 	dsb	sy
 8004a80:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a84:	bf00      	nop
 8004a86:	3708      	adds	r7, #8
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	20000854 	.word	0x20000854
 8004a90:	20000754 	.word	0x20000754
 8004a94:	20000860 	.word	0x20000860
 8004a98:	20000870 	.word	0x20000870
 8004a9c:	2000085c 	.word	0x2000085c
 8004aa0:	20000758 	.word	0x20000758
 8004aa4:	e000ed04 	.word	0xe000ed04

08004aa8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d018      	beq.n	8004aec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004aba:	4b14      	ldr	r3, [pc, #80]	@ (8004b0c <vTaskDelay+0x64>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00b      	beq.n	8004ada <vTaskDelay+0x32>
	__asm volatile
 8004ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac6:	f383 8811 	msr	BASEPRI, r3
 8004aca:	f3bf 8f6f 	isb	sy
 8004ace:	f3bf 8f4f 	dsb	sy
 8004ad2:	60bb      	str	r3, [r7, #8]
}
 8004ad4:	bf00      	nop
 8004ad6:	bf00      	nop
 8004ad8:	e7fd      	b.n	8004ad6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004ada:	f000 f885 	bl	8004be8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004ade:	2100      	movs	r1, #0
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 fb27 	bl	8005134 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004ae6:	f000 f88d 	bl	8004c04 <xTaskResumeAll>
 8004aea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d107      	bne.n	8004b02 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004af2:	4b07      	ldr	r3, [pc, #28]	@ (8004b10 <vTaskDelay+0x68>)
 8004af4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004af8:	601a      	str	r2, [r3, #0]
 8004afa:	f3bf 8f4f 	dsb	sy
 8004afe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b02:	bf00      	nop
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	2000087c 	.word	0x2000087c
 8004b10:	e000ed04 	.word	0xe000ed04

08004b14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b08a      	sub	sp, #40	@ 0x28
 8004b18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b22:	463a      	mov	r2, r7
 8004b24:	1d39      	adds	r1, r7, #4
 8004b26:	f107 0308 	add.w	r3, r7, #8
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7fb ff14 	bl	8000958 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b30:	6839      	ldr	r1, [r7, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	9202      	str	r2, [sp, #8]
 8004b38:	9301      	str	r3, [sp, #4]
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	9300      	str	r3, [sp, #0]
 8004b3e:	2300      	movs	r3, #0
 8004b40:	460a      	mov	r2, r1
 8004b42:	4921      	ldr	r1, [pc, #132]	@ (8004bc8 <vTaskStartScheduler+0xb4>)
 8004b44:	4821      	ldr	r0, [pc, #132]	@ (8004bcc <vTaskStartScheduler+0xb8>)
 8004b46:	f7ff fe00 	bl	800474a <xTaskCreateStatic>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	4a20      	ldr	r2, [pc, #128]	@ (8004bd0 <vTaskStartScheduler+0xbc>)
 8004b4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004b50:	4b1f      	ldr	r3, [pc, #124]	@ (8004bd0 <vTaskStartScheduler+0xbc>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d002      	beq.n	8004b5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	617b      	str	r3, [r7, #20]
 8004b5c:	e001      	b.n	8004b62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d11b      	bne.n	8004ba0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b6c:	f383 8811 	msr	BASEPRI, r3
 8004b70:	f3bf 8f6f 	isb	sy
 8004b74:	f3bf 8f4f 	dsb	sy
 8004b78:	613b      	str	r3, [r7, #16]
}
 8004b7a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004b7c:	4b15      	ldr	r3, [pc, #84]	@ (8004bd4 <vTaskStartScheduler+0xc0>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	334c      	adds	r3, #76	@ 0x4c
 8004b82:	4a15      	ldr	r2, [pc, #84]	@ (8004bd8 <vTaskStartScheduler+0xc4>)
 8004b84:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004b86:	4b15      	ldr	r3, [pc, #84]	@ (8004bdc <vTaskStartScheduler+0xc8>)
 8004b88:	f04f 32ff 	mov.w	r2, #4294967295
 8004b8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004b8e:	4b14      	ldr	r3, [pc, #80]	@ (8004be0 <vTaskStartScheduler+0xcc>)
 8004b90:	2201      	movs	r2, #1
 8004b92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004b94:	4b13      	ldr	r3, [pc, #76]	@ (8004be4 <vTaskStartScheduler+0xd0>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004b9a:	f000 fbc1 	bl	8005320 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004b9e:	e00f      	b.n	8004bc0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba6:	d10b      	bne.n	8004bc0 <vTaskStartScheduler+0xac>
	__asm volatile
 8004ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bac:	f383 8811 	msr	BASEPRI, r3
 8004bb0:	f3bf 8f6f 	isb	sy
 8004bb4:	f3bf 8f4f 	dsb	sy
 8004bb8:	60fb      	str	r3, [r7, #12]
}
 8004bba:	bf00      	nop
 8004bbc:	bf00      	nop
 8004bbe:	e7fd      	b.n	8004bbc <vTaskStartScheduler+0xa8>
}
 8004bc0:	bf00      	nop
 8004bc2:	3718      	adds	r7, #24
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	08006444 	.word	0x08006444
 8004bcc:	08004f7d 	.word	0x08004f7d
 8004bd0:	20000878 	.word	0x20000878
 8004bd4:	20000754 	.word	0x20000754
 8004bd8:	20000010 	.word	0x20000010
 8004bdc:	20000874 	.word	0x20000874
 8004be0:	20000860 	.word	0x20000860
 8004be4:	20000858 	.word	0x20000858

08004be8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004be8:	b480      	push	{r7}
 8004bea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004bec:	4b04      	ldr	r3, [pc, #16]	@ (8004c00 <vTaskSuspendAll+0x18>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	4a03      	ldr	r2, [pc, #12]	@ (8004c00 <vTaskSuspendAll+0x18>)
 8004bf4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004bf6:	bf00      	nop
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr
 8004c00:	2000087c 	.word	0x2000087c

08004c04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c12:	4b42      	ldr	r3, [pc, #264]	@ (8004d1c <xTaskResumeAll+0x118>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d10b      	bne.n	8004c32 <xTaskResumeAll+0x2e>
	__asm volatile
 8004c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c1e:	f383 8811 	msr	BASEPRI, r3
 8004c22:	f3bf 8f6f 	isb	sy
 8004c26:	f3bf 8f4f 	dsb	sy
 8004c2a:	603b      	str	r3, [r7, #0]
}
 8004c2c:	bf00      	nop
 8004c2e:	bf00      	nop
 8004c30:	e7fd      	b.n	8004c2e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c32:	f000 fc19 	bl	8005468 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004c36:	4b39      	ldr	r3, [pc, #228]	@ (8004d1c <xTaskResumeAll+0x118>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	4a37      	ldr	r2, [pc, #220]	@ (8004d1c <xTaskResumeAll+0x118>)
 8004c3e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c40:	4b36      	ldr	r3, [pc, #216]	@ (8004d1c <xTaskResumeAll+0x118>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d161      	bne.n	8004d0c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004c48:	4b35      	ldr	r3, [pc, #212]	@ (8004d20 <xTaskResumeAll+0x11c>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d05d      	beq.n	8004d0c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c50:	e02e      	b.n	8004cb0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c52:	4b34      	ldr	r3, [pc, #208]	@ (8004d24 <xTaskResumeAll+0x120>)
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	3318      	adds	r3, #24
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7ff fd49 	bl	80046f6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	3304      	adds	r3, #4
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7ff fd44 	bl	80046f6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c72:	2201      	movs	r2, #1
 8004c74:	409a      	lsls	r2, r3
 8004c76:	4b2c      	ldr	r3, [pc, #176]	@ (8004d28 <xTaskResumeAll+0x124>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	4a2a      	ldr	r2, [pc, #168]	@ (8004d28 <xTaskResumeAll+0x124>)
 8004c7e:	6013      	str	r3, [r2, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c84:	4613      	mov	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	4413      	add	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4a27      	ldr	r2, [pc, #156]	@ (8004d2c <xTaskResumeAll+0x128>)
 8004c8e:	441a      	add	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	3304      	adds	r3, #4
 8004c94:	4619      	mov	r1, r3
 8004c96:	4610      	mov	r0, r2
 8004c98:	f7ff fcd0 	bl	800463c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ca0:	4b23      	ldr	r3, [pc, #140]	@ (8004d30 <xTaskResumeAll+0x12c>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d302      	bcc.n	8004cb0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004caa:	4b22      	ldr	r3, [pc, #136]	@ (8004d34 <xTaskResumeAll+0x130>)
 8004cac:	2201      	movs	r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8004d24 <xTaskResumeAll+0x120>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1cc      	bne.n	8004c52 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004cbe:	f000 fa19 	bl	80050f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8004d38 <xTaskResumeAll+0x134>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d010      	beq.n	8004cf0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004cce:	f000 f837 	bl	8004d40 <xTaskIncrementTick>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004cd8:	4b16      	ldr	r3, [pc, #88]	@ (8004d34 <xTaskResumeAll+0x130>)
 8004cda:	2201      	movs	r2, #1
 8004cdc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1f1      	bne.n	8004cce <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004cea:	4b13      	ldr	r3, [pc, #76]	@ (8004d38 <xTaskResumeAll+0x134>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004cf0:	4b10      	ldr	r3, [pc, #64]	@ (8004d34 <xTaskResumeAll+0x130>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d009      	beq.n	8004d0c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8004d3c <xTaskResumeAll+0x138>)
 8004cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d02:	601a      	str	r2, [r3, #0]
 8004d04:	f3bf 8f4f 	dsb	sy
 8004d08:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d0c:	f000 fbde 	bl	80054cc <vPortExitCritical>

	return xAlreadyYielded;
 8004d10:	68bb      	ldr	r3, [r7, #8]
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	2000087c 	.word	0x2000087c
 8004d20:	20000854 	.word	0x20000854
 8004d24:	20000814 	.word	0x20000814
 8004d28:	2000085c 	.word	0x2000085c
 8004d2c:	20000758 	.word	0x20000758
 8004d30:	20000754 	.word	0x20000754
 8004d34:	20000868 	.word	0x20000868
 8004d38:	20000864 	.word	0x20000864
 8004d3c:	e000ed04 	.word	0xe000ed04

08004d40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004d46:	2300      	movs	r3, #0
 8004d48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d4a:	4b4f      	ldr	r3, [pc, #316]	@ (8004e88 <xTaskIncrementTick+0x148>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f040 808f 	bne.w	8004e72 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004d54:	4b4d      	ldr	r3, [pc, #308]	@ (8004e8c <xTaskIncrementTick+0x14c>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004d5c:	4a4b      	ldr	r2, [pc, #300]	@ (8004e8c <xTaskIncrementTick+0x14c>)
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d121      	bne.n	8004dac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004d68:	4b49      	ldr	r3, [pc, #292]	@ (8004e90 <xTaskIncrementTick+0x150>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d00b      	beq.n	8004d8a <xTaskIncrementTick+0x4a>
	__asm volatile
 8004d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d76:	f383 8811 	msr	BASEPRI, r3
 8004d7a:	f3bf 8f6f 	isb	sy
 8004d7e:	f3bf 8f4f 	dsb	sy
 8004d82:	603b      	str	r3, [r7, #0]
}
 8004d84:	bf00      	nop
 8004d86:	bf00      	nop
 8004d88:	e7fd      	b.n	8004d86 <xTaskIncrementTick+0x46>
 8004d8a:	4b41      	ldr	r3, [pc, #260]	@ (8004e90 <xTaskIncrementTick+0x150>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	60fb      	str	r3, [r7, #12]
 8004d90:	4b40      	ldr	r3, [pc, #256]	@ (8004e94 <xTaskIncrementTick+0x154>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a3e      	ldr	r2, [pc, #248]	@ (8004e90 <xTaskIncrementTick+0x150>)
 8004d96:	6013      	str	r3, [r2, #0]
 8004d98:	4a3e      	ldr	r2, [pc, #248]	@ (8004e94 <xTaskIncrementTick+0x154>)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6013      	str	r3, [r2, #0]
 8004d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8004e98 <xTaskIncrementTick+0x158>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	3301      	adds	r3, #1
 8004da4:	4a3c      	ldr	r2, [pc, #240]	@ (8004e98 <xTaskIncrementTick+0x158>)
 8004da6:	6013      	str	r3, [r2, #0]
 8004da8:	f000 f9a4 	bl	80050f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004dac:	4b3b      	ldr	r3, [pc, #236]	@ (8004e9c <xTaskIncrementTick+0x15c>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d348      	bcc.n	8004e48 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004db6:	4b36      	ldr	r3, [pc, #216]	@ (8004e90 <xTaskIncrementTick+0x150>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d104      	bne.n	8004dca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dc0:	4b36      	ldr	r3, [pc, #216]	@ (8004e9c <xTaskIncrementTick+0x15c>)
 8004dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8004dc6:	601a      	str	r2, [r3, #0]
					break;
 8004dc8:	e03e      	b.n	8004e48 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dca:	4b31      	ldr	r3, [pc, #196]	@ (8004e90 <xTaskIncrementTick+0x150>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d203      	bcs.n	8004dea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004de2:	4a2e      	ldr	r2, [pc, #184]	@ (8004e9c <xTaskIncrementTick+0x15c>)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004de8:	e02e      	b.n	8004e48 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	3304      	adds	r3, #4
 8004dee:	4618      	mov	r0, r3
 8004df0:	f7ff fc81 	bl	80046f6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d004      	beq.n	8004e06 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	3318      	adds	r3, #24
 8004e00:	4618      	mov	r0, r3
 8004e02:	f7ff fc78 	bl	80046f6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	409a      	lsls	r2, r3
 8004e0e:	4b24      	ldr	r3, [pc, #144]	@ (8004ea0 <xTaskIncrementTick+0x160>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	4a22      	ldr	r2, [pc, #136]	@ (8004ea0 <xTaskIncrementTick+0x160>)
 8004e16:	6013      	str	r3, [r2, #0]
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4413      	add	r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	4a1f      	ldr	r2, [pc, #124]	@ (8004ea4 <xTaskIncrementTick+0x164>)
 8004e26:	441a      	add	r2, r3
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	4610      	mov	r0, r2
 8004e30:	f7ff fc04 	bl	800463c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e38:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea8 <xTaskIncrementTick+0x168>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d3b9      	bcc.n	8004db6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004e42:	2301      	movs	r3, #1
 8004e44:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e46:	e7b6      	b.n	8004db6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004e48:	4b17      	ldr	r3, [pc, #92]	@ (8004ea8 <xTaskIncrementTick+0x168>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e4e:	4915      	ldr	r1, [pc, #84]	@ (8004ea4 <xTaskIncrementTick+0x164>)
 8004e50:	4613      	mov	r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4413      	add	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	440b      	add	r3, r1
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d901      	bls.n	8004e64 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004e60:	2301      	movs	r3, #1
 8004e62:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004e64:	4b11      	ldr	r3, [pc, #68]	@ (8004eac <xTaskIncrementTick+0x16c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d007      	beq.n	8004e7c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	617b      	str	r3, [r7, #20]
 8004e70:	e004      	b.n	8004e7c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004e72:	4b0f      	ldr	r3, [pc, #60]	@ (8004eb0 <xTaskIncrementTick+0x170>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	3301      	adds	r3, #1
 8004e78:	4a0d      	ldr	r2, [pc, #52]	@ (8004eb0 <xTaskIncrementTick+0x170>)
 8004e7a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004e7c:	697b      	ldr	r3, [r7, #20]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3718      	adds	r7, #24
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	2000087c 	.word	0x2000087c
 8004e8c:	20000858 	.word	0x20000858
 8004e90:	2000080c 	.word	0x2000080c
 8004e94:	20000810 	.word	0x20000810
 8004e98:	2000086c 	.word	0x2000086c
 8004e9c:	20000874 	.word	0x20000874
 8004ea0:	2000085c 	.word	0x2000085c
 8004ea4:	20000758 	.word	0x20000758
 8004ea8:	20000754 	.word	0x20000754
 8004eac:	20000868 	.word	0x20000868
 8004eb0:	20000864 	.word	0x20000864

08004eb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b087      	sub	sp, #28
 8004eb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004eba:	4b2a      	ldr	r3, [pc, #168]	@ (8004f64 <vTaskSwitchContext+0xb0>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004ec2:	4b29      	ldr	r3, [pc, #164]	@ (8004f68 <vTaskSwitchContext+0xb4>)
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004ec8:	e045      	b.n	8004f56 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8004eca:	4b27      	ldr	r3, [pc, #156]	@ (8004f68 <vTaskSwitchContext+0xb4>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ed0:	4b26      	ldr	r3, [pc, #152]	@ (8004f6c <vTaskSwitchContext+0xb8>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	fab3 f383 	clz	r3, r3
 8004edc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004ede:	7afb      	ldrb	r3, [r7, #11]
 8004ee0:	f1c3 031f 	rsb	r3, r3, #31
 8004ee4:	617b      	str	r3, [r7, #20]
 8004ee6:	4922      	ldr	r1, [pc, #136]	@ (8004f70 <vTaskSwitchContext+0xbc>)
 8004ee8:	697a      	ldr	r2, [r7, #20]
 8004eea:	4613      	mov	r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	4413      	add	r3, r2
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	440b      	add	r3, r1
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10b      	bne.n	8004f12 <vTaskSwitchContext+0x5e>
	__asm volatile
 8004efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004efe:	f383 8811 	msr	BASEPRI, r3
 8004f02:	f3bf 8f6f 	isb	sy
 8004f06:	f3bf 8f4f 	dsb	sy
 8004f0a:	607b      	str	r3, [r7, #4]
}
 8004f0c:	bf00      	nop
 8004f0e:	bf00      	nop
 8004f10:	e7fd      	b.n	8004f0e <vTaskSwitchContext+0x5a>
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	4613      	mov	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	4413      	add	r3, r2
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	4a14      	ldr	r2, [pc, #80]	@ (8004f70 <vTaskSwitchContext+0xbc>)
 8004f1e:	4413      	add	r3, r2
 8004f20:	613b      	str	r3, [r7, #16]
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	685a      	ldr	r2, [r3, #4]
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	605a      	str	r2, [r3, #4]
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	3308      	adds	r3, #8
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d104      	bne.n	8004f42 <vTaskSwitchContext+0x8e>
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	605a      	str	r2, [r3, #4]
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	4a0a      	ldr	r2, [pc, #40]	@ (8004f74 <vTaskSwitchContext+0xc0>)
 8004f4a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004f4c:	4b09      	ldr	r3, [pc, #36]	@ (8004f74 <vTaskSwitchContext+0xc0>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	334c      	adds	r3, #76	@ 0x4c
 8004f52:	4a09      	ldr	r2, [pc, #36]	@ (8004f78 <vTaskSwitchContext+0xc4>)
 8004f54:	6013      	str	r3, [r2, #0]
}
 8004f56:	bf00      	nop
 8004f58:	371c      	adds	r7, #28
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	2000087c 	.word	0x2000087c
 8004f68:	20000868 	.word	0x20000868
 8004f6c:	2000085c 	.word	0x2000085c
 8004f70:	20000758 	.word	0x20000758
 8004f74:	20000754 	.word	0x20000754
 8004f78:	20000010 	.word	0x20000010

08004f7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004f84:	f000 f852 	bl	800502c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004f88:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <prvIdleTask+0x28>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d9f9      	bls.n	8004f84 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004f90:	4b05      	ldr	r3, [pc, #20]	@ (8004fa8 <prvIdleTask+0x2c>)
 8004f92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f96:	601a      	str	r2, [r3, #0]
 8004f98:	f3bf 8f4f 	dsb	sy
 8004f9c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004fa0:	e7f0      	b.n	8004f84 <prvIdleTask+0x8>
 8004fa2:	bf00      	nop
 8004fa4:	20000758 	.word	0x20000758
 8004fa8:	e000ed04 	.word	0xe000ed04

08004fac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	607b      	str	r3, [r7, #4]
 8004fb6:	e00c      	b.n	8004fd2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	4613      	mov	r3, r2
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	4413      	add	r3, r2
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	4a12      	ldr	r2, [pc, #72]	@ (800500c <prvInitialiseTaskLists+0x60>)
 8004fc4:	4413      	add	r3, r2
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7ff fb0b 	bl	80045e2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3301      	adds	r3, #1
 8004fd0:	607b      	str	r3, [r7, #4]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b06      	cmp	r3, #6
 8004fd6:	d9ef      	bls.n	8004fb8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004fd8:	480d      	ldr	r0, [pc, #52]	@ (8005010 <prvInitialiseTaskLists+0x64>)
 8004fda:	f7ff fb02 	bl	80045e2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004fde:	480d      	ldr	r0, [pc, #52]	@ (8005014 <prvInitialiseTaskLists+0x68>)
 8004fe0:	f7ff faff 	bl	80045e2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004fe4:	480c      	ldr	r0, [pc, #48]	@ (8005018 <prvInitialiseTaskLists+0x6c>)
 8004fe6:	f7ff fafc 	bl	80045e2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004fea:	480c      	ldr	r0, [pc, #48]	@ (800501c <prvInitialiseTaskLists+0x70>)
 8004fec:	f7ff faf9 	bl	80045e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004ff0:	480b      	ldr	r0, [pc, #44]	@ (8005020 <prvInitialiseTaskLists+0x74>)
 8004ff2:	f7ff faf6 	bl	80045e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8005024 <prvInitialiseTaskLists+0x78>)
 8004ff8:	4a05      	ldr	r2, [pc, #20]	@ (8005010 <prvInitialiseTaskLists+0x64>)
 8004ffa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8005028 <prvInitialiseTaskLists+0x7c>)
 8004ffe:	4a05      	ldr	r2, [pc, #20]	@ (8005014 <prvInitialiseTaskLists+0x68>)
 8005000:	601a      	str	r2, [r3, #0]
}
 8005002:	bf00      	nop
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	20000758 	.word	0x20000758
 8005010:	200007e4 	.word	0x200007e4
 8005014:	200007f8 	.word	0x200007f8
 8005018:	20000814 	.word	0x20000814
 800501c:	20000828 	.word	0x20000828
 8005020:	20000840 	.word	0x20000840
 8005024:	2000080c 	.word	0x2000080c
 8005028:	20000810 	.word	0x20000810

0800502c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005032:	e019      	b.n	8005068 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005034:	f000 fa18 	bl	8005468 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005038:	4b10      	ldr	r3, [pc, #64]	@ (800507c <prvCheckTasksWaitingTermination+0x50>)
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	3304      	adds	r3, #4
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff fb56 	bl	80046f6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800504a:	4b0d      	ldr	r3, [pc, #52]	@ (8005080 <prvCheckTasksWaitingTermination+0x54>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	3b01      	subs	r3, #1
 8005050:	4a0b      	ldr	r2, [pc, #44]	@ (8005080 <prvCheckTasksWaitingTermination+0x54>)
 8005052:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005054:	4b0b      	ldr	r3, [pc, #44]	@ (8005084 <prvCheckTasksWaitingTermination+0x58>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	3b01      	subs	r3, #1
 800505a:	4a0a      	ldr	r2, [pc, #40]	@ (8005084 <prvCheckTasksWaitingTermination+0x58>)
 800505c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800505e:	f000 fa35 	bl	80054cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f810 	bl	8005088 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005068:	4b06      	ldr	r3, [pc, #24]	@ (8005084 <prvCheckTasksWaitingTermination+0x58>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1e1      	bne.n	8005034 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005070:	bf00      	nop
 8005072:	bf00      	nop
 8005074:	3708      	adds	r7, #8
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	20000828 	.word	0x20000828
 8005080:	20000854 	.word	0x20000854
 8005084:	2000083c 	.word	0x2000083c

08005088 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	334c      	adds	r3, #76	@ 0x4c
 8005094:	4618      	mov	r0, r3
 8005096:	f000 fcdd 	bl	8005a54 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d108      	bne.n	80050b6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 fb8b 	bl	80057c4 <vPortFree>
				vPortFree( pxTCB );
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 fb88 	bl	80057c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80050b4:	e019      	b.n	80050ea <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d103      	bne.n	80050c8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f000 fb7f 	bl	80057c4 <vPortFree>
	}
 80050c6:	e010      	b.n	80050ea <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80050ce:	2b02      	cmp	r3, #2
 80050d0:	d00b      	beq.n	80050ea <prvDeleteTCB+0x62>
	__asm volatile
 80050d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d6:	f383 8811 	msr	BASEPRI, r3
 80050da:	f3bf 8f6f 	isb	sy
 80050de:	f3bf 8f4f 	dsb	sy
 80050e2:	60fb      	str	r3, [r7, #12]
}
 80050e4:	bf00      	nop
 80050e6:	bf00      	nop
 80050e8:	e7fd      	b.n	80050e6 <prvDeleteTCB+0x5e>
	}
 80050ea:	bf00      	nop
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
	...

080050f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050fa:	4b0c      	ldr	r3, [pc, #48]	@ (800512c <prvResetNextTaskUnblockTime+0x38>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d104      	bne.n	800510e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005104:	4b0a      	ldr	r3, [pc, #40]	@ (8005130 <prvResetNextTaskUnblockTime+0x3c>)
 8005106:	f04f 32ff 	mov.w	r2, #4294967295
 800510a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800510c:	e008      	b.n	8005120 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800510e:	4b07      	ldr	r3, [pc, #28]	@ (800512c <prvResetNextTaskUnblockTime+0x38>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	4a04      	ldr	r2, [pc, #16]	@ (8005130 <prvResetNextTaskUnblockTime+0x3c>)
 800511e:	6013      	str	r3, [r2, #0]
}
 8005120:	bf00      	nop
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr
 800512c:	2000080c 	.word	0x2000080c
 8005130:	20000874 	.word	0x20000874

08005134 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800513e:	4b29      	ldr	r3, [pc, #164]	@ (80051e4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005144:	4b28      	ldr	r3, [pc, #160]	@ (80051e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	3304      	adds	r3, #4
 800514a:	4618      	mov	r0, r3
 800514c:	f7ff fad3 	bl	80046f6 <uxListRemove>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10b      	bne.n	800516e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005156:	4b24      	ldr	r3, [pc, #144]	@ (80051e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515c:	2201      	movs	r2, #1
 800515e:	fa02 f303 	lsl.w	r3, r2, r3
 8005162:	43da      	mvns	r2, r3
 8005164:	4b21      	ldr	r3, [pc, #132]	@ (80051ec <prvAddCurrentTaskToDelayedList+0xb8>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4013      	ands	r3, r2
 800516a:	4a20      	ldr	r2, [pc, #128]	@ (80051ec <prvAddCurrentTaskToDelayedList+0xb8>)
 800516c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005174:	d10a      	bne.n	800518c <prvAddCurrentTaskToDelayedList+0x58>
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d007      	beq.n	800518c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800517c:	4b1a      	ldr	r3, [pc, #104]	@ (80051e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	3304      	adds	r3, #4
 8005182:	4619      	mov	r1, r3
 8005184:	481a      	ldr	r0, [pc, #104]	@ (80051f0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005186:	f7ff fa59 	bl	800463c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800518a:	e026      	b.n	80051da <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4413      	add	r3, r2
 8005192:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005194:	4b14      	ldr	r3, [pc, #80]	@ (80051e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68ba      	ldr	r2, [r7, #8]
 800519a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800519c:	68ba      	ldr	r2, [r7, #8]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d209      	bcs.n	80051b8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051a4:	4b13      	ldr	r3, [pc, #76]	@ (80051f4 <prvAddCurrentTaskToDelayedList+0xc0>)
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	4b0f      	ldr	r3, [pc, #60]	@ (80051e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	3304      	adds	r3, #4
 80051ae:	4619      	mov	r1, r3
 80051b0:	4610      	mov	r0, r2
 80051b2:	f7ff fa67 	bl	8004684 <vListInsert>
}
 80051b6:	e010      	b.n	80051da <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051b8:	4b0f      	ldr	r3, [pc, #60]	@ (80051f8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	4b0a      	ldr	r3, [pc, #40]	@ (80051e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	3304      	adds	r3, #4
 80051c2:	4619      	mov	r1, r3
 80051c4:	4610      	mov	r0, r2
 80051c6:	f7ff fa5d 	bl	8004684 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80051ca:	4b0c      	ldr	r3, [pc, #48]	@ (80051fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	68ba      	ldr	r2, [r7, #8]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d202      	bcs.n	80051da <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80051d4:	4a09      	ldr	r2, [pc, #36]	@ (80051fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	6013      	str	r3, [r2, #0]
}
 80051da:	bf00      	nop
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	20000858 	.word	0x20000858
 80051e8:	20000754 	.word	0x20000754
 80051ec:	2000085c 	.word	0x2000085c
 80051f0:	20000840 	.word	0x20000840
 80051f4:	20000810 	.word	0x20000810
 80051f8:	2000080c 	.word	0x2000080c
 80051fc:	20000874 	.word	0x20000874

08005200 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	3b04      	subs	r3, #4
 8005210:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005218:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	3b04      	subs	r3, #4
 800521e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	f023 0201 	bic.w	r2, r3, #1
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	3b04      	subs	r3, #4
 800522e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005230:	4a0c      	ldr	r2, [pc, #48]	@ (8005264 <pxPortInitialiseStack+0x64>)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	3b14      	subs	r3, #20
 800523a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	3b04      	subs	r3, #4
 8005246:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f06f 0202 	mvn.w	r2, #2
 800524e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	3b20      	subs	r3, #32
 8005254:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005256:	68fb      	ldr	r3, [r7, #12]
}
 8005258:	4618      	mov	r0, r3
 800525a:	3714      	adds	r7, #20
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr
 8005264:	08005269 	.word	0x08005269

08005268 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800526e:	2300      	movs	r3, #0
 8005270:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005272:	4b13      	ldr	r3, [pc, #76]	@ (80052c0 <prvTaskExitError+0x58>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527a:	d00b      	beq.n	8005294 <prvTaskExitError+0x2c>
	__asm volatile
 800527c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005280:	f383 8811 	msr	BASEPRI, r3
 8005284:	f3bf 8f6f 	isb	sy
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	60fb      	str	r3, [r7, #12]
}
 800528e:	bf00      	nop
 8005290:	bf00      	nop
 8005292:	e7fd      	b.n	8005290 <prvTaskExitError+0x28>
	__asm volatile
 8005294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005298:	f383 8811 	msr	BASEPRI, r3
 800529c:	f3bf 8f6f 	isb	sy
 80052a0:	f3bf 8f4f 	dsb	sy
 80052a4:	60bb      	str	r3, [r7, #8]
}
 80052a6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80052a8:	bf00      	nop
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d0fc      	beq.n	80052aa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80052b0:	bf00      	nop
 80052b2:	bf00      	nop
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	2000000c 	.word	0x2000000c
	...

080052d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80052d0:	4b07      	ldr	r3, [pc, #28]	@ (80052f0 <pxCurrentTCBConst2>)
 80052d2:	6819      	ldr	r1, [r3, #0]
 80052d4:	6808      	ldr	r0, [r1, #0]
 80052d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052da:	f380 8809 	msr	PSP, r0
 80052de:	f3bf 8f6f 	isb	sy
 80052e2:	f04f 0000 	mov.w	r0, #0
 80052e6:	f380 8811 	msr	BASEPRI, r0
 80052ea:	4770      	bx	lr
 80052ec:	f3af 8000 	nop.w

080052f0 <pxCurrentTCBConst2>:
 80052f0:	20000754 	.word	0x20000754
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80052f4:	bf00      	nop
 80052f6:	bf00      	nop

080052f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80052f8:	4808      	ldr	r0, [pc, #32]	@ (800531c <prvPortStartFirstTask+0x24>)
 80052fa:	6800      	ldr	r0, [r0, #0]
 80052fc:	6800      	ldr	r0, [r0, #0]
 80052fe:	f380 8808 	msr	MSP, r0
 8005302:	f04f 0000 	mov.w	r0, #0
 8005306:	f380 8814 	msr	CONTROL, r0
 800530a:	b662      	cpsie	i
 800530c:	b661      	cpsie	f
 800530e:	f3bf 8f4f 	dsb	sy
 8005312:	f3bf 8f6f 	isb	sy
 8005316:	df00      	svc	0
 8005318:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800531a:	bf00      	nop
 800531c:	e000ed08 	.word	0xe000ed08

08005320 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005326:	4b47      	ldr	r3, [pc, #284]	@ (8005444 <xPortStartScheduler+0x124>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a47      	ldr	r2, [pc, #284]	@ (8005448 <xPortStartScheduler+0x128>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d10b      	bne.n	8005348 <xPortStartScheduler+0x28>
	__asm volatile
 8005330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005334:	f383 8811 	msr	BASEPRI, r3
 8005338:	f3bf 8f6f 	isb	sy
 800533c:	f3bf 8f4f 	dsb	sy
 8005340:	613b      	str	r3, [r7, #16]
}
 8005342:	bf00      	nop
 8005344:	bf00      	nop
 8005346:	e7fd      	b.n	8005344 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005348:	4b3e      	ldr	r3, [pc, #248]	@ (8005444 <xPortStartScheduler+0x124>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a3f      	ldr	r2, [pc, #252]	@ (800544c <xPortStartScheduler+0x12c>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d10b      	bne.n	800536a <xPortStartScheduler+0x4a>
	__asm volatile
 8005352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005356:	f383 8811 	msr	BASEPRI, r3
 800535a:	f3bf 8f6f 	isb	sy
 800535e:	f3bf 8f4f 	dsb	sy
 8005362:	60fb      	str	r3, [r7, #12]
}
 8005364:	bf00      	nop
 8005366:	bf00      	nop
 8005368:	e7fd      	b.n	8005366 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800536a:	4b39      	ldr	r3, [pc, #228]	@ (8005450 <xPortStartScheduler+0x130>)
 800536c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	b2db      	uxtb	r3, r3
 8005374:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	22ff      	movs	r2, #255	@ 0xff
 800537a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	b2db      	uxtb	r3, r3
 8005382:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005384:	78fb      	ldrb	r3, [r7, #3]
 8005386:	b2db      	uxtb	r3, r3
 8005388:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800538c:	b2da      	uxtb	r2, r3
 800538e:	4b31      	ldr	r3, [pc, #196]	@ (8005454 <xPortStartScheduler+0x134>)
 8005390:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005392:	4b31      	ldr	r3, [pc, #196]	@ (8005458 <xPortStartScheduler+0x138>)
 8005394:	2207      	movs	r2, #7
 8005396:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005398:	e009      	b.n	80053ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800539a:	4b2f      	ldr	r3, [pc, #188]	@ (8005458 <xPortStartScheduler+0x138>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3b01      	subs	r3, #1
 80053a0:	4a2d      	ldr	r2, [pc, #180]	@ (8005458 <xPortStartScheduler+0x138>)
 80053a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80053a4:	78fb      	ldrb	r3, [r7, #3]
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80053ae:	78fb      	ldrb	r3, [r7, #3]
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b6:	2b80      	cmp	r3, #128	@ 0x80
 80053b8:	d0ef      	beq.n	800539a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80053ba:	4b27      	ldr	r3, [pc, #156]	@ (8005458 <xPortStartScheduler+0x138>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f1c3 0307 	rsb	r3, r3, #7
 80053c2:	2b04      	cmp	r3, #4
 80053c4:	d00b      	beq.n	80053de <xPortStartScheduler+0xbe>
	__asm volatile
 80053c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ca:	f383 8811 	msr	BASEPRI, r3
 80053ce:	f3bf 8f6f 	isb	sy
 80053d2:	f3bf 8f4f 	dsb	sy
 80053d6:	60bb      	str	r3, [r7, #8]
}
 80053d8:	bf00      	nop
 80053da:	bf00      	nop
 80053dc:	e7fd      	b.n	80053da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80053de:	4b1e      	ldr	r3, [pc, #120]	@ (8005458 <xPortStartScheduler+0x138>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	021b      	lsls	r3, r3, #8
 80053e4:	4a1c      	ldr	r2, [pc, #112]	@ (8005458 <xPortStartScheduler+0x138>)
 80053e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80053e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005458 <xPortStartScheduler+0x138>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80053f0:	4a19      	ldr	r2, [pc, #100]	@ (8005458 <xPortStartScheduler+0x138>)
 80053f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	b2da      	uxtb	r2, r3
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80053fc:	4b17      	ldr	r3, [pc, #92]	@ (800545c <xPortStartScheduler+0x13c>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a16      	ldr	r2, [pc, #88]	@ (800545c <xPortStartScheduler+0x13c>)
 8005402:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005406:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005408:	4b14      	ldr	r3, [pc, #80]	@ (800545c <xPortStartScheduler+0x13c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a13      	ldr	r2, [pc, #76]	@ (800545c <xPortStartScheduler+0x13c>)
 800540e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005412:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005414:	f000 f8da 	bl	80055cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005418:	4b11      	ldr	r3, [pc, #68]	@ (8005460 <xPortStartScheduler+0x140>)
 800541a:	2200      	movs	r2, #0
 800541c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800541e:	f000 f8f9 	bl	8005614 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005422:	4b10      	ldr	r3, [pc, #64]	@ (8005464 <xPortStartScheduler+0x144>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a0f      	ldr	r2, [pc, #60]	@ (8005464 <xPortStartScheduler+0x144>)
 8005428:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800542c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800542e:	f7ff ff63 	bl	80052f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005432:	f7ff fd3f 	bl	8004eb4 <vTaskSwitchContext>
	prvTaskExitError();
 8005436:	f7ff ff17 	bl	8005268 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3718      	adds	r7, #24
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}
 8005444:	e000ed00 	.word	0xe000ed00
 8005448:	410fc271 	.word	0x410fc271
 800544c:	410fc270 	.word	0x410fc270
 8005450:	e000e400 	.word	0xe000e400
 8005454:	20000880 	.word	0x20000880
 8005458:	20000884 	.word	0x20000884
 800545c:	e000ed20 	.word	0xe000ed20
 8005460:	2000000c 	.word	0x2000000c
 8005464:	e000ef34 	.word	0xe000ef34

08005468 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
	__asm volatile
 800546e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005472:	f383 8811 	msr	BASEPRI, r3
 8005476:	f3bf 8f6f 	isb	sy
 800547a:	f3bf 8f4f 	dsb	sy
 800547e:	607b      	str	r3, [r7, #4]
}
 8005480:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005482:	4b10      	ldr	r3, [pc, #64]	@ (80054c4 <vPortEnterCritical+0x5c>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	3301      	adds	r3, #1
 8005488:	4a0e      	ldr	r2, [pc, #56]	@ (80054c4 <vPortEnterCritical+0x5c>)
 800548a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800548c:	4b0d      	ldr	r3, [pc, #52]	@ (80054c4 <vPortEnterCritical+0x5c>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d110      	bne.n	80054b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005494:	4b0c      	ldr	r3, [pc, #48]	@ (80054c8 <vPortEnterCritical+0x60>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	b2db      	uxtb	r3, r3
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00b      	beq.n	80054b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800549e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a2:	f383 8811 	msr	BASEPRI, r3
 80054a6:	f3bf 8f6f 	isb	sy
 80054aa:	f3bf 8f4f 	dsb	sy
 80054ae:	603b      	str	r3, [r7, #0]
}
 80054b0:	bf00      	nop
 80054b2:	bf00      	nop
 80054b4:	e7fd      	b.n	80054b2 <vPortEnterCritical+0x4a>
	}
}
 80054b6:	bf00      	nop
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	2000000c 	.word	0x2000000c
 80054c8:	e000ed04 	.word	0xe000ed04

080054cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80054d2:	4b12      	ldr	r3, [pc, #72]	@ (800551c <vPortExitCritical+0x50>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10b      	bne.n	80054f2 <vPortExitCritical+0x26>
	__asm volatile
 80054da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054de:	f383 8811 	msr	BASEPRI, r3
 80054e2:	f3bf 8f6f 	isb	sy
 80054e6:	f3bf 8f4f 	dsb	sy
 80054ea:	607b      	str	r3, [r7, #4]
}
 80054ec:	bf00      	nop
 80054ee:	bf00      	nop
 80054f0:	e7fd      	b.n	80054ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80054f2:	4b0a      	ldr	r3, [pc, #40]	@ (800551c <vPortExitCritical+0x50>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	3b01      	subs	r3, #1
 80054f8:	4a08      	ldr	r2, [pc, #32]	@ (800551c <vPortExitCritical+0x50>)
 80054fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80054fc:	4b07      	ldr	r3, [pc, #28]	@ (800551c <vPortExitCritical+0x50>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d105      	bne.n	8005510 <vPortExitCritical+0x44>
 8005504:	2300      	movs	r3, #0
 8005506:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800550e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr
 800551c:	2000000c 	.word	0x2000000c

08005520 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005520:	f3ef 8009 	mrs	r0, PSP
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	4b15      	ldr	r3, [pc, #84]	@ (8005580 <pxCurrentTCBConst>)
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	f01e 0f10 	tst.w	lr, #16
 8005530:	bf08      	it	eq
 8005532:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005536:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800553a:	6010      	str	r0, [r2, #0]
 800553c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005540:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005544:	f380 8811 	msr	BASEPRI, r0
 8005548:	f3bf 8f4f 	dsb	sy
 800554c:	f3bf 8f6f 	isb	sy
 8005550:	f7ff fcb0 	bl	8004eb4 <vTaskSwitchContext>
 8005554:	f04f 0000 	mov.w	r0, #0
 8005558:	f380 8811 	msr	BASEPRI, r0
 800555c:	bc09      	pop	{r0, r3}
 800555e:	6819      	ldr	r1, [r3, #0]
 8005560:	6808      	ldr	r0, [r1, #0]
 8005562:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005566:	f01e 0f10 	tst.w	lr, #16
 800556a:	bf08      	it	eq
 800556c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005570:	f380 8809 	msr	PSP, r0
 8005574:	f3bf 8f6f 	isb	sy
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	f3af 8000 	nop.w

08005580 <pxCurrentTCBConst>:
 8005580:	20000754 	.word	0x20000754
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005584:	bf00      	nop
 8005586:	bf00      	nop

08005588 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b082      	sub	sp, #8
 800558c:	af00      	add	r7, sp, #0
	__asm volatile
 800558e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005592:	f383 8811 	msr	BASEPRI, r3
 8005596:	f3bf 8f6f 	isb	sy
 800559a:	f3bf 8f4f 	dsb	sy
 800559e:	607b      	str	r3, [r7, #4]
}
 80055a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80055a2:	f7ff fbcd 	bl	8004d40 <xTaskIncrementTick>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d003      	beq.n	80055b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80055ac:	4b06      	ldr	r3, [pc, #24]	@ (80055c8 <SysTick_Handler+0x40>)
 80055ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055b2:	601a      	str	r2, [r3, #0]
 80055b4:	2300      	movs	r3, #0
 80055b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	f383 8811 	msr	BASEPRI, r3
}
 80055be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80055c0:	bf00      	nop
 80055c2:	3708      	adds	r7, #8
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	e000ed04 	.word	0xe000ed04

080055cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80055cc:	b480      	push	{r7}
 80055ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80055d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005600 <vPortSetupTimerInterrupt+0x34>)
 80055d2:	2200      	movs	r2, #0
 80055d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80055d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005604 <vPortSetupTimerInterrupt+0x38>)
 80055d8:	2200      	movs	r2, #0
 80055da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80055dc:	4b0a      	ldr	r3, [pc, #40]	@ (8005608 <vPortSetupTimerInterrupt+0x3c>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a0a      	ldr	r2, [pc, #40]	@ (800560c <vPortSetupTimerInterrupt+0x40>)
 80055e2:	fba2 2303 	umull	r2, r3, r2, r3
 80055e6:	099b      	lsrs	r3, r3, #6
 80055e8:	4a09      	ldr	r2, [pc, #36]	@ (8005610 <vPortSetupTimerInterrupt+0x44>)
 80055ea:	3b01      	subs	r3, #1
 80055ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80055ee:	4b04      	ldr	r3, [pc, #16]	@ (8005600 <vPortSetupTimerInterrupt+0x34>)
 80055f0:	2207      	movs	r2, #7
 80055f2:	601a      	str	r2, [r3, #0]
}
 80055f4:	bf00      	nop
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop
 8005600:	e000e010 	.word	0xe000e010
 8005604:	e000e018 	.word	0xe000e018
 8005608:	20000000 	.word	0x20000000
 800560c:	10624dd3 	.word	0x10624dd3
 8005610:	e000e014 	.word	0xe000e014

08005614 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005614:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005624 <vPortEnableVFP+0x10>
 8005618:	6801      	ldr	r1, [r0, #0]
 800561a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800561e:	6001      	str	r1, [r0, #0]
 8005620:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005622:	bf00      	nop
 8005624:	e000ed88 	.word	0xe000ed88

08005628 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b08a      	sub	sp, #40	@ 0x28
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005630:	2300      	movs	r3, #0
 8005632:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005634:	f7ff fad8 	bl	8004be8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005638:	4b5c      	ldr	r3, [pc, #368]	@ (80057ac <pvPortMalloc+0x184>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d101      	bne.n	8005644 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005640:	f000 f924 	bl	800588c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005644:	4b5a      	ldr	r3, [pc, #360]	@ (80057b0 <pvPortMalloc+0x188>)
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4013      	ands	r3, r2
 800564c:	2b00      	cmp	r3, #0
 800564e:	f040 8095 	bne.w	800577c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d01e      	beq.n	8005696 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005658:	2208      	movs	r2, #8
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4413      	add	r3, r2
 800565e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f003 0307 	and.w	r3, r3, #7
 8005666:	2b00      	cmp	r3, #0
 8005668:	d015      	beq.n	8005696 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f023 0307 	bic.w	r3, r3, #7
 8005670:	3308      	adds	r3, #8
 8005672:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f003 0307 	and.w	r3, r3, #7
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00b      	beq.n	8005696 <pvPortMalloc+0x6e>
	__asm volatile
 800567e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005682:	f383 8811 	msr	BASEPRI, r3
 8005686:	f3bf 8f6f 	isb	sy
 800568a:	f3bf 8f4f 	dsb	sy
 800568e:	617b      	str	r3, [r7, #20]
}
 8005690:	bf00      	nop
 8005692:	bf00      	nop
 8005694:	e7fd      	b.n	8005692 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d06f      	beq.n	800577c <pvPortMalloc+0x154>
 800569c:	4b45      	ldr	r3, [pc, #276]	@ (80057b4 <pvPortMalloc+0x18c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	687a      	ldr	r2, [r7, #4]
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d86a      	bhi.n	800577c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80056a6:	4b44      	ldr	r3, [pc, #272]	@ (80057b8 <pvPortMalloc+0x190>)
 80056a8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80056aa:	4b43      	ldr	r3, [pc, #268]	@ (80057b8 <pvPortMalloc+0x190>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80056b0:	e004      	b.n	80056bc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80056b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80056bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d903      	bls.n	80056ce <pvPortMalloc+0xa6>
 80056c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1f1      	bne.n	80056b2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80056ce:	4b37      	ldr	r3, [pc, #220]	@ (80057ac <pvPortMalloc+0x184>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d051      	beq.n	800577c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2208      	movs	r2, #8
 80056de:	4413      	add	r3, r2
 80056e0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80056e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	6a3b      	ldr	r3, [r7, #32]
 80056e8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	1ad2      	subs	r2, r2, r3
 80056f2:	2308      	movs	r3, #8
 80056f4:	005b      	lsls	r3, r3, #1
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d920      	bls.n	800573c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80056fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4413      	add	r3, r2
 8005700:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	f003 0307 	and.w	r3, r3, #7
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00b      	beq.n	8005724 <pvPortMalloc+0xfc>
	__asm volatile
 800570c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005710:	f383 8811 	msr	BASEPRI, r3
 8005714:	f3bf 8f6f 	isb	sy
 8005718:	f3bf 8f4f 	dsb	sy
 800571c:	613b      	str	r3, [r7, #16]
}
 800571e:	bf00      	nop
 8005720:	bf00      	nop
 8005722:	e7fd      	b.n	8005720 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005726:	685a      	ldr	r2, [r3, #4]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	1ad2      	subs	r2, r2, r3
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005736:	69b8      	ldr	r0, [r7, #24]
 8005738:	f000 f90a 	bl	8005950 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800573c:	4b1d      	ldr	r3, [pc, #116]	@ (80057b4 <pvPortMalloc+0x18c>)
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	4a1b      	ldr	r2, [pc, #108]	@ (80057b4 <pvPortMalloc+0x18c>)
 8005748:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800574a:	4b1a      	ldr	r3, [pc, #104]	@ (80057b4 <pvPortMalloc+0x18c>)
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	4b1b      	ldr	r3, [pc, #108]	@ (80057bc <pvPortMalloc+0x194>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	429a      	cmp	r2, r3
 8005754:	d203      	bcs.n	800575e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005756:	4b17      	ldr	r3, [pc, #92]	@ (80057b4 <pvPortMalloc+0x18c>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a18      	ldr	r2, [pc, #96]	@ (80057bc <pvPortMalloc+0x194>)
 800575c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800575e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005760:	685a      	ldr	r2, [r3, #4]
 8005762:	4b13      	ldr	r3, [pc, #76]	@ (80057b0 <pvPortMalloc+0x188>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	431a      	orrs	r2, r3
 8005768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800576c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576e:	2200      	movs	r2, #0
 8005770:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005772:	4b13      	ldr	r3, [pc, #76]	@ (80057c0 <pvPortMalloc+0x198>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	3301      	adds	r3, #1
 8005778:	4a11      	ldr	r2, [pc, #68]	@ (80057c0 <pvPortMalloc+0x198>)
 800577a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800577c:	f7ff fa42 	bl	8004c04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	f003 0307 	and.w	r3, r3, #7
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00b      	beq.n	80057a2 <pvPortMalloc+0x17a>
	__asm volatile
 800578a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578e:	f383 8811 	msr	BASEPRI, r3
 8005792:	f3bf 8f6f 	isb	sy
 8005796:	f3bf 8f4f 	dsb	sy
 800579a:	60fb      	str	r3, [r7, #12]
}
 800579c:	bf00      	nop
 800579e:	bf00      	nop
 80057a0:	e7fd      	b.n	800579e <pvPortMalloc+0x176>
	return pvReturn;
 80057a2:	69fb      	ldr	r3, [r7, #28]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3728      	adds	r7, #40	@ 0x28
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	20004490 	.word	0x20004490
 80057b0:	200044a4 	.word	0x200044a4
 80057b4:	20004494 	.word	0x20004494
 80057b8:	20004488 	.word	0x20004488
 80057bc:	20004498 	.word	0x20004498
 80057c0:	2000449c 	.word	0x2000449c

080057c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d04f      	beq.n	8005876 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80057d6:	2308      	movs	r3, #8
 80057d8:	425b      	negs	r3, r3
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	4413      	add	r3, r2
 80057de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	4b25      	ldr	r3, [pc, #148]	@ (8005880 <vPortFree+0xbc>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4013      	ands	r3, r2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10b      	bne.n	800580a <vPortFree+0x46>
	__asm volatile
 80057f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f6:	f383 8811 	msr	BASEPRI, r3
 80057fa:	f3bf 8f6f 	isb	sy
 80057fe:	f3bf 8f4f 	dsb	sy
 8005802:	60fb      	str	r3, [r7, #12]
}
 8005804:	bf00      	nop
 8005806:	bf00      	nop
 8005808:	e7fd      	b.n	8005806 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d00b      	beq.n	800582a <vPortFree+0x66>
	__asm volatile
 8005812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005816:	f383 8811 	msr	BASEPRI, r3
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	f3bf 8f4f 	dsb	sy
 8005822:	60bb      	str	r3, [r7, #8]
}
 8005824:	bf00      	nop
 8005826:	bf00      	nop
 8005828:	e7fd      	b.n	8005826 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	4b14      	ldr	r3, [pc, #80]	@ (8005880 <vPortFree+0xbc>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4013      	ands	r3, r2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d01e      	beq.n	8005876 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d11a      	bne.n	8005876 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	4b0e      	ldr	r3, [pc, #56]	@ (8005880 <vPortFree+0xbc>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	43db      	mvns	r3, r3
 800584a:	401a      	ands	r2, r3
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005850:	f7ff f9ca 	bl	8004be8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	685a      	ldr	r2, [r3, #4]
 8005858:	4b0a      	ldr	r3, [pc, #40]	@ (8005884 <vPortFree+0xc0>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4413      	add	r3, r2
 800585e:	4a09      	ldr	r2, [pc, #36]	@ (8005884 <vPortFree+0xc0>)
 8005860:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005862:	6938      	ldr	r0, [r7, #16]
 8005864:	f000 f874 	bl	8005950 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005868:	4b07      	ldr	r3, [pc, #28]	@ (8005888 <vPortFree+0xc4>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	3301      	adds	r3, #1
 800586e:	4a06      	ldr	r2, [pc, #24]	@ (8005888 <vPortFree+0xc4>)
 8005870:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005872:	f7ff f9c7 	bl	8004c04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005876:	bf00      	nop
 8005878:	3718      	adds	r7, #24
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	200044a4 	.word	0x200044a4
 8005884:	20004494 	.word	0x20004494
 8005888:	200044a0 	.word	0x200044a0

0800588c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005892:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005896:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005898:	4b27      	ldr	r3, [pc, #156]	@ (8005938 <prvHeapInit+0xac>)
 800589a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f003 0307 	and.w	r3, r3, #7
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00c      	beq.n	80058c0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	3307      	adds	r3, #7
 80058aa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f023 0307 	bic.w	r3, r3, #7
 80058b2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80058b4:	68ba      	ldr	r2, [r7, #8]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	4a1f      	ldr	r2, [pc, #124]	@ (8005938 <prvHeapInit+0xac>)
 80058bc:	4413      	add	r3, r2
 80058be:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80058c4:	4a1d      	ldr	r2, [pc, #116]	@ (800593c <prvHeapInit+0xb0>)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80058ca:	4b1c      	ldr	r3, [pc, #112]	@ (800593c <prvHeapInit+0xb0>)
 80058cc:	2200      	movs	r2, #0
 80058ce:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	68ba      	ldr	r2, [r7, #8]
 80058d4:	4413      	add	r3, r2
 80058d6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80058d8:	2208      	movs	r2, #8
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	1a9b      	subs	r3, r3, r2
 80058de:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f023 0307 	bic.w	r3, r3, #7
 80058e6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	4a15      	ldr	r2, [pc, #84]	@ (8005940 <prvHeapInit+0xb4>)
 80058ec:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80058ee:	4b14      	ldr	r3, [pc, #80]	@ (8005940 <prvHeapInit+0xb4>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2200      	movs	r2, #0
 80058f4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80058f6:	4b12      	ldr	r3, [pc, #72]	@ (8005940 <prvHeapInit+0xb4>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2200      	movs	r2, #0
 80058fc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	1ad2      	subs	r2, r2, r3
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800590c:	4b0c      	ldr	r3, [pc, #48]	@ (8005940 <prvHeapInit+0xb4>)
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	4a0a      	ldr	r2, [pc, #40]	@ (8005944 <prvHeapInit+0xb8>)
 800591a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	4a09      	ldr	r2, [pc, #36]	@ (8005948 <prvHeapInit+0xbc>)
 8005922:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005924:	4b09      	ldr	r3, [pc, #36]	@ (800594c <prvHeapInit+0xc0>)
 8005926:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800592a:	601a      	str	r2, [r3, #0]
}
 800592c:	bf00      	nop
 800592e:	3714      	adds	r7, #20
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr
 8005938:	20000888 	.word	0x20000888
 800593c:	20004488 	.word	0x20004488
 8005940:	20004490 	.word	0x20004490
 8005944:	20004498 	.word	0x20004498
 8005948:	20004494 	.word	0x20004494
 800594c:	200044a4 	.word	0x200044a4

08005950 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005950:	b480      	push	{r7}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005958:	4b28      	ldr	r3, [pc, #160]	@ (80059fc <prvInsertBlockIntoFreeList+0xac>)
 800595a:	60fb      	str	r3, [r7, #12]
 800595c:	e002      	b.n	8005964 <prvInsertBlockIntoFreeList+0x14>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	60fb      	str	r3, [r7, #12]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	429a      	cmp	r2, r3
 800596c:	d8f7      	bhi.n	800595e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	4413      	add	r3, r2
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	429a      	cmp	r2, r3
 800597e:	d108      	bne.n	8005992 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	685a      	ldr	r2, [r3, #4]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	441a      	add	r2, r3
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	68ba      	ldr	r2, [r7, #8]
 800599c:	441a      	add	r2, r3
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d118      	bne.n	80059d8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	4b15      	ldr	r3, [pc, #84]	@ (8005a00 <prvInsertBlockIntoFreeList+0xb0>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d00d      	beq.n	80059ce <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	441a      	add	r2, r3
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	601a      	str	r2, [r3, #0]
 80059cc:	e008      	b.n	80059e0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80059ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005a00 <prvInsertBlockIntoFreeList+0xb0>)
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	e003      	b.n	80059e0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d002      	beq.n	80059ee <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059ee:	bf00      	nop
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	20004488 	.word	0x20004488
 8005a00:	20004490 	.word	0x20004490

08005a04 <siprintf>:
 8005a04:	b40e      	push	{r1, r2, r3}
 8005a06:	b500      	push	{lr}
 8005a08:	b09c      	sub	sp, #112	@ 0x70
 8005a0a:	ab1d      	add	r3, sp, #116	@ 0x74
 8005a0c:	9002      	str	r0, [sp, #8]
 8005a0e:	9006      	str	r0, [sp, #24]
 8005a10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005a14:	4809      	ldr	r0, [pc, #36]	@ (8005a3c <siprintf+0x38>)
 8005a16:	9107      	str	r1, [sp, #28]
 8005a18:	9104      	str	r1, [sp, #16]
 8005a1a:	4909      	ldr	r1, [pc, #36]	@ (8005a40 <siprintf+0x3c>)
 8005a1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a20:	9105      	str	r1, [sp, #20]
 8005a22:	6800      	ldr	r0, [r0, #0]
 8005a24:	9301      	str	r3, [sp, #4]
 8005a26:	a902      	add	r1, sp, #8
 8005a28:	f000 f9f8 	bl	8005e1c <_svfiprintf_r>
 8005a2c:	9b02      	ldr	r3, [sp, #8]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	701a      	strb	r2, [r3, #0]
 8005a32:	b01c      	add	sp, #112	@ 0x70
 8005a34:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a38:	b003      	add	sp, #12
 8005a3a:	4770      	bx	lr
 8005a3c:	20000010 	.word	0x20000010
 8005a40:	ffff0208 	.word	0xffff0208

08005a44 <memset>:
 8005a44:	4402      	add	r2, r0
 8005a46:	4603      	mov	r3, r0
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d100      	bne.n	8005a4e <memset+0xa>
 8005a4c:	4770      	bx	lr
 8005a4e:	f803 1b01 	strb.w	r1, [r3], #1
 8005a52:	e7f9      	b.n	8005a48 <memset+0x4>

08005a54 <_reclaim_reent>:
 8005a54:	4b29      	ldr	r3, [pc, #164]	@ (8005afc <_reclaim_reent+0xa8>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4283      	cmp	r3, r0
 8005a5a:	b570      	push	{r4, r5, r6, lr}
 8005a5c:	4604      	mov	r4, r0
 8005a5e:	d04b      	beq.n	8005af8 <_reclaim_reent+0xa4>
 8005a60:	69c3      	ldr	r3, [r0, #28]
 8005a62:	b1ab      	cbz	r3, 8005a90 <_reclaim_reent+0x3c>
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	b16b      	cbz	r3, 8005a84 <_reclaim_reent+0x30>
 8005a68:	2500      	movs	r5, #0
 8005a6a:	69e3      	ldr	r3, [r4, #28]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	5959      	ldr	r1, [r3, r5]
 8005a70:	2900      	cmp	r1, #0
 8005a72:	d13b      	bne.n	8005aec <_reclaim_reent+0x98>
 8005a74:	3504      	adds	r5, #4
 8005a76:	2d80      	cmp	r5, #128	@ 0x80
 8005a78:	d1f7      	bne.n	8005a6a <_reclaim_reent+0x16>
 8005a7a:	69e3      	ldr	r3, [r4, #28]
 8005a7c:	4620      	mov	r0, r4
 8005a7e:	68d9      	ldr	r1, [r3, #12]
 8005a80:	f000 f878 	bl	8005b74 <_free_r>
 8005a84:	69e3      	ldr	r3, [r4, #28]
 8005a86:	6819      	ldr	r1, [r3, #0]
 8005a88:	b111      	cbz	r1, 8005a90 <_reclaim_reent+0x3c>
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	f000 f872 	bl	8005b74 <_free_r>
 8005a90:	6961      	ldr	r1, [r4, #20]
 8005a92:	b111      	cbz	r1, 8005a9a <_reclaim_reent+0x46>
 8005a94:	4620      	mov	r0, r4
 8005a96:	f000 f86d 	bl	8005b74 <_free_r>
 8005a9a:	69e1      	ldr	r1, [r4, #28]
 8005a9c:	b111      	cbz	r1, 8005aa4 <_reclaim_reent+0x50>
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	f000 f868 	bl	8005b74 <_free_r>
 8005aa4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005aa6:	b111      	cbz	r1, 8005aae <_reclaim_reent+0x5a>
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	f000 f863 	bl	8005b74 <_free_r>
 8005aae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ab0:	b111      	cbz	r1, 8005ab8 <_reclaim_reent+0x64>
 8005ab2:	4620      	mov	r0, r4
 8005ab4:	f000 f85e 	bl	8005b74 <_free_r>
 8005ab8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005aba:	b111      	cbz	r1, 8005ac2 <_reclaim_reent+0x6e>
 8005abc:	4620      	mov	r0, r4
 8005abe:	f000 f859 	bl	8005b74 <_free_r>
 8005ac2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005ac4:	b111      	cbz	r1, 8005acc <_reclaim_reent+0x78>
 8005ac6:	4620      	mov	r0, r4
 8005ac8:	f000 f854 	bl	8005b74 <_free_r>
 8005acc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005ace:	b111      	cbz	r1, 8005ad6 <_reclaim_reent+0x82>
 8005ad0:	4620      	mov	r0, r4
 8005ad2:	f000 f84f 	bl	8005b74 <_free_r>
 8005ad6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005ad8:	b111      	cbz	r1, 8005ae0 <_reclaim_reent+0x8c>
 8005ada:	4620      	mov	r0, r4
 8005adc:	f000 f84a 	bl	8005b74 <_free_r>
 8005ae0:	6a23      	ldr	r3, [r4, #32]
 8005ae2:	b14b      	cbz	r3, 8005af8 <_reclaim_reent+0xa4>
 8005ae4:	4620      	mov	r0, r4
 8005ae6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005aea:	4718      	bx	r3
 8005aec:	680e      	ldr	r6, [r1, #0]
 8005aee:	4620      	mov	r0, r4
 8005af0:	f000 f840 	bl	8005b74 <_free_r>
 8005af4:	4631      	mov	r1, r6
 8005af6:	e7bb      	b.n	8005a70 <_reclaim_reent+0x1c>
 8005af8:	bd70      	pop	{r4, r5, r6, pc}
 8005afa:	bf00      	nop
 8005afc:	20000010 	.word	0x20000010

08005b00 <__errno>:
 8005b00:	4b01      	ldr	r3, [pc, #4]	@ (8005b08 <__errno+0x8>)
 8005b02:	6818      	ldr	r0, [r3, #0]
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	20000010 	.word	0x20000010

08005b0c <__libc_init_array>:
 8005b0c:	b570      	push	{r4, r5, r6, lr}
 8005b0e:	4d0d      	ldr	r5, [pc, #52]	@ (8005b44 <__libc_init_array+0x38>)
 8005b10:	4c0d      	ldr	r4, [pc, #52]	@ (8005b48 <__libc_init_array+0x3c>)
 8005b12:	1b64      	subs	r4, r4, r5
 8005b14:	10a4      	asrs	r4, r4, #2
 8005b16:	2600      	movs	r6, #0
 8005b18:	42a6      	cmp	r6, r4
 8005b1a:	d109      	bne.n	8005b30 <__libc_init_array+0x24>
 8005b1c:	4d0b      	ldr	r5, [pc, #44]	@ (8005b4c <__libc_init_array+0x40>)
 8005b1e:	4c0c      	ldr	r4, [pc, #48]	@ (8005b50 <__libc_init_array+0x44>)
 8005b20:	f000 fc66 	bl	80063f0 <_init>
 8005b24:	1b64      	subs	r4, r4, r5
 8005b26:	10a4      	asrs	r4, r4, #2
 8005b28:	2600      	movs	r6, #0
 8005b2a:	42a6      	cmp	r6, r4
 8005b2c:	d105      	bne.n	8005b3a <__libc_init_array+0x2e>
 8005b2e:	bd70      	pop	{r4, r5, r6, pc}
 8005b30:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b34:	4798      	blx	r3
 8005b36:	3601      	adds	r6, #1
 8005b38:	e7ee      	b.n	8005b18 <__libc_init_array+0xc>
 8005b3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b3e:	4798      	blx	r3
 8005b40:	3601      	adds	r6, #1
 8005b42:	e7f2      	b.n	8005b2a <__libc_init_array+0x1e>
 8005b44:	080064a0 	.word	0x080064a0
 8005b48:	080064a0 	.word	0x080064a0
 8005b4c:	080064a0 	.word	0x080064a0
 8005b50:	080064a4 	.word	0x080064a4

08005b54 <__retarget_lock_acquire_recursive>:
 8005b54:	4770      	bx	lr

08005b56 <__retarget_lock_release_recursive>:
 8005b56:	4770      	bx	lr

08005b58 <memcpy>:
 8005b58:	440a      	add	r2, r1
 8005b5a:	4291      	cmp	r1, r2
 8005b5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b60:	d100      	bne.n	8005b64 <memcpy+0xc>
 8005b62:	4770      	bx	lr
 8005b64:	b510      	push	{r4, lr}
 8005b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b6e:	4291      	cmp	r1, r2
 8005b70:	d1f9      	bne.n	8005b66 <memcpy+0xe>
 8005b72:	bd10      	pop	{r4, pc}

08005b74 <_free_r>:
 8005b74:	b538      	push	{r3, r4, r5, lr}
 8005b76:	4605      	mov	r5, r0
 8005b78:	2900      	cmp	r1, #0
 8005b7a:	d041      	beq.n	8005c00 <_free_r+0x8c>
 8005b7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b80:	1f0c      	subs	r4, r1, #4
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	bfb8      	it	lt
 8005b86:	18e4      	addlt	r4, r4, r3
 8005b88:	f000 f8e0 	bl	8005d4c <__malloc_lock>
 8005b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8005c04 <_free_r+0x90>)
 8005b8e:	6813      	ldr	r3, [r2, #0]
 8005b90:	b933      	cbnz	r3, 8005ba0 <_free_r+0x2c>
 8005b92:	6063      	str	r3, [r4, #4]
 8005b94:	6014      	str	r4, [r2, #0]
 8005b96:	4628      	mov	r0, r5
 8005b98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b9c:	f000 b8dc 	b.w	8005d58 <__malloc_unlock>
 8005ba0:	42a3      	cmp	r3, r4
 8005ba2:	d908      	bls.n	8005bb6 <_free_r+0x42>
 8005ba4:	6820      	ldr	r0, [r4, #0]
 8005ba6:	1821      	adds	r1, r4, r0
 8005ba8:	428b      	cmp	r3, r1
 8005baa:	bf01      	itttt	eq
 8005bac:	6819      	ldreq	r1, [r3, #0]
 8005bae:	685b      	ldreq	r3, [r3, #4]
 8005bb0:	1809      	addeq	r1, r1, r0
 8005bb2:	6021      	streq	r1, [r4, #0]
 8005bb4:	e7ed      	b.n	8005b92 <_free_r+0x1e>
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	b10b      	cbz	r3, 8005bc0 <_free_r+0x4c>
 8005bbc:	42a3      	cmp	r3, r4
 8005bbe:	d9fa      	bls.n	8005bb6 <_free_r+0x42>
 8005bc0:	6811      	ldr	r1, [r2, #0]
 8005bc2:	1850      	adds	r0, r2, r1
 8005bc4:	42a0      	cmp	r0, r4
 8005bc6:	d10b      	bne.n	8005be0 <_free_r+0x6c>
 8005bc8:	6820      	ldr	r0, [r4, #0]
 8005bca:	4401      	add	r1, r0
 8005bcc:	1850      	adds	r0, r2, r1
 8005bce:	4283      	cmp	r3, r0
 8005bd0:	6011      	str	r1, [r2, #0]
 8005bd2:	d1e0      	bne.n	8005b96 <_free_r+0x22>
 8005bd4:	6818      	ldr	r0, [r3, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	6053      	str	r3, [r2, #4]
 8005bda:	4408      	add	r0, r1
 8005bdc:	6010      	str	r0, [r2, #0]
 8005bde:	e7da      	b.n	8005b96 <_free_r+0x22>
 8005be0:	d902      	bls.n	8005be8 <_free_r+0x74>
 8005be2:	230c      	movs	r3, #12
 8005be4:	602b      	str	r3, [r5, #0]
 8005be6:	e7d6      	b.n	8005b96 <_free_r+0x22>
 8005be8:	6820      	ldr	r0, [r4, #0]
 8005bea:	1821      	adds	r1, r4, r0
 8005bec:	428b      	cmp	r3, r1
 8005bee:	bf04      	itt	eq
 8005bf0:	6819      	ldreq	r1, [r3, #0]
 8005bf2:	685b      	ldreq	r3, [r3, #4]
 8005bf4:	6063      	str	r3, [r4, #4]
 8005bf6:	bf04      	itt	eq
 8005bf8:	1809      	addeq	r1, r1, r0
 8005bfa:	6021      	streq	r1, [r4, #0]
 8005bfc:	6054      	str	r4, [r2, #4]
 8005bfe:	e7ca      	b.n	8005b96 <_free_r+0x22>
 8005c00:	bd38      	pop	{r3, r4, r5, pc}
 8005c02:	bf00      	nop
 8005c04:	200045ec 	.word	0x200045ec

08005c08 <sbrk_aligned>:
 8005c08:	b570      	push	{r4, r5, r6, lr}
 8005c0a:	4e0f      	ldr	r6, [pc, #60]	@ (8005c48 <sbrk_aligned+0x40>)
 8005c0c:	460c      	mov	r4, r1
 8005c0e:	6831      	ldr	r1, [r6, #0]
 8005c10:	4605      	mov	r5, r0
 8005c12:	b911      	cbnz	r1, 8005c1a <sbrk_aligned+0x12>
 8005c14:	f000 fba6 	bl	8006364 <_sbrk_r>
 8005c18:	6030      	str	r0, [r6, #0]
 8005c1a:	4621      	mov	r1, r4
 8005c1c:	4628      	mov	r0, r5
 8005c1e:	f000 fba1 	bl	8006364 <_sbrk_r>
 8005c22:	1c43      	adds	r3, r0, #1
 8005c24:	d103      	bne.n	8005c2e <sbrk_aligned+0x26>
 8005c26:	f04f 34ff 	mov.w	r4, #4294967295
 8005c2a:	4620      	mov	r0, r4
 8005c2c:	bd70      	pop	{r4, r5, r6, pc}
 8005c2e:	1cc4      	adds	r4, r0, #3
 8005c30:	f024 0403 	bic.w	r4, r4, #3
 8005c34:	42a0      	cmp	r0, r4
 8005c36:	d0f8      	beq.n	8005c2a <sbrk_aligned+0x22>
 8005c38:	1a21      	subs	r1, r4, r0
 8005c3a:	4628      	mov	r0, r5
 8005c3c:	f000 fb92 	bl	8006364 <_sbrk_r>
 8005c40:	3001      	adds	r0, #1
 8005c42:	d1f2      	bne.n	8005c2a <sbrk_aligned+0x22>
 8005c44:	e7ef      	b.n	8005c26 <sbrk_aligned+0x1e>
 8005c46:	bf00      	nop
 8005c48:	200045e8 	.word	0x200045e8

08005c4c <_malloc_r>:
 8005c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c50:	1ccd      	adds	r5, r1, #3
 8005c52:	f025 0503 	bic.w	r5, r5, #3
 8005c56:	3508      	adds	r5, #8
 8005c58:	2d0c      	cmp	r5, #12
 8005c5a:	bf38      	it	cc
 8005c5c:	250c      	movcc	r5, #12
 8005c5e:	2d00      	cmp	r5, #0
 8005c60:	4606      	mov	r6, r0
 8005c62:	db01      	blt.n	8005c68 <_malloc_r+0x1c>
 8005c64:	42a9      	cmp	r1, r5
 8005c66:	d904      	bls.n	8005c72 <_malloc_r+0x26>
 8005c68:	230c      	movs	r3, #12
 8005c6a:	6033      	str	r3, [r6, #0]
 8005c6c:	2000      	movs	r0, #0
 8005c6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005d48 <_malloc_r+0xfc>
 8005c76:	f000 f869 	bl	8005d4c <__malloc_lock>
 8005c7a:	f8d8 3000 	ldr.w	r3, [r8]
 8005c7e:	461c      	mov	r4, r3
 8005c80:	bb44      	cbnz	r4, 8005cd4 <_malloc_r+0x88>
 8005c82:	4629      	mov	r1, r5
 8005c84:	4630      	mov	r0, r6
 8005c86:	f7ff ffbf 	bl	8005c08 <sbrk_aligned>
 8005c8a:	1c43      	adds	r3, r0, #1
 8005c8c:	4604      	mov	r4, r0
 8005c8e:	d158      	bne.n	8005d42 <_malloc_r+0xf6>
 8005c90:	f8d8 4000 	ldr.w	r4, [r8]
 8005c94:	4627      	mov	r7, r4
 8005c96:	2f00      	cmp	r7, #0
 8005c98:	d143      	bne.n	8005d22 <_malloc_r+0xd6>
 8005c9a:	2c00      	cmp	r4, #0
 8005c9c:	d04b      	beq.n	8005d36 <_malloc_r+0xea>
 8005c9e:	6823      	ldr	r3, [r4, #0]
 8005ca0:	4639      	mov	r1, r7
 8005ca2:	4630      	mov	r0, r6
 8005ca4:	eb04 0903 	add.w	r9, r4, r3
 8005ca8:	f000 fb5c 	bl	8006364 <_sbrk_r>
 8005cac:	4581      	cmp	r9, r0
 8005cae:	d142      	bne.n	8005d36 <_malloc_r+0xea>
 8005cb0:	6821      	ldr	r1, [r4, #0]
 8005cb2:	1a6d      	subs	r5, r5, r1
 8005cb4:	4629      	mov	r1, r5
 8005cb6:	4630      	mov	r0, r6
 8005cb8:	f7ff ffa6 	bl	8005c08 <sbrk_aligned>
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	d03a      	beq.n	8005d36 <_malloc_r+0xea>
 8005cc0:	6823      	ldr	r3, [r4, #0]
 8005cc2:	442b      	add	r3, r5
 8005cc4:	6023      	str	r3, [r4, #0]
 8005cc6:	f8d8 3000 	ldr.w	r3, [r8]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	bb62      	cbnz	r2, 8005d28 <_malloc_r+0xdc>
 8005cce:	f8c8 7000 	str.w	r7, [r8]
 8005cd2:	e00f      	b.n	8005cf4 <_malloc_r+0xa8>
 8005cd4:	6822      	ldr	r2, [r4, #0]
 8005cd6:	1b52      	subs	r2, r2, r5
 8005cd8:	d420      	bmi.n	8005d1c <_malloc_r+0xd0>
 8005cda:	2a0b      	cmp	r2, #11
 8005cdc:	d917      	bls.n	8005d0e <_malloc_r+0xc2>
 8005cde:	1961      	adds	r1, r4, r5
 8005ce0:	42a3      	cmp	r3, r4
 8005ce2:	6025      	str	r5, [r4, #0]
 8005ce4:	bf18      	it	ne
 8005ce6:	6059      	strne	r1, [r3, #4]
 8005ce8:	6863      	ldr	r3, [r4, #4]
 8005cea:	bf08      	it	eq
 8005cec:	f8c8 1000 	streq.w	r1, [r8]
 8005cf0:	5162      	str	r2, [r4, r5]
 8005cf2:	604b      	str	r3, [r1, #4]
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	f000 f82f 	bl	8005d58 <__malloc_unlock>
 8005cfa:	f104 000b 	add.w	r0, r4, #11
 8005cfe:	1d23      	adds	r3, r4, #4
 8005d00:	f020 0007 	bic.w	r0, r0, #7
 8005d04:	1ac2      	subs	r2, r0, r3
 8005d06:	bf1c      	itt	ne
 8005d08:	1a1b      	subne	r3, r3, r0
 8005d0a:	50a3      	strne	r3, [r4, r2]
 8005d0c:	e7af      	b.n	8005c6e <_malloc_r+0x22>
 8005d0e:	6862      	ldr	r2, [r4, #4]
 8005d10:	42a3      	cmp	r3, r4
 8005d12:	bf0c      	ite	eq
 8005d14:	f8c8 2000 	streq.w	r2, [r8]
 8005d18:	605a      	strne	r2, [r3, #4]
 8005d1a:	e7eb      	b.n	8005cf4 <_malloc_r+0xa8>
 8005d1c:	4623      	mov	r3, r4
 8005d1e:	6864      	ldr	r4, [r4, #4]
 8005d20:	e7ae      	b.n	8005c80 <_malloc_r+0x34>
 8005d22:	463c      	mov	r4, r7
 8005d24:	687f      	ldr	r7, [r7, #4]
 8005d26:	e7b6      	b.n	8005c96 <_malloc_r+0x4a>
 8005d28:	461a      	mov	r2, r3
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	42a3      	cmp	r3, r4
 8005d2e:	d1fb      	bne.n	8005d28 <_malloc_r+0xdc>
 8005d30:	2300      	movs	r3, #0
 8005d32:	6053      	str	r3, [r2, #4]
 8005d34:	e7de      	b.n	8005cf4 <_malloc_r+0xa8>
 8005d36:	230c      	movs	r3, #12
 8005d38:	6033      	str	r3, [r6, #0]
 8005d3a:	4630      	mov	r0, r6
 8005d3c:	f000 f80c 	bl	8005d58 <__malloc_unlock>
 8005d40:	e794      	b.n	8005c6c <_malloc_r+0x20>
 8005d42:	6005      	str	r5, [r0, #0]
 8005d44:	e7d6      	b.n	8005cf4 <_malloc_r+0xa8>
 8005d46:	bf00      	nop
 8005d48:	200045ec 	.word	0x200045ec

08005d4c <__malloc_lock>:
 8005d4c:	4801      	ldr	r0, [pc, #4]	@ (8005d54 <__malloc_lock+0x8>)
 8005d4e:	f7ff bf01 	b.w	8005b54 <__retarget_lock_acquire_recursive>
 8005d52:	bf00      	nop
 8005d54:	200045e4 	.word	0x200045e4

08005d58 <__malloc_unlock>:
 8005d58:	4801      	ldr	r0, [pc, #4]	@ (8005d60 <__malloc_unlock+0x8>)
 8005d5a:	f7ff befc 	b.w	8005b56 <__retarget_lock_release_recursive>
 8005d5e:	bf00      	nop
 8005d60:	200045e4 	.word	0x200045e4

08005d64 <__ssputs_r>:
 8005d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d68:	688e      	ldr	r6, [r1, #8]
 8005d6a:	461f      	mov	r7, r3
 8005d6c:	42be      	cmp	r6, r7
 8005d6e:	680b      	ldr	r3, [r1, #0]
 8005d70:	4682      	mov	sl, r0
 8005d72:	460c      	mov	r4, r1
 8005d74:	4690      	mov	r8, r2
 8005d76:	d82d      	bhi.n	8005dd4 <__ssputs_r+0x70>
 8005d78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005d80:	d026      	beq.n	8005dd0 <__ssputs_r+0x6c>
 8005d82:	6965      	ldr	r5, [r4, #20]
 8005d84:	6909      	ldr	r1, [r1, #16]
 8005d86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d8a:	eba3 0901 	sub.w	r9, r3, r1
 8005d8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d92:	1c7b      	adds	r3, r7, #1
 8005d94:	444b      	add	r3, r9
 8005d96:	106d      	asrs	r5, r5, #1
 8005d98:	429d      	cmp	r5, r3
 8005d9a:	bf38      	it	cc
 8005d9c:	461d      	movcc	r5, r3
 8005d9e:	0553      	lsls	r3, r2, #21
 8005da0:	d527      	bpl.n	8005df2 <__ssputs_r+0x8e>
 8005da2:	4629      	mov	r1, r5
 8005da4:	f7ff ff52 	bl	8005c4c <_malloc_r>
 8005da8:	4606      	mov	r6, r0
 8005daa:	b360      	cbz	r0, 8005e06 <__ssputs_r+0xa2>
 8005dac:	6921      	ldr	r1, [r4, #16]
 8005dae:	464a      	mov	r2, r9
 8005db0:	f7ff fed2 	bl	8005b58 <memcpy>
 8005db4:	89a3      	ldrh	r3, [r4, #12]
 8005db6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005dba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dbe:	81a3      	strh	r3, [r4, #12]
 8005dc0:	6126      	str	r6, [r4, #16]
 8005dc2:	6165      	str	r5, [r4, #20]
 8005dc4:	444e      	add	r6, r9
 8005dc6:	eba5 0509 	sub.w	r5, r5, r9
 8005dca:	6026      	str	r6, [r4, #0]
 8005dcc:	60a5      	str	r5, [r4, #8]
 8005dce:	463e      	mov	r6, r7
 8005dd0:	42be      	cmp	r6, r7
 8005dd2:	d900      	bls.n	8005dd6 <__ssputs_r+0x72>
 8005dd4:	463e      	mov	r6, r7
 8005dd6:	6820      	ldr	r0, [r4, #0]
 8005dd8:	4632      	mov	r2, r6
 8005dda:	4641      	mov	r1, r8
 8005ddc:	f000 faa8 	bl	8006330 <memmove>
 8005de0:	68a3      	ldr	r3, [r4, #8]
 8005de2:	1b9b      	subs	r3, r3, r6
 8005de4:	60a3      	str	r3, [r4, #8]
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	4433      	add	r3, r6
 8005dea:	6023      	str	r3, [r4, #0]
 8005dec:	2000      	movs	r0, #0
 8005dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005df2:	462a      	mov	r2, r5
 8005df4:	f000 fac6 	bl	8006384 <_realloc_r>
 8005df8:	4606      	mov	r6, r0
 8005dfa:	2800      	cmp	r0, #0
 8005dfc:	d1e0      	bne.n	8005dc0 <__ssputs_r+0x5c>
 8005dfe:	6921      	ldr	r1, [r4, #16]
 8005e00:	4650      	mov	r0, sl
 8005e02:	f7ff feb7 	bl	8005b74 <_free_r>
 8005e06:	230c      	movs	r3, #12
 8005e08:	f8ca 3000 	str.w	r3, [sl]
 8005e0c:	89a3      	ldrh	r3, [r4, #12]
 8005e0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e12:	81a3      	strh	r3, [r4, #12]
 8005e14:	f04f 30ff 	mov.w	r0, #4294967295
 8005e18:	e7e9      	b.n	8005dee <__ssputs_r+0x8a>
	...

08005e1c <_svfiprintf_r>:
 8005e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e20:	4698      	mov	r8, r3
 8005e22:	898b      	ldrh	r3, [r1, #12]
 8005e24:	061b      	lsls	r3, r3, #24
 8005e26:	b09d      	sub	sp, #116	@ 0x74
 8005e28:	4607      	mov	r7, r0
 8005e2a:	460d      	mov	r5, r1
 8005e2c:	4614      	mov	r4, r2
 8005e2e:	d510      	bpl.n	8005e52 <_svfiprintf_r+0x36>
 8005e30:	690b      	ldr	r3, [r1, #16]
 8005e32:	b973      	cbnz	r3, 8005e52 <_svfiprintf_r+0x36>
 8005e34:	2140      	movs	r1, #64	@ 0x40
 8005e36:	f7ff ff09 	bl	8005c4c <_malloc_r>
 8005e3a:	6028      	str	r0, [r5, #0]
 8005e3c:	6128      	str	r0, [r5, #16]
 8005e3e:	b930      	cbnz	r0, 8005e4e <_svfiprintf_r+0x32>
 8005e40:	230c      	movs	r3, #12
 8005e42:	603b      	str	r3, [r7, #0]
 8005e44:	f04f 30ff 	mov.w	r0, #4294967295
 8005e48:	b01d      	add	sp, #116	@ 0x74
 8005e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e4e:	2340      	movs	r3, #64	@ 0x40
 8005e50:	616b      	str	r3, [r5, #20]
 8005e52:	2300      	movs	r3, #0
 8005e54:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e56:	2320      	movs	r3, #32
 8005e58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005e5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e60:	2330      	movs	r3, #48	@ 0x30
 8005e62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006000 <_svfiprintf_r+0x1e4>
 8005e66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005e6a:	f04f 0901 	mov.w	r9, #1
 8005e6e:	4623      	mov	r3, r4
 8005e70:	469a      	mov	sl, r3
 8005e72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e76:	b10a      	cbz	r2, 8005e7c <_svfiprintf_r+0x60>
 8005e78:	2a25      	cmp	r2, #37	@ 0x25
 8005e7a:	d1f9      	bne.n	8005e70 <_svfiprintf_r+0x54>
 8005e7c:	ebba 0b04 	subs.w	fp, sl, r4
 8005e80:	d00b      	beq.n	8005e9a <_svfiprintf_r+0x7e>
 8005e82:	465b      	mov	r3, fp
 8005e84:	4622      	mov	r2, r4
 8005e86:	4629      	mov	r1, r5
 8005e88:	4638      	mov	r0, r7
 8005e8a:	f7ff ff6b 	bl	8005d64 <__ssputs_r>
 8005e8e:	3001      	adds	r0, #1
 8005e90:	f000 80a7 	beq.w	8005fe2 <_svfiprintf_r+0x1c6>
 8005e94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e96:	445a      	add	r2, fp
 8005e98:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e9a:	f89a 3000 	ldrb.w	r3, [sl]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	f000 809f 	beq.w	8005fe2 <_svfiprintf_r+0x1c6>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005eae:	f10a 0a01 	add.w	sl, sl, #1
 8005eb2:	9304      	str	r3, [sp, #16]
 8005eb4:	9307      	str	r3, [sp, #28]
 8005eb6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005eba:	931a      	str	r3, [sp, #104]	@ 0x68
 8005ebc:	4654      	mov	r4, sl
 8005ebe:	2205      	movs	r2, #5
 8005ec0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ec4:	484e      	ldr	r0, [pc, #312]	@ (8006000 <_svfiprintf_r+0x1e4>)
 8005ec6:	f7fa f98b 	bl	80001e0 <memchr>
 8005eca:	9a04      	ldr	r2, [sp, #16]
 8005ecc:	b9d8      	cbnz	r0, 8005f06 <_svfiprintf_r+0xea>
 8005ece:	06d0      	lsls	r0, r2, #27
 8005ed0:	bf44      	itt	mi
 8005ed2:	2320      	movmi	r3, #32
 8005ed4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ed8:	0711      	lsls	r1, r2, #28
 8005eda:	bf44      	itt	mi
 8005edc:	232b      	movmi	r3, #43	@ 0x2b
 8005ede:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ee2:	f89a 3000 	ldrb.w	r3, [sl]
 8005ee6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ee8:	d015      	beq.n	8005f16 <_svfiprintf_r+0xfa>
 8005eea:	9a07      	ldr	r2, [sp, #28]
 8005eec:	4654      	mov	r4, sl
 8005eee:	2000      	movs	r0, #0
 8005ef0:	f04f 0c0a 	mov.w	ip, #10
 8005ef4:	4621      	mov	r1, r4
 8005ef6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005efa:	3b30      	subs	r3, #48	@ 0x30
 8005efc:	2b09      	cmp	r3, #9
 8005efe:	d94b      	bls.n	8005f98 <_svfiprintf_r+0x17c>
 8005f00:	b1b0      	cbz	r0, 8005f30 <_svfiprintf_r+0x114>
 8005f02:	9207      	str	r2, [sp, #28]
 8005f04:	e014      	b.n	8005f30 <_svfiprintf_r+0x114>
 8005f06:	eba0 0308 	sub.w	r3, r0, r8
 8005f0a:	fa09 f303 	lsl.w	r3, r9, r3
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	9304      	str	r3, [sp, #16]
 8005f12:	46a2      	mov	sl, r4
 8005f14:	e7d2      	b.n	8005ebc <_svfiprintf_r+0xa0>
 8005f16:	9b03      	ldr	r3, [sp, #12]
 8005f18:	1d19      	adds	r1, r3, #4
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	9103      	str	r1, [sp, #12]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	bfbb      	ittet	lt
 8005f22:	425b      	neglt	r3, r3
 8005f24:	f042 0202 	orrlt.w	r2, r2, #2
 8005f28:	9307      	strge	r3, [sp, #28]
 8005f2a:	9307      	strlt	r3, [sp, #28]
 8005f2c:	bfb8      	it	lt
 8005f2e:	9204      	strlt	r2, [sp, #16]
 8005f30:	7823      	ldrb	r3, [r4, #0]
 8005f32:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f34:	d10a      	bne.n	8005f4c <_svfiprintf_r+0x130>
 8005f36:	7863      	ldrb	r3, [r4, #1]
 8005f38:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f3a:	d132      	bne.n	8005fa2 <_svfiprintf_r+0x186>
 8005f3c:	9b03      	ldr	r3, [sp, #12]
 8005f3e:	1d1a      	adds	r2, r3, #4
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	9203      	str	r2, [sp, #12]
 8005f44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005f48:	3402      	adds	r4, #2
 8005f4a:	9305      	str	r3, [sp, #20]
 8005f4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006010 <_svfiprintf_r+0x1f4>
 8005f50:	7821      	ldrb	r1, [r4, #0]
 8005f52:	2203      	movs	r2, #3
 8005f54:	4650      	mov	r0, sl
 8005f56:	f7fa f943 	bl	80001e0 <memchr>
 8005f5a:	b138      	cbz	r0, 8005f6c <_svfiprintf_r+0x150>
 8005f5c:	9b04      	ldr	r3, [sp, #16]
 8005f5e:	eba0 000a 	sub.w	r0, r0, sl
 8005f62:	2240      	movs	r2, #64	@ 0x40
 8005f64:	4082      	lsls	r2, r0
 8005f66:	4313      	orrs	r3, r2
 8005f68:	3401      	adds	r4, #1
 8005f6a:	9304      	str	r3, [sp, #16]
 8005f6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f70:	4824      	ldr	r0, [pc, #144]	@ (8006004 <_svfiprintf_r+0x1e8>)
 8005f72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005f76:	2206      	movs	r2, #6
 8005f78:	f7fa f932 	bl	80001e0 <memchr>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	d036      	beq.n	8005fee <_svfiprintf_r+0x1d2>
 8005f80:	4b21      	ldr	r3, [pc, #132]	@ (8006008 <_svfiprintf_r+0x1ec>)
 8005f82:	bb1b      	cbnz	r3, 8005fcc <_svfiprintf_r+0x1b0>
 8005f84:	9b03      	ldr	r3, [sp, #12]
 8005f86:	3307      	adds	r3, #7
 8005f88:	f023 0307 	bic.w	r3, r3, #7
 8005f8c:	3308      	adds	r3, #8
 8005f8e:	9303      	str	r3, [sp, #12]
 8005f90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f92:	4433      	add	r3, r6
 8005f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f96:	e76a      	b.n	8005e6e <_svfiprintf_r+0x52>
 8005f98:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	2001      	movs	r0, #1
 8005fa0:	e7a8      	b.n	8005ef4 <_svfiprintf_r+0xd8>
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	3401      	adds	r4, #1
 8005fa6:	9305      	str	r3, [sp, #20]
 8005fa8:	4619      	mov	r1, r3
 8005faa:	f04f 0c0a 	mov.w	ip, #10
 8005fae:	4620      	mov	r0, r4
 8005fb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fb4:	3a30      	subs	r2, #48	@ 0x30
 8005fb6:	2a09      	cmp	r2, #9
 8005fb8:	d903      	bls.n	8005fc2 <_svfiprintf_r+0x1a6>
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d0c6      	beq.n	8005f4c <_svfiprintf_r+0x130>
 8005fbe:	9105      	str	r1, [sp, #20]
 8005fc0:	e7c4      	b.n	8005f4c <_svfiprintf_r+0x130>
 8005fc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fc6:	4604      	mov	r4, r0
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e7f0      	b.n	8005fae <_svfiprintf_r+0x192>
 8005fcc:	ab03      	add	r3, sp, #12
 8005fce:	9300      	str	r3, [sp, #0]
 8005fd0:	462a      	mov	r2, r5
 8005fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800600c <_svfiprintf_r+0x1f0>)
 8005fd4:	a904      	add	r1, sp, #16
 8005fd6:	4638      	mov	r0, r7
 8005fd8:	f3af 8000 	nop.w
 8005fdc:	1c42      	adds	r2, r0, #1
 8005fde:	4606      	mov	r6, r0
 8005fe0:	d1d6      	bne.n	8005f90 <_svfiprintf_r+0x174>
 8005fe2:	89ab      	ldrh	r3, [r5, #12]
 8005fe4:	065b      	lsls	r3, r3, #25
 8005fe6:	f53f af2d 	bmi.w	8005e44 <_svfiprintf_r+0x28>
 8005fea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005fec:	e72c      	b.n	8005e48 <_svfiprintf_r+0x2c>
 8005fee:	ab03      	add	r3, sp, #12
 8005ff0:	9300      	str	r3, [sp, #0]
 8005ff2:	462a      	mov	r2, r5
 8005ff4:	4b05      	ldr	r3, [pc, #20]	@ (800600c <_svfiprintf_r+0x1f0>)
 8005ff6:	a904      	add	r1, sp, #16
 8005ff8:	4638      	mov	r0, r7
 8005ffa:	f000 f879 	bl	80060f0 <_printf_i>
 8005ffe:	e7ed      	b.n	8005fdc <_svfiprintf_r+0x1c0>
 8006000:	08006464 	.word	0x08006464
 8006004:	0800646e 	.word	0x0800646e
 8006008:	00000000 	.word	0x00000000
 800600c:	08005d65 	.word	0x08005d65
 8006010:	0800646a 	.word	0x0800646a

08006014 <_printf_common>:
 8006014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006018:	4616      	mov	r6, r2
 800601a:	4698      	mov	r8, r3
 800601c:	688a      	ldr	r2, [r1, #8]
 800601e:	690b      	ldr	r3, [r1, #16]
 8006020:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006024:	4293      	cmp	r3, r2
 8006026:	bfb8      	it	lt
 8006028:	4613      	movlt	r3, r2
 800602a:	6033      	str	r3, [r6, #0]
 800602c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006030:	4607      	mov	r7, r0
 8006032:	460c      	mov	r4, r1
 8006034:	b10a      	cbz	r2, 800603a <_printf_common+0x26>
 8006036:	3301      	adds	r3, #1
 8006038:	6033      	str	r3, [r6, #0]
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	0699      	lsls	r1, r3, #26
 800603e:	bf42      	ittt	mi
 8006040:	6833      	ldrmi	r3, [r6, #0]
 8006042:	3302      	addmi	r3, #2
 8006044:	6033      	strmi	r3, [r6, #0]
 8006046:	6825      	ldr	r5, [r4, #0]
 8006048:	f015 0506 	ands.w	r5, r5, #6
 800604c:	d106      	bne.n	800605c <_printf_common+0x48>
 800604e:	f104 0a19 	add.w	sl, r4, #25
 8006052:	68e3      	ldr	r3, [r4, #12]
 8006054:	6832      	ldr	r2, [r6, #0]
 8006056:	1a9b      	subs	r3, r3, r2
 8006058:	42ab      	cmp	r3, r5
 800605a:	dc26      	bgt.n	80060aa <_printf_common+0x96>
 800605c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006060:	6822      	ldr	r2, [r4, #0]
 8006062:	3b00      	subs	r3, #0
 8006064:	bf18      	it	ne
 8006066:	2301      	movne	r3, #1
 8006068:	0692      	lsls	r2, r2, #26
 800606a:	d42b      	bmi.n	80060c4 <_printf_common+0xb0>
 800606c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006070:	4641      	mov	r1, r8
 8006072:	4638      	mov	r0, r7
 8006074:	47c8      	blx	r9
 8006076:	3001      	adds	r0, #1
 8006078:	d01e      	beq.n	80060b8 <_printf_common+0xa4>
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	6922      	ldr	r2, [r4, #16]
 800607e:	f003 0306 	and.w	r3, r3, #6
 8006082:	2b04      	cmp	r3, #4
 8006084:	bf02      	ittt	eq
 8006086:	68e5      	ldreq	r5, [r4, #12]
 8006088:	6833      	ldreq	r3, [r6, #0]
 800608a:	1aed      	subeq	r5, r5, r3
 800608c:	68a3      	ldr	r3, [r4, #8]
 800608e:	bf0c      	ite	eq
 8006090:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006094:	2500      	movne	r5, #0
 8006096:	4293      	cmp	r3, r2
 8006098:	bfc4      	itt	gt
 800609a:	1a9b      	subgt	r3, r3, r2
 800609c:	18ed      	addgt	r5, r5, r3
 800609e:	2600      	movs	r6, #0
 80060a0:	341a      	adds	r4, #26
 80060a2:	42b5      	cmp	r5, r6
 80060a4:	d11a      	bne.n	80060dc <_printf_common+0xc8>
 80060a6:	2000      	movs	r0, #0
 80060a8:	e008      	b.n	80060bc <_printf_common+0xa8>
 80060aa:	2301      	movs	r3, #1
 80060ac:	4652      	mov	r2, sl
 80060ae:	4641      	mov	r1, r8
 80060b0:	4638      	mov	r0, r7
 80060b2:	47c8      	blx	r9
 80060b4:	3001      	adds	r0, #1
 80060b6:	d103      	bne.n	80060c0 <_printf_common+0xac>
 80060b8:	f04f 30ff 	mov.w	r0, #4294967295
 80060bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060c0:	3501      	adds	r5, #1
 80060c2:	e7c6      	b.n	8006052 <_printf_common+0x3e>
 80060c4:	18e1      	adds	r1, r4, r3
 80060c6:	1c5a      	adds	r2, r3, #1
 80060c8:	2030      	movs	r0, #48	@ 0x30
 80060ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80060ce:	4422      	add	r2, r4
 80060d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80060d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80060d8:	3302      	adds	r3, #2
 80060da:	e7c7      	b.n	800606c <_printf_common+0x58>
 80060dc:	2301      	movs	r3, #1
 80060de:	4622      	mov	r2, r4
 80060e0:	4641      	mov	r1, r8
 80060e2:	4638      	mov	r0, r7
 80060e4:	47c8      	blx	r9
 80060e6:	3001      	adds	r0, #1
 80060e8:	d0e6      	beq.n	80060b8 <_printf_common+0xa4>
 80060ea:	3601      	adds	r6, #1
 80060ec:	e7d9      	b.n	80060a2 <_printf_common+0x8e>
	...

080060f0 <_printf_i>:
 80060f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060f4:	7e0f      	ldrb	r7, [r1, #24]
 80060f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80060f8:	2f78      	cmp	r7, #120	@ 0x78
 80060fa:	4691      	mov	r9, r2
 80060fc:	4680      	mov	r8, r0
 80060fe:	460c      	mov	r4, r1
 8006100:	469a      	mov	sl, r3
 8006102:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006106:	d807      	bhi.n	8006118 <_printf_i+0x28>
 8006108:	2f62      	cmp	r7, #98	@ 0x62
 800610a:	d80a      	bhi.n	8006122 <_printf_i+0x32>
 800610c:	2f00      	cmp	r7, #0
 800610e:	f000 80d2 	beq.w	80062b6 <_printf_i+0x1c6>
 8006112:	2f58      	cmp	r7, #88	@ 0x58
 8006114:	f000 80b9 	beq.w	800628a <_printf_i+0x19a>
 8006118:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800611c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006120:	e03a      	b.n	8006198 <_printf_i+0xa8>
 8006122:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006126:	2b15      	cmp	r3, #21
 8006128:	d8f6      	bhi.n	8006118 <_printf_i+0x28>
 800612a:	a101      	add	r1, pc, #4	@ (adr r1, 8006130 <_printf_i+0x40>)
 800612c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006130:	08006189 	.word	0x08006189
 8006134:	0800619d 	.word	0x0800619d
 8006138:	08006119 	.word	0x08006119
 800613c:	08006119 	.word	0x08006119
 8006140:	08006119 	.word	0x08006119
 8006144:	08006119 	.word	0x08006119
 8006148:	0800619d 	.word	0x0800619d
 800614c:	08006119 	.word	0x08006119
 8006150:	08006119 	.word	0x08006119
 8006154:	08006119 	.word	0x08006119
 8006158:	08006119 	.word	0x08006119
 800615c:	0800629d 	.word	0x0800629d
 8006160:	080061c7 	.word	0x080061c7
 8006164:	08006257 	.word	0x08006257
 8006168:	08006119 	.word	0x08006119
 800616c:	08006119 	.word	0x08006119
 8006170:	080062bf 	.word	0x080062bf
 8006174:	08006119 	.word	0x08006119
 8006178:	080061c7 	.word	0x080061c7
 800617c:	08006119 	.word	0x08006119
 8006180:	08006119 	.word	0x08006119
 8006184:	0800625f 	.word	0x0800625f
 8006188:	6833      	ldr	r3, [r6, #0]
 800618a:	1d1a      	adds	r2, r3, #4
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	6032      	str	r2, [r6, #0]
 8006190:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006194:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006198:	2301      	movs	r3, #1
 800619a:	e09d      	b.n	80062d8 <_printf_i+0x1e8>
 800619c:	6833      	ldr	r3, [r6, #0]
 800619e:	6820      	ldr	r0, [r4, #0]
 80061a0:	1d19      	adds	r1, r3, #4
 80061a2:	6031      	str	r1, [r6, #0]
 80061a4:	0606      	lsls	r6, r0, #24
 80061a6:	d501      	bpl.n	80061ac <_printf_i+0xbc>
 80061a8:	681d      	ldr	r5, [r3, #0]
 80061aa:	e003      	b.n	80061b4 <_printf_i+0xc4>
 80061ac:	0645      	lsls	r5, r0, #25
 80061ae:	d5fb      	bpl.n	80061a8 <_printf_i+0xb8>
 80061b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80061b4:	2d00      	cmp	r5, #0
 80061b6:	da03      	bge.n	80061c0 <_printf_i+0xd0>
 80061b8:	232d      	movs	r3, #45	@ 0x2d
 80061ba:	426d      	negs	r5, r5
 80061bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061c0:	4859      	ldr	r0, [pc, #356]	@ (8006328 <_printf_i+0x238>)
 80061c2:	230a      	movs	r3, #10
 80061c4:	e011      	b.n	80061ea <_printf_i+0xfa>
 80061c6:	6821      	ldr	r1, [r4, #0]
 80061c8:	6833      	ldr	r3, [r6, #0]
 80061ca:	0608      	lsls	r0, r1, #24
 80061cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80061d0:	d402      	bmi.n	80061d8 <_printf_i+0xe8>
 80061d2:	0649      	lsls	r1, r1, #25
 80061d4:	bf48      	it	mi
 80061d6:	b2ad      	uxthmi	r5, r5
 80061d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80061da:	4853      	ldr	r0, [pc, #332]	@ (8006328 <_printf_i+0x238>)
 80061dc:	6033      	str	r3, [r6, #0]
 80061de:	bf14      	ite	ne
 80061e0:	230a      	movne	r3, #10
 80061e2:	2308      	moveq	r3, #8
 80061e4:	2100      	movs	r1, #0
 80061e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80061ea:	6866      	ldr	r6, [r4, #4]
 80061ec:	60a6      	str	r6, [r4, #8]
 80061ee:	2e00      	cmp	r6, #0
 80061f0:	bfa2      	ittt	ge
 80061f2:	6821      	ldrge	r1, [r4, #0]
 80061f4:	f021 0104 	bicge.w	r1, r1, #4
 80061f8:	6021      	strge	r1, [r4, #0]
 80061fa:	b90d      	cbnz	r5, 8006200 <_printf_i+0x110>
 80061fc:	2e00      	cmp	r6, #0
 80061fe:	d04b      	beq.n	8006298 <_printf_i+0x1a8>
 8006200:	4616      	mov	r6, r2
 8006202:	fbb5 f1f3 	udiv	r1, r5, r3
 8006206:	fb03 5711 	mls	r7, r3, r1, r5
 800620a:	5dc7      	ldrb	r7, [r0, r7]
 800620c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006210:	462f      	mov	r7, r5
 8006212:	42bb      	cmp	r3, r7
 8006214:	460d      	mov	r5, r1
 8006216:	d9f4      	bls.n	8006202 <_printf_i+0x112>
 8006218:	2b08      	cmp	r3, #8
 800621a:	d10b      	bne.n	8006234 <_printf_i+0x144>
 800621c:	6823      	ldr	r3, [r4, #0]
 800621e:	07df      	lsls	r7, r3, #31
 8006220:	d508      	bpl.n	8006234 <_printf_i+0x144>
 8006222:	6923      	ldr	r3, [r4, #16]
 8006224:	6861      	ldr	r1, [r4, #4]
 8006226:	4299      	cmp	r1, r3
 8006228:	bfde      	ittt	le
 800622a:	2330      	movle	r3, #48	@ 0x30
 800622c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006230:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006234:	1b92      	subs	r2, r2, r6
 8006236:	6122      	str	r2, [r4, #16]
 8006238:	f8cd a000 	str.w	sl, [sp]
 800623c:	464b      	mov	r3, r9
 800623e:	aa03      	add	r2, sp, #12
 8006240:	4621      	mov	r1, r4
 8006242:	4640      	mov	r0, r8
 8006244:	f7ff fee6 	bl	8006014 <_printf_common>
 8006248:	3001      	adds	r0, #1
 800624a:	d14a      	bne.n	80062e2 <_printf_i+0x1f2>
 800624c:	f04f 30ff 	mov.w	r0, #4294967295
 8006250:	b004      	add	sp, #16
 8006252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006256:	6823      	ldr	r3, [r4, #0]
 8006258:	f043 0320 	orr.w	r3, r3, #32
 800625c:	6023      	str	r3, [r4, #0]
 800625e:	4833      	ldr	r0, [pc, #204]	@ (800632c <_printf_i+0x23c>)
 8006260:	2778      	movs	r7, #120	@ 0x78
 8006262:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	6831      	ldr	r1, [r6, #0]
 800626a:	061f      	lsls	r7, r3, #24
 800626c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006270:	d402      	bmi.n	8006278 <_printf_i+0x188>
 8006272:	065f      	lsls	r7, r3, #25
 8006274:	bf48      	it	mi
 8006276:	b2ad      	uxthmi	r5, r5
 8006278:	6031      	str	r1, [r6, #0]
 800627a:	07d9      	lsls	r1, r3, #31
 800627c:	bf44      	itt	mi
 800627e:	f043 0320 	orrmi.w	r3, r3, #32
 8006282:	6023      	strmi	r3, [r4, #0]
 8006284:	b11d      	cbz	r5, 800628e <_printf_i+0x19e>
 8006286:	2310      	movs	r3, #16
 8006288:	e7ac      	b.n	80061e4 <_printf_i+0xf4>
 800628a:	4827      	ldr	r0, [pc, #156]	@ (8006328 <_printf_i+0x238>)
 800628c:	e7e9      	b.n	8006262 <_printf_i+0x172>
 800628e:	6823      	ldr	r3, [r4, #0]
 8006290:	f023 0320 	bic.w	r3, r3, #32
 8006294:	6023      	str	r3, [r4, #0]
 8006296:	e7f6      	b.n	8006286 <_printf_i+0x196>
 8006298:	4616      	mov	r6, r2
 800629a:	e7bd      	b.n	8006218 <_printf_i+0x128>
 800629c:	6833      	ldr	r3, [r6, #0]
 800629e:	6825      	ldr	r5, [r4, #0]
 80062a0:	6961      	ldr	r1, [r4, #20]
 80062a2:	1d18      	adds	r0, r3, #4
 80062a4:	6030      	str	r0, [r6, #0]
 80062a6:	062e      	lsls	r6, r5, #24
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	d501      	bpl.n	80062b0 <_printf_i+0x1c0>
 80062ac:	6019      	str	r1, [r3, #0]
 80062ae:	e002      	b.n	80062b6 <_printf_i+0x1c6>
 80062b0:	0668      	lsls	r0, r5, #25
 80062b2:	d5fb      	bpl.n	80062ac <_printf_i+0x1bc>
 80062b4:	8019      	strh	r1, [r3, #0]
 80062b6:	2300      	movs	r3, #0
 80062b8:	6123      	str	r3, [r4, #16]
 80062ba:	4616      	mov	r6, r2
 80062bc:	e7bc      	b.n	8006238 <_printf_i+0x148>
 80062be:	6833      	ldr	r3, [r6, #0]
 80062c0:	1d1a      	adds	r2, r3, #4
 80062c2:	6032      	str	r2, [r6, #0]
 80062c4:	681e      	ldr	r6, [r3, #0]
 80062c6:	6862      	ldr	r2, [r4, #4]
 80062c8:	2100      	movs	r1, #0
 80062ca:	4630      	mov	r0, r6
 80062cc:	f7f9 ff88 	bl	80001e0 <memchr>
 80062d0:	b108      	cbz	r0, 80062d6 <_printf_i+0x1e6>
 80062d2:	1b80      	subs	r0, r0, r6
 80062d4:	6060      	str	r0, [r4, #4]
 80062d6:	6863      	ldr	r3, [r4, #4]
 80062d8:	6123      	str	r3, [r4, #16]
 80062da:	2300      	movs	r3, #0
 80062dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062e0:	e7aa      	b.n	8006238 <_printf_i+0x148>
 80062e2:	6923      	ldr	r3, [r4, #16]
 80062e4:	4632      	mov	r2, r6
 80062e6:	4649      	mov	r1, r9
 80062e8:	4640      	mov	r0, r8
 80062ea:	47d0      	blx	sl
 80062ec:	3001      	adds	r0, #1
 80062ee:	d0ad      	beq.n	800624c <_printf_i+0x15c>
 80062f0:	6823      	ldr	r3, [r4, #0]
 80062f2:	079b      	lsls	r3, r3, #30
 80062f4:	d413      	bmi.n	800631e <_printf_i+0x22e>
 80062f6:	68e0      	ldr	r0, [r4, #12]
 80062f8:	9b03      	ldr	r3, [sp, #12]
 80062fa:	4298      	cmp	r0, r3
 80062fc:	bfb8      	it	lt
 80062fe:	4618      	movlt	r0, r3
 8006300:	e7a6      	b.n	8006250 <_printf_i+0x160>
 8006302:	2301      	movs	r3, #1
 8006304:	4632      	mov	r2, r6
 8006306:	4649      	mov	r1, r9
 8006308:	4640      	mov	r0, r8
 800630a:	47d0      	blx	sl
 800630c:	3001      	adds	r0, #1
 800630e:	d09d      	beq.n	800624c <_printf_i+0x15c>
 8006310:	3501      	adds	r5, #1
 8006312:	68e3      	ldr	r3, [r4, #12]
 8006314:	9903      	ldr	r1, [sp, #12]
 8006316:	1a5b      	subs	r3, r3, r1
 8006318:	42ab      	cmp	r3, r5
 800631a:	dcf2      	bgt.n	8006302 <_printf_i+0x212>
 800631c:	e7eb      	b.n	80062f6 <_printf_i+0x206>
 800631e:	2500      	movs	r5, #0
 8006320:	f104 0619 	add.w	r6, r4, #25
 8006324:	e7f5      	b.n	8006312 <_printf_i+0x222>
 8006326:	bf00      	nop
 8006328:	08006475 	.word	0x08006475
 800632c:	08006486 	.word	0x08006486

08006330 <memmove>:
 8006330:	4288      	cmp	r0, r1
 8006332:	b510      	push	{r4, lr}
 8006334:	eb01 0402 	add.w	r4, r1, r2
 8006338:	d902      	bls.n	8006340 <memmove+0x10>
 800633a:	4284      	cmp	r4, r0
 800633c:	4623      	mov	r3, r4
 800633e:	d807      	bhi.n	8006350 <memmove+0x20>
 8006340:	1e43      	subs	r3, r0, #1
 8006342:	42a1      	cmp	r1, r4
 8006344:	d008      	beq.n	8006358 <memmove+0x28>
 8006346:	f811 2b01 	ldrb.w	r2, [r1], #1
 800634a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800634e:	e7f8      	b.n	8006342 <memmove+0x12>
 8006350:	4402      	add	r2, r0
 8006352:	4601      	mov	r1, r0
 8006354:	428a      	cmp	r2, r1
 8006356:	d100      	bne.n	800635a <memmove+0x2a>
 8006358:	bd10      	pop	{r4, pc}
 800635a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800635e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006362:	e7f7      	b.n	8006354 <memmove+0x24>

08006364 <_sbrk_r>:
 8006364:	b538      	push	{r3, r4, r5, lr}
 8006366:	4d06      	ldr	r5, [pc, #24]	@ (8006380 <_sbrk_r+0x1c>)
 8006368:	2300      	movs	r3, #0
 800636a:	4604      	mov	r4, r0
 800636c:	4608      	mov	r0, r1
 800636e:	602b      	str	r3, [r5, #0]
 8006370:	f7fb fb3e 	bl	80019f0 <_sbrk>
 8006374:	1c43      	adds	r3, r0, #1
 8006376:	d102      	bne.n	800637e <_sbrk_r+0x1a>
 8006378:	682b      	ldr	r3, [r5, #0]
 800637a:	b103      	cbz	r3, 800637e <_sbrk_r+0x1a>
 800637c:	6023      	str	r3, [r4, #0]
 800637e:	bd38      	pop	{r3, r4, r5, pc}
 8006380:	200045e0 	.word	0x200045e0

08006384 <_realloc_r>:
 8006384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006388:	4680      	mov	r8, r0
 800638a:	4615      	mov	r5, r2
 800638c:	460c      	mov	r4, r1
 800638e:	b921      	cbnz	r1, 800639a <_realloc_r+0x16>
 8006390:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006394:	4611      	mov	r1, r2
 8006396:	f7ff bc59 	b.w	8005c4c <_malloc_r>
 800639a:	b92a      	cbnz	r2, 80063a8 <_realloc_r+0x24>
 800639c:	f7ff fbea 	bl	8005b74 <_free_r>
 80063a0:	2400      	movs	r4, #0
 80063a2:	4620      	mov	r0, r4
 80063a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063a8:	f000 f81a 	bl	80063e0 <_malloc_usable_size_r>
 80063ac:	4285      	cmp	r5, r0
 80063ae:	4606      	mov	r6, r0
 80063b0:	d802      	bhi.n	80063b8 <_realloc_r+0x34>
 80063b2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80063b6:	d8f4      	bhi.n	80063a2 <_realloc_r+0x1e>
 80063b8:	4629      	mov	r1, r5
 80063ba:	4640      	mov	r0, r8
 80063bc:	f7ff fc46 	bl	8005c4c <_malloc_r>
 80063c0:	4607      	mov	r7, r0
 80063c2:	2800      	cmp	r0, #0
 80063c4:	d0ec      	beq.n	80063a0 <_realloc_r+0x1c>
 80063c6:	42b5      	cmp	r5, r6
 80063c8:	462a      	mov	r2, r5
 80063ca:	4621      	mov	r1, r4
 80063cc:	bf28      	it	cs
 80063ce:	4632      	movcs	r2, r6
 80063d0:	f7ff fbc2 	bl	8005b58 <memcpy>
 80063d4:	4621      	mov	r1, r4
 80063d6:	4640      	mov	r0, r8
 80063d8:	f7ff fbcc 	bl	8005b74 <_free_r>
 80063dc:	463c      	mov	r4, r7
 80063de:	e7e0      	b.n	80063a2 <_realloc_r+0x1e>

080063e0 <_malloc_usable_size_r>:
 80063e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063e4:	1f18      	subs	r0, r3, #4
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	bfbc      	itt	lt
 80063ea:	580b      	ldrlt	r3, [r1, r0]
 80063ec:	18c0      	addlt	r0, r0, r3
 80063ee:	4770      	bx	lr

080063f0 <_init>:
 80063f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063f2:	bf00      	nop
 80063f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063f6:	bc08      	pop	{r3}
 80063f8:	469e      	mov	lr, r3
 80063fa:	4770      	bx	lr

080063fc <_fini>:
 80063fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063fe:	bf00      	nop
 8006400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006402:	bc08      	pop	{r3}
 8006404:	469e      	mov	lr, r3
 8006406:	4770      	bx	lr
