Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 21:00:27 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_27/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.042        0.000                      0                 1343        0.014        0.000                      0                 1343        1.932        0.000                       0                  1344  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.207}        4.414           226.552         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.042        0.000                      0                 1343        0.014        0.000                      0                 1343        1.932        0.000                       0                  1344  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.932ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 demux/sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.207ns period=4.414ns})
  Destination:            demux/sel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.207ns period=4.414ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.414ns  (vclock rise@4.414ns - vclock rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.821ns (42.046%)  route 2.510ns (57.954%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 5.844 - 4.414 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.001ns, distribution 0.892ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.001ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1343, routed)        0.893     1.839    demux/CLK
    SLICE_X103Y513       FDRE                                         r  demux/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y513       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.918 r  demux/sel_reg[3]/Q
                         net (fo=36, routed)          0.225     2.143    demux/sel[3]
    SLICE_X102Y511       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     2.343 f  demux/sel_reg[8]_i_6/O[5]
                         net (fo=42, routed)          0.199     2.542    demux/sel_reg[0]_0[5]
    SLICE_X102Y510       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     2.705 f  demux/sel[8]_i_235/O
                         net (fo=1, routed)           0.182     2.887    demux/sel[8]_i_235_n_0
    SLICE_X102Y509       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     2.980 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.052     3.032    demux/sel_reg[8]_i_200_n_0
    SLICE_X102Y510       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.109 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=31, routed)          0.253     3.362    demux_n_9
    SLICE_X103Y509       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     3.478 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.309     3.787    demux/sel[8]_i_73[2]
    SLICE_X103Y507       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105     3.892 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     3.918    demux/sel_reg[8]_i_81_n_0
    SLICE_X103Y508       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.994 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.289     4.283    demux_n_89
    SLICE_X102Y507       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.070     4.353 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.131     4.484    sel[8]_i_32_n_0
    SLICE_X102Y507       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.535 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     4.557    demux/sel[8]_i_25_0[5]
    SLICE_X102Y507       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.716 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.742    demux/sel_reg[8]_i_19_n_0
    SLICE_X102Y508       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.798 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.376     5.174    demux_n_104
    SLICE_X103Y510       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.378 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.118     5.496    sel_reg[8]_i_18_n_11
    SLICE_X103Y511       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.532 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.010     5.542    demux/sel_reg[0]_10[6]
    SLICE_X103Y511       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.657 r  demux/sel_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.683    demux/sel_reg[8]_i_3_n_0
    SLICE_X103Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.759 r  demux/sel_reg[8]_i_4/O[1]
                         net (fo=9, routed)           0.194     5.953    demux/sel_reg[8]_i_4_n_14
    SLICE_X102Y513       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     6.098 r  demux/sel[5]_i_1/O
                         net (fo=1, routed)           0.072     6.170    demux/sel20_in[5]
    SLICE_X102Y513       FDRE                                         r  demux/sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.414     4.414 r  
    AP13                                              0.000     4.414 r  clk (IN)
                         net (fo=0)                   0.000     4.414    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.759 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.759    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.759 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.046    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.070 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1343, routed)        0.774     5.844    demux/CLK
    SLICE_X102Y513       FDRE                                         r  demux/sel_reg[5]/C
                         clock pessimism              0.379     6.222    
                         clock uncertainty           -0.035     6.187    
    SLICE_X102Y513       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.212    demux/sel_reg[5]
  -------------------------------------------------------------------
                         required time                          6.212    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  0.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 demux/genblk1[330].z_reg[330][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.207ns period=4.414ns})
  Destination:            genblk1[330].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.207ns period=4.414ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.320%)  route 0.111ns (65.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.744ns (routing 0.001ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.001ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1343, routed)        0.744     1.400    demux/CLK
    SLICE_X107Y512       FDRE                                         r  demux/genblk1[330].z_reg[330][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y512       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.458 r  demux/genblk1[330].z_reg[330][3]/Q
                         net (fo=1, routed)           0.111     1.569    genblk1[330].reg_in/D[3]
    SLICE_X106Y513       FDRE                                         r  genblk1[330].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1343, routed)        0.860     1.806    genblk1[330].reg_in/CLK
    SLICE_X106Y513       FDRE                                         r  genblk1[330].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.314     1.492    
    SLICE_X106Y513       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.554    genblk1[330].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.207 }
Period(ns):         4.414
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.414       3.124      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.207       1.932      SLICE_X100Y503  demux/genblk1[274].z_reg[274][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.207       1.932      SLICE_X106Y500  reg_out/reg_out_reg[10]/C



