$comment
	File created using the following command:
		vcd file memoriaram.msim.vcd -direction
$end
$date
	Wed Nov 21 08:19:22 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module memoriaram_vlg_vec_tst $end
$var reg 7 ! address [6:0] $end
$var reg 1 " clk $end
$var reg 26 # data_in [25:0] $end
$var reg 1 $ we $end
$var wire 1 % data_out [25] $end
$var wire 1 & data_out [24] $end
$var wire 1 ' data_out [23] $end
$var wire 1 ( data_out [22] $end
$var wire 1 ) data_out [21] $end
$var wire 1 * data_out [20] $end
$var wire 1 + data_out [19] $end
$var wire 1 , data_out [18] $end
$var wire 1 - data_out [17] $end
$var wire 1 . data_out [16] $end
$var wire 1 / data_out [15] $end
$var wire 1 0 data_out [14] $end
$var wire 1 1 data_out [13] $end
$var wire 1 2 data_out [12] $end
$var wire 1 3 data_out [11] $end
$var wire 1 4 data_out [10] $end
$var wire 1 5 data_out [9] $end
$var wire 1 6 data_out [8] $end
$var wire 1 7 data_out [7] $end
$var wire 1 8 data_out [6] $end
$var wire 1 9 data_out [5] $end
$var wire 1 : data_out [4] $end
$var wire 1 ; data_out [3] $end
$var wire 1 < data_out [2] $end
$var wire 1 = data_out [1] $end
$var wire 1 > data_out [0] $end
$var wire 1 ? sampler $end
$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F we~combout $end
$var wire 1 G clk~combout $end
$var wire 1 H clk~clkctrl_outclk $end
$var wire 1 I my_ram_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 J my_ram_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 K my_ram_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 L my_ram_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 M my_ram_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 N my_ram_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 O my_ram_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 P my_ram_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 Q my_ram_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 R my_ram_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 S my_ram_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 T my_ram_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 U my_ram_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 V my_ram_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 W my_ram_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 X my_ram_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 Y my_ram_rtl_0|auto_generated|ram_block1a16 $end
$var wire 1 Z my_ram_rtl_0|auto_generated|ram_block1a17 $end
$var wire 1 [ my_ram_rtl_0|auto_generated|ram_block1a18 $end
$var wire 1 \ my_ram_rtl_0|auto_generated|ram_block1a19 $end
$var wire 1 ] my_ram_rtl_0|auto_generated|ram_block1a20 $end
$var wire 1 ^ my_ram_rtl_0|auto_generated|ram_block1a21 $end
$var wire 1 _ my_ram_rtl_0|auto_generated|ram_block1a22 $end
$var wire 1 ` my_ram_rtl_0|auto_generated|ram_block1a23 $end
$var wire 1 a my_ram_rtl_0|auto_generated|ram_block1a24 $end
$var wire 1 b my_ram_rtl_0|auto_generated|ram_block1a25 $end
$var wire 1 c address~combout [6] $end
$var wire 1 d address~combout [5] $end
$var wire 1 e address~combout [4] $end
$var wire 1 f address~combout [3] $end
$var wire 1 g address~combout [2] $end
$var wire 1 h address~combout [1] $end
$var wire 1 i address~combout [0] $end
$var wire 1 j data_in~combout [25] $end
$var wire 1 k data_in~combout [24] $end
$var wire 1 l data_in~combout [23] $end
$var wire 1 m data_in~combout [22] $end
$var wire 1 n data_in~combout [21] $end
$var wire 1 o data_in~combout [20] $end
$var wire 1 p data_in~combout [19] $end
$var wire 1 q data_in~combout [18] $end
$var wire 1 r data_in~combout [17] $end
$var wire 1 s data_in~combout [16] $end
$var wire 1 t data_in~combout [15] $end
$var wire 1 u data_in~combout [14] $end
$var wire 1 v data_in~combout [13] $end
$var wire 1 w data_in~combout [12] $end
$var wire 1 x data_in~combout [11] $end
$var wire 1 y data_in~combout [10] $end
$var wire 1 z data_in~combout [9] $end
$var wire 1 { data_in~combout [8] $end
$var wire 1 | data_in~combout [7] $end
$var wire 1 } data_in~combout [6] $end
$var wire 1 ~ data_in~combout [5] $end
$var wire 1 !! data_in~combout [4] $end
$var wire 1 "! data_in~combout [3] $end
$var wire 1 #! data_in~combout [2] $end
$var wire 1 $! data_in~combout [1] $end
$var wire 1 %! data_in~combout [0] $end
$var wire 1 &! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 '! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 (! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 )! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 *! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 +! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 ,! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 -! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 .! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 /! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 0! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 1! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 2! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 3! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 4! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 5! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 6! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 7! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 8! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 9! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 :! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 ;! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 <! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 =! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 >! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 ?! my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
b0 #
0$
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
x?
0@
1A
xB
1C
1D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0i
0h
0g
0f
0e
0d
0c
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
$end
#10000
1"
1G
1H
0?
#10001
19!
14!
1/!
1(!
1&!
1O
1T
1Y
1`
1b
18
13
1.
1'
1%
#20000
0"
0G
0H
1?
#30000
1"
1G
1H
0?
#40000
0"
0G
0H
1?
#50000
1"
1G
1H
0?
#60000
0"
0G
0H
1?
#70000
1"
1G
1H
0?
#80000
0"
0G
0H
1?
#90000
1"
1G
1H
0?
#100000
0"
0G
0H
1?
#110000
1"
1G
1H
0?
#120000
0"
0G
0H
1?
#130000
1"
1G
1H
0?
#140000
0"
0G
0H
1?
#150000
1"
1G
1H
0?
#160000
0"
0G
0H
1?
#170000
1"
1G
1H
0?
#180000
0"
0G
0H
1?
#190000
1"
1G
1H
0?
#200000
0"
0G
0H
1?
#210000
1"
1G
1H
0?
#220000
0"
0G
0H
1?
#230000
1"
1G
1H
0?
#240000
0"
0G
0H
1?
#250000
1"
1G
1H
0?
#260000
0"
0G
0H
1?
#270000
1"
1G
1H
0?
#280000
0"
0G
0H
1?
#290000
1"
1G
1H
0?
#300000
0"
0G
0H
1?
#310000
1"
1G
1H
0?
#320000
0"
0G
0H
1?
#330000
1"
1G
1H
0?
#340000
0"
0G
0H
1?
#350000
1"
1G
1H
0?
#360000
0"
0G
0H
1?
#370000
1"
1G
1H
0?
#380000
0"
0G
0H
1?
#390000
1"
1G
1H
0?
#400000
0"
0G
0H
1?
#410000
1"
1G
1H
0?
#420000
0"
0G
0H
1?
#430000
1"
1G
1H
0?
#440000
0"
0G
0H
1?
#450000
1"
1G
1H
0?
#460000
0"
0G
0H
1?
#470000
1"
1G
1H
0?
#480000
0"
0G
0H
1?
#490000
1"
1G
1H
0?
#500000
0"
0G
0H
1?
#510000
1"
1G
1H
0?
#520000
0"
0G
0H
1?
#530000
1"
1G
1H
0?
#540000
0"
0G
0H
1?
#550000
1"
1G
1H
0?
#560000
0"
0G
0H
1?
#570000
1"
1G
1H
0?
#580000
0"
0G
0H
1?
#590000
1"
1G
1H
0?
#600000
0"
0G
0H
1?
#610000
1"
1G
1H
0?
#620000
0"
0G
0H
1?
#630000
1"
1G
1H
0?
#640000
0"
0G
0H
1?
#650000
1"
1G
1H
0?
#660000
0"
0G
0H
1?
#670000
1"
1G
1H
0?
#680000
0"
0G
0H
1?
#690000
1"
1G
1H
0?
#700000
0"
0G
0H
1?
#710000
1"
1G
1H
0?
#720000
0"
0G
0H
1?
#730000
1"
1G
1H
0?
#740000
0"
0G
0H
1?
#750000
1"
1G
1H
0?
#760000
0"
0G
0H
1?
#770000
1"
1G
1H
0?
#780000
0"
0G
0H
1?
#790000
1"
1G
1H
0?
#800000
0"
0G
0H
1?
#810000
1"
1G
1H
0?
#820000
0"
0G
0H
1?
#830000
1"
1G
1H
0?
#840000
0"
0G
0H
1?
#850000
1"
1G
1H
0?
#860000
0"
0G
0H
1?
#870000
1"
1G
1H
0?
#880000
0"
0G
0H
1?
#890000
1"
1G
1H
0?
#900000
0"
0G
0H
1?
#910000
1"
1G
1H
0?
#920000
0"
0G
0H
1?
#930000
1"
1G
1H
0?
#940000
0"
0G
0H
1?
#950000
1"
1G
1H
0?
#960000
0"
0G
0H
1?
#970000
1"
1G
1H
0?
#980000
0"
0G
0H
1?
#990000
1"
1G
1H
0?
#1000000
