# Verilog
Verilog Implementations

CDC: 
Clock Domain Cross Handshake Module with SystemVerilog Verification
- Currently implementing randomization of parameters

CPU:
Current progress on an implementation of a CPU for Microprocessor Architecture class


Vending:
Simple Vending Machine Implementation for Microprocessor Architecture class
- Currently implementing a CPU with instruction pipelining

Old Projects

BasicCPU: 
Gate Level CPU Implemented in 2021

Braille Translator:
Implemented in 2021

