

================================================================
== Vitis HLS Report for 'runL2toL1'
================================================================
* Date:           Tue Jan 18 02:37:21 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.628 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54| 0.540 us | 0.540 us |   54|   54|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_LOOP_L2_W  |       52|       52|         5|          1|          1|    49|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      302|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|        0|       82|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      129|    -|
|Register             |        -|     -|      426|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      426|      545|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_10s_10s_10_1_1_U76    |mul_10s_10s_10_1_1    |        0|   0|  0|  62|    0|
    |mul_32ns_32ns_64_1_1_U77  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0|  82|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------------+-----------------------------------------+---------------------+
    |                   Instance                  |                  Module                 |      Expression     |
    +---------------------------------------------+-----------------------------------------+---------------------+
    |ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U78  |ama_addmuladd_10ns_10ns_10s_10ns_10_4_1  | i0 * (i1 + i2) + i3 |
    |mac_muladd_9s_9s_9ns_9_4_1_U79               |mac_muladd_9s_9s_9ns_9_4_1               |     i0 + i1 * i2    |
    +---------------------------------------------+-----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add13_i_i_fu_320_p2      |     +    |   0|  0|  17|          10|          10|
    |add_ln27_2_fu_260_p2     |     +    |   0|  0|  71|          64|           1|
    |add_ln27_3_fu_279_p2     |     +    |   0|  0|  39|           1|          32|
    |add_ln29_fu_314_p2       |     +    |   0|  0|  39|           1|          32|
    |grp_fu_339_p0            |     +    |   0|  0|  17|          10|          10|
    |icmp_ln27_fu_255_p2      |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln29_fu_266_p2      |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_state1          |    or    |   0|  0|   2|           1|           1|
    |select_ln27_1_fu_285_p3  |  select  |   0|  0|  32|           1|          32|
    |select_ln27_fu_271_p3    |  select  |   0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 302|         188|         218|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |ap_phi_mux_hi_phi_fu_217_p4  |   9|          2|   32|         64|
    |co_1_blk_n                   |   9|          2|    1|          2|
    |empty_15_blk_n               |   9|          2|    1|          2|
    |empty_blk_n                  |   9|          2|    1|          2|
    |hi_reg_213                   |   9|          2|   32|         64|
    |indvar_flatten_reg_202       |   9|          2|   64|        128|
    |r_blk_n                      |   9|          2|    1|          2|
    |s_blk_n                      |   9|          2|    1|          2|
    |wi_reg_224                   |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 129|         28|  169|        340|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add17_i_i_reg_422               |   9|   0|    9|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |bound_reg_383                   |  64|   0|   64|          0|
    |empty_39_reg_373                |   9|   0|    9|          0|
    |empty_40_reg_407                |  10|   0|   10|          0|
    |empty_40_reg_407_pp0_iter1_reg  |  10|   0|   10|          0|
    |empty_41_reg_412                |   9|   0|    9|          0|
    |empty_41_reg_412_pp0_iter1_reg  |   9|   0|    9|          0|
    |hi_reg_213                      |  32|   0|   32|          0|
    |icmp_ln27_reg_388               |   1|   0|    1|          0|
    |indvar_flatten_reg_202          |  64|   0|   64|          0|
    |mul9_i_i_reg_378                |  10|   0|   10|          0|
    |r_read_reg_353                  |  10|   0|   10|          0|
    |s_read_reg_358                  |  10|   0|   10|          0|
    |select_ln27_1_reg_397           |  32|   0|   32|          0|
    |tmp_10_reg_368                  |  10|   0|   10|          0|
    |tmp_reg_363                     |  32|   0|   32|          0|
    |wi_reg_224                      |  32|   0|   32|          0|
    |icmp_ln27_reg_388               |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 426|  32|  363|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    runL2toL1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    runL2toL1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    runL2toL1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    runL2toL1   | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |    runL2toL1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    runL2toL1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    runL2toL1   | return value |
|data_l1buf_017_address0  | out |    9|  ap_memory | data_l1buf_017 |     array    |
|data_l1buf_017_ce0       | out |    1|  ap_memory | data_l1buf_017 |     array    |
|data_l1buf_017_we0       | out |    1|  ap_memory | data_l1buf_017 |     array    |
|data_l1buf_017_d0        | out |    8|  ap_memory | data_l1buf_017 |     array    |
|data_l1buf_118_address0  | out |    9|  ap_memory | data_l1buf_118 |     array    |
|data_l1buf_118_ce0       | out |    1|  ap_memory | data_l1buf_118 |     array    |
|data_l1buf_118_we0       | out |    1|  ap_memory | data_l1buf_118 |     array    |
|data_l1buf_118_d0        | out |    8|  ap_memory | data_l1buf_118 |     array    |
|data_l1buf_219_address0  | out |    9|  ap_memory | data_l1buf_219 |     array    |
|data_l1buf_219_ce0       | out |    1|  ap_memory | data_l1buf_219 |     array    |
|data_l1buf_219_we0       | out |    1|  ap_memory | data_l1buf_219 |     array    |
|data_l1buf_219_d0        | out |    8|  ap_memory | data_l1buf_219 |     array    |
|data_l1buf_320_address0  | out |    9|  ap_memory | data_l1buf_320 |     array    |
|data_l1buf_320_ce0       | out |    1|  ap_memory | data_l1buf_320 |     array    |
|data_l1buf_320_we0       | out |    1|  ap_memory | data_l1buf_320 |     array    |
|data_l1buf_320_d0        | out |    8|  ap_memory | data_l1buf_320 |     array    |
|data_l2_0_address0       | out |   10|  ap_memory |    data_l2_0   |     array    |
|data_l2_0_ce0            | out |    1|  ap_memory |    data_l2_0   |     array    |
|data_l2_0_q0             |  in |    8|  ap_memory |    data_l2_0   |     array    |
|data_l2_1_address0       | out |   10|  ap_memory |    data_l2_1   |     array    |
|data_l2_1_ce0            | out |    1|  ap_memory |    data_l2_1   |     array    |
|data_l2_1_q0             |  in |    8|  ap_memory |    data_l2_1   |     array    |
|data_l2_2_address0       | out |   10|  ap_memory |    data_l2_2   |     array    |
|data_l2_2_ce0            | out |    1|  ap_memory |    data_l2_2   |     array    |
|data_l2_2_q0             |  in |    8|  ap_memory |    data_l2_2   |     array    |
|data_l2_3_address0       | out |   10|  ap_memory |    data_l2_3   |     array    |
|data_l2_3_ce0            | out |    1|  ap_memory |    data_l2_3   |     array    |
|data_l2_3_q0             |  in |    8|  ap_memory |    data_l2_3   |     array    |
|empty_15_dout            |  in |   32|   ap_fifo  |    empty_15    |    pointer   |
|empty_15_empty_n         |  in |    1|   ap_fifo  |    empty_15    |    pointer   |
|empty_15_read            | out |    1|   ap_fifo  |    empty_15    |    pointer   |
|co_1_dout                |  in |   10|   ap_fifo  |      co_1      |    pointer   |
|co_1_empty_n             |  in |    1|   ap_fifo  |      co_1      |    pointer   |
|co_1_read                | out |    1|   ap_fifo  |      co_1      |    pointer   |
|r_dout                   |  in |   10|   ap_fifo  |        r       |    pointer   |
|r_empty_n                |  in |    1|   ap_fifo  |        r       |    pointer   |
|r_read                   | out |    1|   ap_fifo  |        r       |    pointer   |
|s_dout                   |  in |   10|   ap_fifo  |        s       |    pointer   |
|s_empty_n                |  in |    1|   ap_fifo  |        s       |    pointer   |
|s_read                   | out |    1|   ap_fifo  |        s       |    pointer   |
|empty_dout               |  in |   10|   ap_fifo  |      empty     |    pointer   |
|empty_empty_n            |  in |    1|   ap_fifo  |      empty     |    pointer   |
|empty_read               | out |    1|   ap_fifo  |      empty     |    pointer   |
+-------------------------+-----+-----+------------+----------------+--------------+

