#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* PWM_A_L */
#define PWM_A_L__0__INTTYPE CYREG_PICU12_INTTYPE1
#define PWM_A_L__0__MASK 0x02u
#define PWM_A_L__0__PC CYREG_PRT12_PC1
#define PWM_A_L__0__PORT 12u
#define PWM_A_L__0__SHIFT 1u
#define PWM_A_L__AG CYREG_PRT12_AG
#define PWM_A_L__BIE CYREG_PRT12_BIE
#define PWM_A_L__BIT_MASK CYREG_PRT12_BIT_MASK
#define PWM_A_L__BYP CYREG_PRT12_BYP
#define PWM_A_L__DM0 CYREG_PRT12_DM0
#define PWM_A_L__DM1 CYREG_PRT12_DM1
#define PWM_A_L__DM2 CYREG_PRT12_DM2
#define PWM_A_L__DR CYREG_PRT12_DR
#define PWM_A_L__INP_DIS CYREG_PRT12_INP_DIS
#define PWM_A_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PWM_A_L__MASK 0x02u
#define PWM_A_L__PORT 12u
#define PWM_A_L__PRT CYREG_PRT12_PRT
#define PWM_A_L__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PWM_A_L__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PWM_A_L__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PWM_A_L__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PWM_A_L__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PWM_A_L__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PWM_A_L__PS CYREG_PRT12_PS
#define PWM_A_L__SHIFT 1u
#define PWM_A_L__SIO_CFG CYREG_PRT12_SIO_CFG
#define PWM_A_L__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PWM_A_L__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PWM_A_L__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PWM_A_L__SLW CYREG_PRT12_SLW

/* PWM_A_PWMUDB */
#define PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWM_A_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_A_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define PWM_A_PWMUDB_genblk7_dbctrlreg__0__MASK 0x01u
#define PWM_A_PWMUDB_genblk7_dbctrlreg__0__POS 0
#define PWM_A_PWMUDB_genblk7_dbctrlreg__1__MASK 0x02u
#define PWM_A_PWMUDB_genblk7_dbctrlreg__1__POS 1
#define PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_A_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__MASK 0x03u
#define PWM_A_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_A_PWMUDB_genblk7_dbctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define PWM_A_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_A_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_A_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_A_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define PWM_A_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_A_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_A_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_A_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_A_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_A_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define PWM_A_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_A_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_A_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_A_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_A_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_A_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_A_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_A_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_A_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_A_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_A_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM_A_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_A_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM_A_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_A_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM_A_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1

/* PWM_A_U */
#define PWM_A_U__0__INTTYPE CYREG_PICU12_INTTYPE0
#define PWM_A_U__0__MASK 0x01u
#define PWM_A_U__0__PC CYREG_PRT12_PC0
#define PWM_A_U__0__PORT 12u
#define PWM_A_U__0__SHIFT 0u
#define PWM_A_U__AG CYREG_PRT12_AG
#define PWM_A_U__BIE CYREG_PRT12_BIE
#define PWM_A_U__BIT_MASK CYREG_PRT12_BIT_MASK
#define PWM_A_U__BYP CYREG_PRT12_BYP
#define PWM_A_U__DM0 CYREG_PRT12_DM0
#define PWM_A_U__DM1 CYREG_PRT12_DM1
#define PWM_A_U__DM2 CYREG_PRT12_DM2
#define PWM_A_U__DR CYREG_PRT12_DR
#define PWM_A_U__INP_DIS CYREG_PRT12_INP_DIS
#define PWM_A_U__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PWM_A_U__MASK 0x01u
#define PWM_A_U__PORT 12u
#define PWM_A_U__PRT CYREG_PRT12_PRT
#define PWM_A_U__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PWM_A_U__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PWM_A_U__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PWM_A_U__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PWM_A_U__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PWM_A_U__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PWM_A_U__PS CYREG_PRT12_PS
#define PWM_A_U__SHIFT 0u
#define PWM_A_U__SIO_CFG CYREG_PRT12_SIO_CFG
#define PWM_A_U__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PWM_A_U__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PWM_A_U__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PWM_A_U__SLW CYREG_PRT12_SLW

/* PWM_B_L */
#define PWM_B_L__0__INTTYPE CYREG_PICU12_INTTYPE3
#define PWM_B_L__0__MASK 0x08u
#define PWM_B_L__0__PC CYREG_PRT12_PC3
#define PWM_B_L__0__PORT 12u
#define PWM_B_L__0__SHIFT 3u
#define PWM_B_L__AG CYREG_PRT12_AG
#define PWM_B_L__BIE CYREG_PRT12_BIE
#define PWM_B_L__BIT_MASK CYREG_PRT12_BIT_MASK
#define PWM_B_L__BYP CYREG_PRT12_BYP
#define PWM_B_L__DM0 CYREG_PRT12_DM0
#define PWM_B_L__DM1 CYREG_PRT12_DM1
#define PWM_B_L__DM2 CYREG_PRT12_DM2
#define PWM_B_L__DR CYREG_PRT12_DR
#define PWM_B_L__INP_DIS CYREG_PRT12_INP_DIS
#define PWM_B_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PWM_B_L__MASK 0x08u
#define PWM_B_L__PORT 12u
#define PWM_B_L__PRT CYREG_PRT12_PRT
#define PWM_B_L__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PWM_B_L__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PWM_B_L__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PWM_B_L__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PWM_B_L__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PWM_B_L__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PWM_B_L__PS CYREG_PRT12_PS
#define PWM_B_L__SHIFT 3u
#define PWM_B_L__SIO_CFG CYREG_PRT12_SIO_CFG
#define PWM_B_L__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PWM_B_L__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PWM_B_L__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PWM_B_L__SLW CYREG_PRT12_SLW

/* PWM_B_PWMUDB */
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_B_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define PWM_B_PWMUDB_genblk7_dbctrlreg__0__MASK 0x01u
#define PWM_B_PWMUDB_genblk7_dbctrlreg__0__POS 0
#define PWM_B_PWMUDB_genblk7_dbctrlreg__1__MASK 0x02u
#define PWM_B_PWMUDB_genblk7_dbctrlreg__1__POS 1
#define PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_B_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__MASK 0x03u
#define PWM_B_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_B_PWMUDB_genblk7_dbctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_B_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_B_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_B_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_B_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_B_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_B_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_B_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_B_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_B_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_B_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_B_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_B_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_B_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_B_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_B_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_B_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_B_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_B_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_B_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_B_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1

/* PWM_B_U */
#define PWM_B_U__0__INTTYPE CYREG_PICU12_INTTYPE2
#define PWM_B_U__0__MASK 0x04u
#define PWM_B_U__0__PC CYREG_PRT12_PC2
#define PWM_B_U__0__PORT 12u
#define PWM_B_U__0__SHIFT 2u
#define PWM_B_U__AG CYREG_PRT12_AG
#define PWM_B_U__BIE CYREG_PRT12_BIE
#define PWM_B_U__BIT_MASK CYREG_PRT12_BIT_MASK
#define PWM_B_U__BYP CYREG_PRT12_BYP
#define PWM_B_U__DM0 CYREG_PRT12_DM0
#define PWM_B_U__DM1 CYREG_PRT12_DM1
#define PWM_B_U__DM2 CYREG_PRT12_DM2
#define PWM_B_U__DR CYREG_PRT12_DR
#define PWM_B_U__INP_DIS CYREG_PRT12_INP_DIS
#define PWM_B_U__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PWM_B_U__MASK 0x04u
#define PWM_B_U__PORT 12u
#define PWM_B_U__PRT CYREG_PRT12_PRT
#define PWM_B_U__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PWM_B_U__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PWM_B_U__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PWM_B_U__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PWM_B_U__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PWM_B_U__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PWM_B_U__PS CYREG_PRT12_PS
#define PWM_B_U__SHIFT 2u
#define PWM_B_U__SIO_CFG CYREG_PRT12_SIO_CFG
#define PWM_B_U__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PWM_B_U__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PWM_B_U__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PWM_B_U__SLW CYREG_PRT12_SLW

/* PWM_C_L */
#define PWM_C_L__0__INTTYPE CYREG_PICU12_INTTYPE5
#define PWM_C_L__0__MASK 0x20u
#define PWM_C_L__0__PC CYREG_PRT12_PC5
#define PWM_C_L__0__PORT 12u
#define PWM_C_L__0__SHIFT 5u
#define PWM_C_L__AG CYREG_PRT12_AG
#define PWM_C_L__BIE CYREG_PRT12_BIE
#define PWM_C_L__BIT_MASK CYREG_PRT12_BIT_MASK
#define PWM_C_L__BYP CYREG_PRT12_BYP
#define PWM_C_L__DM0 CYREG_PRT12_DM0
#define PWM_C_L__DM1 CYREG_PRT12_DM1
#define PWM_C_L__DM2 CYREG_PRT12_DM2
#define PWM_C_L__DR CYREG_PRT12_DR
#define PWM_C_L__INP_DIS CYREG_PRT12_INP_DIS
#define PWM_C_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PWM_C_L__MASK 0x20u
#define PWM_C_L__PORT 12u
#define PWM_C_L__PRT CYREG_PRT12_PRT
#define PWM_C_L__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PWM_C_L__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PWM_C_L__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PWM_C_L__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PWM_C_L__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PWM_C_L__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PWM_C_L__PS CYREG_PRT12_PS
#define PWM_C_L__SHIFT 5u
#define PWM_C_L__SIO_CFG CYREG_PRT12_SIO_CFG
#define PWM_C_L__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PWM_C_L__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PWM_C_L__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PWM_C_L__SLW CYREG_PRT12_SLW

/* PWM_C_PWMUDB */
#define PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_C_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_C_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_C_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_C_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_C_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define PWM_C_PWMUDB_genblk7_dbctrlreg__0__MASK 0x01u
#define PWM_C_PWMUDB_genblk7_dbctrlreg__0__POS 0
#define PWM_C_PWMUDB_genblk7_dbctrlreg__1__MASK 0x02u
#define PWM_C_PWMUDB_genblk7_dbctrlreg__1__POS 1
#define PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_C_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__MASK 0x03u
#define PWM_C_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_C_PWMUDB_genblk7_dbctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_C_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_C_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWM_C_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWM_C_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_C_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWM_C_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWM_C_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_C_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_C_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWM_C_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWM_C_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_C_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_C_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_C_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define PWM_C_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define PWM_C_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_C_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define PWM_C_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define PWM_C_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_C_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_C_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define PWM_C_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define PWM_C_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_C_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* PWM_C_U */
#define PWM_C_U__0__INTTYPE CYREG_PICU12_INTTYPE4
#define PWM_C_U__0__MASK 0x10u
#define PWM_C_U__0__PC CYREG_PRT12_PC4
#define PWM_C_U__0__PORT 12u
#define PWM_C_U__0__SHIFT 4u
#define PWM_C_U__AG CYREG_PRT12_AG
#define PWM_C_U__BIE CYREG_PRT12_BIE
#define PWM_C_U__BIT_MASK CYREG_PRT12_BIT_MASK
#define PWM_C_U__BYP CYREG_PRT12_BYP
#define PWM_C_U__DM0 CYREG_PRT12_DM0
#define PWM_C_U__DM1 CYREG_PRT12_DM1
#define PWM_C_U__DM2 CYREG_PRT12_DM2
#define PWM_C_U__DR CYREG_PRT12_DR
#define PWM_C_U__INP_DIS CYREG_PRT12_INP_DIS
#define PWM_C_U__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PWM_C_U__MASK 0x10u
#define PWM_C_U__PORT 12u
#define PWM_C_U__PRT CYREG_PRT12_PRT
#define PWM_C_U__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PWM_C_U__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PWM_C_U__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PWM_C_U__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PWM_C_U__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PWM_C_U__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PWM_C_U__PS CYREG_PRT12_PS
#define PWM_C_U__SHIFT 4u
#define PWM_C_U__SIO_CFG CYREG_PRT12_SIO_CFG
#define PWM_C_U__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PWM_C_U__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PWM_C_U__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PWM_C_U__SLW CYREG_PRT12_SLW

/* Pin_SW */
#define Pin_SW__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_SW__0__MASK 0x04u
#define Pin_SW__0__PC CYREG_PRT2_PC2
#define Pin_SW__0__PORT 2u
#define Pin_SW__0__SHIFT 2u
#define Pin_SW__AG CYREG_PRT2_AG
#define Pin_SW__AMUX CYREG_PRT2_AMUX
#define Pin_SW__BIE CYREG_PRT2_BIE
#define Pin_SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_SW__BYP CYREG_PRT2_BYP
#define Pin_SW__CTL CYREG_PRT2_CTL
#define Pin_SW__DM0 CYREG_PRT2_DM0
#define Pin_SW__DM1 CYREG_PRT2_DM1
#define Pin_SW__DM2 CYREG_PRT2_DM2
#define Pin_SW__DR CYREG_PRT2_DR
#define Pin_SW__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_SW__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_SW__MASK 0x04u
#define Pin_SW__PORT 2u
#define Pin_SW__PRT CYREG_PRT2_PRT
#define Pin_SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_SW__PS CYREG_PRT2_PS
#define Pin_SW__SHIFT 2u
#define Pin_SW__SLW CYREG_PRT2_SLW

/* Pin_TC */
#define Pin_TC__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_TC__0__MASK 0x40u
#define Pin_TC__0__PC CYREG_PRT0_PC6
#define Pin_TC__0__PORT 0u
#define Pin_TC__0__SHIFT 6u
#define Pin_TC__AG CYREG_PRT0_AG
#define Pin_TC__AMUX CYREG_PRT0_AMUX
#define Pin_TC__BIE CYREG_PRT0_BIE
#define Pin_TC__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_TC__BYP CYREG_PRT0_BYP
#define Pin_TC__CTL CYREG_PRT0_CTL
#define Pin_TC__DM0 CYREG_PRT0_DM0
#define Pin_TC__DM1 CYREG_PRT0_DM1
#define Pin_TC__DM2 CYREG_PRT0_DM2
#define Pin_TC__DR CYREG_PRT0_DR
#define Pin_TC__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_TC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_TC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_TC__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_TC__MASK 0x40u
#define Pin_TC__PORT 0u
#define Pin_TC__PRT CYREG_PRT0_PRT
#define Pin_TC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_TC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_TC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_TC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_TC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_TC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_TC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_TC__PS CYREG_PRT0_PS
#define Pin_TC__SHIFT 6u
#define Pin_TC__SLW CYREG_PRT0_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* Pin_LED */
#define Pin_LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_LED__0__MASK 0x02u
#define Pin_LED__0__PC CYREG_PRT2_PC1
#define Pin_LED__0__PORT 2u
#define Pin_LED__0__SHIFT 1u
#define Pin_LED__AG CYREG_PRT2_AG
#define Pin_LED__AMUX CYREG_PRT2_AMUX
#define Pin_LED__BIE CYREG_PRT2_BIE
#define Pin_LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_LED__BYP CYREG_PRT2_BYP
#define Pin_LED__CTL CYREG_PRT2_CTL
#define Pin_LED__DM0 CYREG_PRT2_DM0
#define Pin_LED__DM1 CYREG_PRT2_DM1
#define Pin_LED__DM2 CYREG_PRT2_DM2
#define Pin_LED__DR CYREG_PRT2_DR
#define Pin_LED__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_LED__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_LED__MASK 0x02u
#define Pin_LED__PORT 2u
#define Pin_LED__PRT CYREG_PRT2_PRT
#define Pin_LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_LED__PS CYREG_PRT2_PS
#define Pin_LED__SHIFT 1u
#define Pin_LED__SLW CYREG_PRT2_SLW

/* ISR_Hall */
#define ISR_Hall__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_Hall__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_Hall__INTC_MASK 0x01u
#define ISR_Hall__INTC_NUMBER 0u
#define ISR_Hall__INTC_PRIOR_NUM 7u
#define ISR_Hall__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_Hall__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_Hall__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_VBAT */
#define Pin_VBAT__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Pin_VBAT__0__MASK 0x10u
#define Pin_VBAT__0__PC CYREG_PRT0_PC4
#define Pin_VBAT__0__PORT 0u
#define Pin_VBAT__0__SHIFT 4u
#define Pin_VBAT__AG CYREG_PRT0_AG
#define Pin_VBAT__AMUX CYREG_PRT0_AMUX
#define Pin_VBAT__BIE CYREG_PRT0_BIE
#define Pin_VBAT__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_VBAT__BYP CYREG_PRT0_BYP
#define Pin_VBAT__CTL CYREG_PRT0_CTL
#define Pin_VBAT__DM0 CYREG_PRT0_DM0
#define Pin_VBAT__DM1 CYREG_PRT0_DM1
#define Pin_VBAT__DM2 CYREG_PRT0_DM2
#define Pin_VBAT__DR CYREG_PRT0_DR
#define Pin_VBAT__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_VBAT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_VBAT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_VBAT__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_VBAT__MASK 0x10u
#define Pin_VBAT__PORT 0u
#define Pin_VBAT__PRT CYREG_PRT0_PRT
#define Pin_VBAT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_VBAT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_VBAT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_VBAT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_VBAT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_VBAT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_VBAT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_VBAT__PS CYREG_PRT0_PS
#define Pin_VBAT__SHIFT 4u
#define Pin_VBAT__SLW CYREG_PRT0_SLW

/* Counter_16_CounterHW */
#define Counter_16_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Counter_16_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Counter_16_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Counter_16_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Counter_16_CounterHW__CFG2 CYREG_TMR0_CFG2
#define Counter_16_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Counter_16_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Counter_16_CounterHW__PER0 CYREG_TMR0_PER0
#define Counter_16_CounterHW__PER1 CYREG_TMR0_PER1
#define Counter_16_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Counter_16_CounterHW__PM_ACT_MSK 0x01u
#define Counter_16_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Counter_16_CounterHW__PM_STBY_MSK 0x01u
#define Counter_16_CounterHW__RT0 CYREG_TMR0_RT0
#define Counter_16_CounterHW__RT1 CYREG_TMR0_RT1
#define Counter_16_CounterHW__SR0 CYREG_TMR0_SR0

/* ISR_PWM_TC */
#define ISR_PWM_TC__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_PWM_TC__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_PWM_TC__INTC_MASK 0x02u
#define ISR_PWM_TC__INTC_NUMBER 1u
#define ISR_PWM_TC__INTC_PRIOR_NUM 6u
#define ISR_PWM_TC__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ISR_PWM_TC__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_PWM_TC__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_Hall_0 */
#define Pin_Hall_0__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_Hall_0__0__MASK 0x08u
#define Pin_Hall_0__0__PC CYREG_PRT2_PC3
#define Pin_Hall_0__0__PORT 2u
#define Pin_Hall_0__0__SHIFT 3u
#define Pin_Hall_0__AG CYREG_PRT2_AG
#define Pin_Hall_0__AMUX CYREG_PRT2_AMUX
#define Pin_Hall_0__BIE CYREG_PRT2_BIE
#define Pin_Hall_0__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Hall_0__BYP CYREG_PRT2_BYP
#define Pin_Hall_0__CTL CYREG_PRT2_CTL
#define Pin_Hall_0__DM0 CYREG_PRT2_DM0
#define Pin_Hall_0__DM1 CYREG_PRT2_DM1
#define Pin_Hall_0__DM2 CYREG_PRT2_DM2
#define Pin_Hall_0__DR CYREG_PRT2_DR
#define Pin_Hall_0__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Hall_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Hall_0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Hall_0__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Hall_0__MASK 0x08u
#define Pin_Hall_0__PORT 2u
#define Pin_Hall_0__PRT CYREG_PRT2_PRT
#define Pin_Hall_0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Hall_0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Hall_0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Hall_0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Hall_0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Hall_0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Hall_0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Hall_0__PS CYREG_PRT2_PS
#define Pin_Hall_0__SHIFT 3u
#define Pin_Hall_0__SLW CYREG_PRT2_SLW

/* Pin_Hall_1 */
#define Pin_Hall_1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_Hall_1__0__MASK 0x10u
#define Pin_Hall_1__0__PC CYREG_PRT2_PC4
#define Pin_Hall_1__0__PORT 2u
#define Pin_Hall_1__0__SHIFT 4u
#define Pin_Hall_1__AG CYREG_PRT2_AG
#define Pin_Hall_1__AMUX CYREG_PRT2_AMUX
#define Pin_Hall_1__BIE CYREG_PRT2_BIE
#define Pin_Hall_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Hall_1__BYP CYREG_PRT2_BYP
#define Pin_Hall_1__CTL CYREG_PRT2_CTL
#define Pin_Hall_1__DM0 CYREG_PRT2_DM0
#define Pin_Hall_1__DM1 CYREG_PRT2_DM1
#define Pin_Hall_1__DM2 CYREG_PRT2_DM2
#define Pin_Hall_1__DR CYREG_PRT2_DR
#define Pin_Hall_1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Hall_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Hall_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Hall_1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Hall_1__MASK 0x10u
#define Pin_Hall_1__PORT 2u
#define Pin_Hall_1__PRT CYREG_PRT2_PRT
#define Pin_Hall_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Hall_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Hall_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Hall_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Hall_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Hall_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Hall_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Hall_1__PS CYREG_PRT2_PS
#define Pin_Hall_1__SHIFT 4u
#define Pin_Hall_1__SLW CYREG_PRT2_SLW

/* Pin_Hall_2 */
#define Pin_Hall_2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_Hall_2__0__MASK 0x20u
#define Pin_Hall_2__0__PC CYREG_PRT2_PC5
#define Pin_Hall_2__0__PORT 2u
#define Pin_Hall_2__0__SHIFT 5u
#define Pin_Hall_2__AG CYREG_PRT2_AG
#define Pin_Hall_2__AMUX CYREG_PRT2_AMUX
#define Pin_Hall_2__BIE CYREG_PRT2_BIE
#define Pin_Hall_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Hall_2__BYP CYREG_PRT2_BYP
#define Pin_Hall_2__CTL CYREG_PRT2_CTL
#define Pin_Hall_2__DM0 CYREG_PRT2_DM0
#define Pin_Hall_2__DM1 CYREG_PRT2_DM1
#define Pin_Hall_2__DM2 CYREG_PRT2_DM2
#define Pin_Hall_2__DR CYREG_PRT2_DR
#define Pin_Hall_2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Hall_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Hall_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Hall_2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Hall_2__MASK 0x20u
#define Pin_Hall_2__PORT 2u
#define Pin_Hall_2__PRT CYREG_PRT2_PRT
#define Pin_Hall_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Hall_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Hall_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Hall_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Hall_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Hall_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Hall_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Hall_2__PS CYREG_PRT2_PS
#define Pin_Hall_2__SHIFT 5u
#define Pin_Hall_2__SLW CYREG_PRT2_SLW

/* ADC_DelSig_1_Bypass_P03 */
#define ADC_DelSig_1_Bypass_P03__0__INTTYPE CYREG_PICU0_INTTYPE3
#define ADC_DelSig_1_Bypass_P03__0__MASK 0x08u
#define ADC_DelSig_1_Bypass_P03__0__PC CYREG_PRT0_PC3
#define ADC_DelSig_1_Bypass_P03__0__PORT 0u
#define ADC_DelSig_1_Bypass_P03__0__SHIFT 3u
#define ADC_DelSig_1_Bypass_P03__AG CYREG_PRT0_AG
#define ADC_DelSig_1_Bypass_P03__AMUX CYREG_PRT0_AMUX
#define ADC_DelSig_1_Bypass_P03__BIE CYREG_PRT0_BIE
#define ADC_DelSig_1_Bypass_P03__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_DelSig_1_Bypass_P03__BYP CYREG_PRT0_BYP
#define ADC_DelSig_1_Bypass_P03__CTL CYREG_PRT0_CTL
#define ADC_DelSig_1_Bypass_P03__DM0 CYREG_PRT0_DM0
#define ADC_DelSig_1_Bypass_P03__DM1 CYREG_PRT0_DM1
#define ADC_DelSig_1_Bypass_P03__DM2 CYREG_PRT0_DM2
#define ADC_DelSig_1_Bypass_P03__DR CYREG_PRT0_DR
#define ADC_DelSig_1_Bypass_P03__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_DelSig_1_Bypass_P03__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_DelSig_1_Bypass_P03__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_DelSig_1_Bypass_P03__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_DelSig_1_Bypass_P03__MASK 0x08u
#define ADC_DelSig_1_Bypass_P03__PORT 0u
#define ADC_DelSig_1_Bypass_P03__PRT CYREG_PRT0_PRT
#define ADC_DelSig_1_Bypass_P03__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_DelSig_1_Bypass_P03__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_DelSig_1_Bypass_P03__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_DelSig_1_Bypass_P03__PS CYREG_PRT0_PS
#define ADC_DelSig_1_Bypass_P03__SHIFT 3u
#define ADC_DelSig_1_Bypass_P03__SLW CYREG_PRT0_SLW

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x02u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x02u

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* Counter_Hall_CounterUDB */
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Counter_Hall_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Counter_Hall_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__4__POS 4
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Counter_Hall_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB13_ST

/* Status_Reg_Hall */
#define Status_Reg_Hall_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_Hall_sts_sts_reg__0__POS 0
#define Status_Reg_Hall_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_Hall_sts_sts_reg__1__POS 1
#define Status_Reg_Hall_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Status_Reg_Hall_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define Status_Reg_Hall_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_Hall_sts_sts_reg__2__POS 2
#define Status_Reg_Hall_sts_sts_reg__MASK 0x07u
#define Status_Reg_Hall_sts_sts_reg__MASK_REG CYREG_B0_UDB14_MSK
#define Status_Reg_Hall_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Status_Reg_Hall_sts_sts_reg__STATUS_REG CYREG_B0_UDB14_ST

/* Control_Reg_PWM_Reset */
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__0__POS 0
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Control_Reg_PWM_Reset_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  3.3 SP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CydwClock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CydwClock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CydwClock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CydwClock_1__CFG2_SRC_SEL_MASK 0x07u
#define CydwClock_1__INDEX 0x00u
#define CydwClock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CydwClock_1__PM_ACT_MSK 0x01u
#define CydwClock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CydwClock_1__PM_STBY_MSK 0x01u
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
