Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:00:55 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/post_place_timing_summary.rpt
| Design       : Sqrt_64b
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.771    -9000.528                   1200                 1372        0.333        0.000                      0                 1372        4.500        0.000                       0                  1436  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -11.771    -9000.528                   1200                 1372        0.333        0.000                      0                 1372        4.500        0.000                       0                  1436  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1200  Failing Endpoints,  Worst Slack      -11.771ns,  Total Violation    -9000.529ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.771ns  (required time - arrival time)
  Source:                 res__3_q_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res__7_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.794ns  (logic 14.154ns (64.944%)  route 7.640ns (35.056%))
  Logic Levels:           89  (CARRY4=80 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1435, unset)         0.704     0.704    clk
    SLICE_X44Y13         FDRE                                         r  res__3_q_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  res__3_q_reg[8]_replica/Q
                         net (fo=2, estimated)        0.531     1.576    res__3_q[8]_repN
    SLICE_X45Y13         LUT2 (Prop_lut2_I0_O)        0.097     1.673 r  op__7_q[63]_i_498/O
                         net (fo=1, routed)           0.000     1.673    op__7_q[63]_i_498_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.068 r  op__7_q_reg[63]_i_474/CO[3]
                         net (fo=1, estimated)        0.000     2.068    op__7_q_reg[63]_i_474_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.157 r  op__7_q_reg[63]_i_473/CO[3]
                         net (fo=1, estimated)        0.000     2.157    op__7_q_reg[63]_i_473_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.246 r  op__7_q_reg[63]_i_434/CO[3]
                         net (fo=1, estimated)        0.000     2.246    op__7_q_reg[63]_i_434_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.335 r  op__7_q_reg[63]_i_433/CO[3]
                         net (fo=1, estimated)        0.000     2.335    op__7_q_reg[63]_i_433_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.424 r  op__7_q_reg[63]_i_376/CO[3]
                         net (fo=1, estimated)        0.000     2.424    op__7_q_reg[63]_i_376_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.513 r  op__7_q_reg[63]_i_375/CO[3]
                         net (fo=1, estimated)        0.000     2.513    op__7_q_reg[63]_i_375_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.602 r  op__7_q_reg[63]_i_316/CO[3]
                         net (fo=1, estimated)        0.000     2.602    op__7_q_reg[63]_i_316_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.691 r  op__7_q_reg[63]_i_315/CO[3]
                         net (fo=1, estimated)        0.000     2.691    op__7_q_reg[63]_i_315_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.780 r  op__7_q_reg[63]_i_256/CO[3]
                         net (fo=1, estimated)        0.000     2.780    op__7_q_reg[63]_i_256_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.869 r  op__7_q_reg[63]_i_255/CO[3]
                         net (fo=1, estimated)        0.000     2.869    op__7_q_reg[63]_i_255_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.958 r  op__7_q_reg[63]_i_199/CO[3]
                         net (fo=1, estimated)        0.000     2.958    op__7_q_reg[63]_i_199_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.047 r  op__7_q_reg[63]_i_198/CO[3]
                         net (fo=1, estimated)        0.007     3.054    op__7_q_reg[63]_i_198_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.143 r  op__7_q_reg[63]_i_150/CO[3]
                         net (fo=1, estimated)        0.000     3.143    op__7_q_reg[63]_i_150_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.373 r  op__7_q_reg[63]_i_149/O[1]
                         net (fo=2, estimated)        0.631     4.004    op__42[61]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.225     4.229 r  op__7_q[63]_i_98/O
                         net (fo=1, routed)           0.000     4.229    op__7_q[63]_i_98_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.530 r  op__7_q_reg[63]_i_41/CO[3]
                         net (fo=352, estimated)      0.671     5.201    op__7_q_reg[63]_i_41_n_0
    SLICE_X47Y17         LUT3 (Prop_lut3_I1_O)        0.097     5.298 r  res[2]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     5.298    res[2]_INST_0_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.693 r  res[2]_INST_0_i_14/CO[3]
                         net (fo=1, estimated)        0.000     5.693    res[2]_INST_0_i_14_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.923 r  res[7]_INST_0_i_8/O[1]
                         net (fo=7, estimated)        0.480     6.403    res[7]_INST_0_i_8_n_6
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     7.030 r  op__7_q_reg[63]_i_487/CO[3]
                         net (fo=1, estimated)        0.000     7.030    op__7_q_reg[63]_i_487_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.122 r  op__7_q_reg[63]_i_460/CO[3]
                         net (fo=1, estimated)        0.000     7.122    op__7_q_reg[63]_i_460_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.214 r  op__7_q_reg[63]_i_459/CO[3]
                         net (fo=1, estimated)        0.000     7.214    op__7_q_reg[63]_i_459_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.306 r  op__7_q_reg[63]_i_419/CO[3]
                         net (fo=1, estimated)        0.000     7.306    op__7_q_reg[63]_i_419_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.398 r  op__7_q_reg[63]_i_418/CO[3]
                         net (fo=1, estimated)        0.000     7.398    op__7_q_reg[63]_i_418_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.490 r  op__7_q_reg[63]_i_361/CO[3]
                         net (fo=1, estimated)        0.007     7.497    op__7_q_reg[63]_i_361_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.589 r  op__7_q_reg[63]_i_360/CO[3]
                         net (fo=1, estimated)        0.000     7.589    op__7_q_reg[63]_i_360_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.681 r  op__7_q_reg[63]_i_301/CO[3]
                         net (fo=1, estimated)        0.000     7.681    op__7_q_reg[63]_i_301_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.773 r  op__7_q_reg[63]_i_300/CO[3]
                         net (fo=1, estimated)        0.000     7.773    op__7_q_reg[63]_i_300_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.865 r  op__7_q_reg[63]_i_241/CO[3]
                         net (fo=1, estimated)        0.000     7.865    op__7_q_reg[63]_i_241_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.957 r  op__7_q_reg[63]_i_240/CO[3]
                         net (fo=1, estimated)        0.000     7.957    op__7_q_reg[63]_i_240_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.194 f  op__7_q_reg[63]_i_188/O[3]
                         net (fo=2, estimated)        0.499     8.693    op__52[51]
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.222     8.915 r  op__7_q[63]_i_128/O
                         net (fo=1, estimated)        0.361     9.276    op__7_q[63]_i_128_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.650 r  op__7_q_reg[63]_i_77/CO[3]
                         net (fo=1, estimated)        0.000     9.650    op__7_q_reg[63]_i_77_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.739 r  op__7_q_reg[63]_i_39/CO[3]
                         net (fo=127, estimated)      0.564    10.303    op__7_q_reg[63]_i_39_n_0
    SLICE_X39Y21         LUT3 (Prop_lut3_I1_O)        0.097    10.400 r  res[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.400    res[3]_INST_0_i_10_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.795 r  res[3]_INST_0_i_4/CO[3]
                         net (fo=1, estimated)        0.000    10.795    res[3]_INST_0_i_4_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.884 r  res[7]_INST_0_i_20/CO[3]
                         net (fo=1, estimated)        0.000    10.884    res[7]_INST_0_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.973 r  res[10]_INST_0_i_28/CO[3]
                         net (fo=1, estimated)        0.000    10.973    res[10]_INST_0_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.062 r  res[15]_INST_0_i_20/CO[3]
                         net (fo=1, estimated)        0.007    11.069    res[15]_INST_0_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.158 r  res[19]_INST_0_i_8/CO[3]
                         net (fo=1, estimated)        0.000    11.158    res[19]_INST_0_i_8_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.247 r  res[22]_INST_0_i_18/CO[3]
                         net (fo=1, estimated)        0.000    11.247    res[22]_INST_0_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.336 r  res[26]_INST_0_i_13/CO[3]
                         net (fo=1, estimated)        0.000    11.336    res[26]_INST_0_i_13_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.425 r  res[31]_INST_0_i_27/CO[3]
                         net (fo=1, estimated)        0.000    11.425    res[31]_INST_0_i_27_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.514 r  res__7_q_reg[35]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    11.514    res__7_q_reg[35]_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.603 r  res__7_q_reg[39]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    11.603    res__7_q_reg[39]_i_5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.692 r  res__7_q_reg[43]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    11.692    res__7_q_reg[43]_i_5_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.781 r  res__7_q_reg[47]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    11.781    res__7_q_reg[47]_i_5_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.870 r  res__7_q_reg[51]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    11.870    res__7_q_reg[51]_i_5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.100 r  res__7_q_reg[55]_i_3/O[1]
                         net (fo=7, estimated)        0.348    12.448    res__7_q_reg[55]_i_3_n_6
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637    13.085 r  op__7_q_reg[63]_i_121/CO[3]
                         net (fo=1, estimated)        0.000    13.085    op__7_q_reg[63]_i_121_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.315 r  op__7_q_reg[63]_i_69/O[1]
                         net (fo=2, estimated)        0.621    13.936    op__62[57]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.225    14.161 r  op__7_q[63]_i_37/O
                         net (fo=1, routed)           0.000    14.161    op__7_q[63]_i_37_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    14.556 r  op__7_q_reg[63]_i_5/CO[3]
                         net (fo=317, estimated)      0.694    15.250    op__7_q_reg[63]_i_5_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.097    15.347 r  res__7_q[3]_i_6/O
                         net (fo=1, routed)           0.000    15.347    res__7_q[3]_i_6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.742 r  res__7_q_reg[3]_i_2/CO[3]
                         net (fo=1, estimated)        0.007    15.749    res__7_q_reg[3]_i_2_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.838 r  res__7_q_reg[7]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    15.838    res__7_q_reg[7]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.927 r  res__7_q_reg[11]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    15.927    res__7_q_reg[11]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.016 r  res__7_q_reg[15]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    16.016    res__7_q_reg[15]_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.105 r  res__7_q_reg[19]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    16.105    res__7_q_reg[19]_i_2_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.194 r  res__7_q_reg[23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    16.194    res__7_q_reg[23]_i_2_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.283 r  res__7_q_reg[27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    16.283    res__7_q_reg[27]_i_2_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.372 r  res__7_q_reg[31]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    16.372    res__7_q_reg[31]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.461 r  res__7_q_reg[35]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    16.461    res__7_q_reg[35]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.550 r  res__7_q_reg[39]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    16.550    res__7_q_reg[39]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.639 r  res__7_q_reg[43]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    16.639    res__7_q_reg[43]_i_2_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.728 r  res__7_q_reg[47]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    16.728    res__7_q_reg[47]_i_2_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    16.958 r  res__7_q_reg[51]_i_2/O[1]
                         net (fo=6, estimated)        0.576    17.534    res__6[49]
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637    18.171 r  op__7_q_reg[63]_i_111/CO[3]
                         net (fo=1, estimated)        0.000    18.171    op__7_q_reg[63]_i_111_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.260 r  op__7_q_reg[63]_i_110/CO[3]
                         net (fo=1, estimated)        0.000    18.260    op__7_q_reg[63]_i_110_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    18.490 f  op__7_q_reg[63]_i_54/O[1]
                         net (fo=2, estimated)        0.408    18.898    op__7_d2[57]
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.225    19.123 r  op__7_q[63]_i_18/O
                         net (fo=1, estimated)        0.317    19.440    op__7_q[63]_i_18_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    19.851 r  op__7_q_reg[63]_i_3/CO[3]
                         net (fo=90, estimated)       0.911    20.762    op__7_d1
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.097    20.859 r  res__7_q[7]_i_3/O
                         net (fo=1, routed)           0.000    20.859    res__7_q[7]_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    21.145 r  res__7_q_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.145    res__7_q_reg[7]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.237 r  res__7_q_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.237    res__7_q_reg[11]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.329 r  res__7_q_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.329    res__7_q_reg[15]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.421 r  res__7_q_reg[19]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.421    res__7_q_reg[19]_i_1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.513 r  res__7_q_reg[23]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.513    res__7_q_reg[23]_i_1_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.605 r  res__7_q_reg[27]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.605    res__7_q_reg[27]_i_1_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.697 r  res__7_q_reg[31]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.697    res__7_q_reg[31]_i_1_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.789 r  res__7_q_reg[35]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.789    res__7_q_reg[35]_i_1_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.881 r  res__7_q_reg[39]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.881    res__7_q_reg[39]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.973 r  res__7_q_reg[43]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.973    res__7_q_reg[43]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.065 r  res__7_q_reg[47]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    22.065    res__7_q_reg[47]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.157 r  res__7_q_reg[51]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    22.157    res__7_q_reg[51]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.249 r  res__7_q_reg[55]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    22.249    res__7_q_reg[55]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.341 r  res__7_q_reg[59]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    22.341    res__7_q_reg[59]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    22.498 r  res__7_q_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.498    res__7_q_reg[61]_i_1_n_7
    SLICE_X42Y48         FDRE                                         r  res__7_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1435, unset)         0.669    10.669    clk
    SLICE_X42Y48         FDRE                                         r  res__7_q_reg[60]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.094    10.727    res__7_q_reg[60]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                         -22.498    
  -------------------------------------------------------------------
                         slack                                -11.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 one__15_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one__18_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.661%)  route 0.260ns (61.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1435, unset)         0.411     0.411    clk
    SLICE_X32Y78         FDRE                                         r  one__15_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  one__15_q_reg[20]/Q
                         net (fo=18, estimated)       0.260     0.835    one__15_q[20]
    SLICE_X39Y74         FDRE                                         r  one__18_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1435, unset)         0.432     0.432    clk
    SLICE_X39Y74         FDRE                                         r  one__18_q_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.070     0.502    one__18_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14  num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14  num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14  num_reg[0]/C



