
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3260 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 359.699 ; gain = 103.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Top_Student.v:14]
	Parameter c_CLKS_PER_BIT bound to: 868 - type: integer 
	Parameter I_WIN bound to: 1 - type: integer 
	Parameter I_LOSE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'flexible_clock_module' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/flexible_clock_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flexible_clock_module' (1#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/flexible_clock_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:156' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (3#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:455]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (4#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/debounce.v:60]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (5#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/debounce.v:60]
INFO: [Synth 8-6157] synthesizing module 'main_menu' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/main_menu.v:22]
	Parameter select_start_x bound to: 33 - type: integer 
	Parameter select_start_y bound to: 54 - type: integer 
	Parameter select_start_a bound to: 14 - type: integer 
	Parameter select_start_b bound to: 5 - type: integer 
	Parameter select_settings_x bound to: 64 - type: integer 
	Parameter select_settings_y bound to: 54 - type: integer 
	Parameter select_settings_a bound to: 7 - type: integer 
	Parameter select_settings_b bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'main_menu' (6#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/main_menu.v:22]
INFO: [Synth 8-6157] synthesizing module 'settings_menu' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/settings_menu.v:23]
	Parameter select_back_x bound to: 48 - type: integer 
	Parameter select_back_y bound to: 54 - type: integer 
	Parameter select_back_a bound to: 14 - type: integer 
	Parameter select_back_b bound to: 5 - type: integer 
	Parameter select_volume_x bound to: 66 - type: integer 
	Parameter select_volume_y bound to: 24 - type: integer 
	Parameter select_volume_a bound to: 17 - type: integer 
	Parameter select_volume_b bound to: 4 - type: integer 
	Parameter select_animation_x bound to: 66 - type: integer 
	Parameter select_animation_y bound to: 40 - type: integer 
	Parameter select_animation_a bound to: 17 - type: integer 
	Parameter select_animation_b bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/settings_menu.v:860]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/settings_menu.v:861]
INFO: [Synth 8-6155] done synthesizing module 'settings_menu' (7#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/settings_menu.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_over_menu' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/game_over_menu.v:23]
	Parameter select_home_x bound to: 32 - type: integer 
	Parameter select_home_y bound to: 54 - type: integer 
	Parameter select_home_a bound to: 13 - type: integer 
	Parameter select_home_b bound to: 5 - type: integer 
	Parameter select_settings_x bound to: 64 - type: integer 
	Parameter select_settings_y bound to: 54 - type: integer 
	Parameter select_settings_a bound to: 7 - type: integer 
	Parameter select_settings_b bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/game_over_menu.v:828]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/game_over_menu.v:829]
INFO: [Synth 8-6155] done synthesizing module 'game_over_menu' (8#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/game_over_menu.v:23]
INFO: [Synth 8-6157] synthesizing module 'wipe_animation' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/wipe_animation.v:23]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/wipe_animation.v:69]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/wipe_animation.v:70]
INFO: [Synth 8-6155] done synthesizing module 'wipe_animation' (9#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/wipe_animation.v:23]
INFO: [Synth 8-6157] synthesizing module 'fade_animation' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:23]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:89]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:90]
INFO: [Synth 8-6155] done synthesizing module 'fade_animation' (10#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:23]
INFO: [Synth 8-6157] synthesizing module 'Count_Down_Timer' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Count_Down_Timer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Count_Down_Timer.v:109]
WARNING: [Synth 8-6014] Unused sequential element timer_digit_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Count_Down_Timer.v:101]
INFO: [Synth 8-6155] done synthesizing module 'Count_Down_Timer' (11#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Count_Down_Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'mole_sequence' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:6]
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter BLUE bound to: 16'b0000000000011111 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter RED bound to: 16'b1110000011000011 
	Parameter ORANGE bound to: 16'b1111101100000000 
	Parameter BROWN bound to: 16'b0101100100000100 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter GREY bound to: 16'b0100001000001000 
	Parameter background bound to: 16'b1110010010100111 
	Parameter background_green bound to: 16'b0011011000100110 
INFO: [Synth 8-6157] synthesizing module 'random_number_generator' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/random_number_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'random_number_generator' (12#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/random_number_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'defuse_sequence' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:7]
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter RED bound to: 16'b1111100000000000 
	Parameter ORANGE bound to: 16'b1111101100000000 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter GREY bound to: 16'b0100001000001000 
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter bomb bound to: 16'b0000000000000000 
	Parameter bomb_fuse bound to: 16'b0111001110101110 
	Parameter bomb_fire bound to: 16'b1110000101000000 
	Parameter background bound to: 16'b1110010010100111 
	Parameter background_green bound to: 16'b0011011000100110 
WARNING: [Synth 8-6090] variable 'count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:296]
WARNING: [Synth 8-6090] variable 'show_bomb_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:297]
WARNING: [Synth 8-6090] variable 'defuse_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:307]
WARNING: [Synth 8-6090] variable 'correct_press_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:310]
WARNING: [Synth 8-6090] variable 'button_pressed' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:311]
WARNING: [Synth 8-6014] Unused sequential element circleC_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:299]
WARNING: [Synth 8-6014] Unused sequential element circleL_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:300]
WARNING: [Synth 8-6014] Unused sequential element circleR_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:301]
WARNING: [Synth 8-6014] Unused sequential element circleU_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:302]
WARNING: [Synth 8-6014] Unused sequential element circleD_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:303]
INFO: [Synth 8-6155] done synthesizing module 'defuse_sequence' (13#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:7]
INFO: [Synth 8-6157] synthesizing module 'point_display' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/point_display.v:23]
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter background_green bound to: 16'b0011011000100110 
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/point_display.v:256]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/point_display.v:257]
INFO: [Synth 8-6155] done synthesizing module 'point_display' (14#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/point_display.v:23]
WARNING: [Synth 8-324] index 32 out of range [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:102]
WARNING: [Synth 8-324] index 64 out of range [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:103]
WARNING: [Synth 8-6090] variable 'count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:118]
WARNING: [Synth 8-6090] variable 'prev_mole_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:120]
WARNING: [Synth 8-6090] variable 'mole_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:121]
WARNING: [Synth 8-6090] variable 'mole_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:124]
WARNING: [Synth 8-6090] variable 'mole_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:127]
WARNING: [Synth 8-6090] variable 'mole_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:129]
WARNING: [Synth 8-6090] variable 'mole_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:130]
WARNING: [Synth 8-6090] variable 'mole_state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:131]
WARNING: [Synth 8-6090] variable 'mole_position_change' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:133]
WARNING: [Synth 8-6090] variable 'mole_position_change' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:134]
WARNING: [Synth 8-6090] variable 'mole_position_change' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:135]
WARNING: [Synth 8-6090] variable 'mole_y' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:138]
WARNING: [Synth 8-6090] variable 'mole_y' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:139]
WARNING: [Synth 8-6090] variable 'mole_y' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:140]
WARNING: [Synth 8-6090] variable 'mole_hit' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:176]
WARNING: [Synth 8-6090] variable 'points' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:177]
WARNING: [Synth 8-6090] variable 'mole_hit' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:180]
WARNING: [Synth 8-6090] variable 'points' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:181]
WARNING: [Synth 8-6090] variable 'mole_hit' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:184]
WARNING: [Synth 8-6090] variable 'points' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:185]
WARNING: [Synth 8-6090] variable 'points' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:189]
WARNING: [Synth 8-6090] variable 'prev_defuse_length' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:194]
WARNING: [Synth 8-6090] variable 'defuse_timer' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:195]
INFO: [Synth 8-6155] done synthesizing module 'mole_sequence' (15#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:6]
INFO: [Synth 8-6157] synthesizing module 'LED_Switch_Random' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/LED_Switch_Random.v:23]
INFO: [Synth 8-6157] synthesizing module 'random_number_generator_led' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/random_number_generator_led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'random_number_generator_led' (16#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/random_number_generator_led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_Switch_Random' (17#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/LED_Switch_Random.v:23]
INFO: [Synth 8-6157] synthesizing module 'music' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/music.v:1]
INFO: [Synth 8-6157] synthesizing module 'music_ROM' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/music_ROM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'music_ROM' (18#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/music_ROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'divide_by12' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/divide_by12.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divide_by12' (19#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/divide_by12.v:23]
INFO: [Synth 8-6155] done synthesizing module 'music' (20#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/music.v:1]
INFO: [Synth 8-6157] synthesizing module 'whoWinner' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/determineWinner.v:23]
	Parameter I_WIN bound to: 1 - type: integer 
	Parameter I_LOSE bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net led in module/entity whoWinner does not have driver. [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/determineWinner.v:24]
INFO: [Synth 8-6155] done synthesizing module 'whoWinner' (21#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/determineWinner.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'total_points' does not match port width (8) of module 'whoWinner' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Top_Student.v:245]
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/UART_TX.v:31]
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TX_START_BIT bound to: 2'b01 
	Parameter TX_DATA_BITS bound to: 2'b10 
	Parameter TX_STOP_BIT bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (22#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/UART_TX.v:31]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/UART_RX.v:33]
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter RX_START_BIT bound to: 3'b001 
	Parameter RX_DATA_BITS bound to: 3'b010 
	Parameter RX_STOP_BIT bound to: 3'b011 
	Parameter CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (23#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/UART_RX.v:33]
WARNING: [Synth 8-3848] Net setx in module/entity Top_Student does not have driver. [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Top_Student.v:79]
WARNING: [Synth 8-3848] Net sety in module/entity Top_Student does not have driver. [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Top_Student.v:79]
WARNING: [Synth 8-3848] Net setmax_x in module/entity Top_Student does not have driver. [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Top_Student.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (24#1) [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Top_Student.v:14]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[15]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[14]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[13]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[12]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[11]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[10]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[9]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[8]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[7]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[6]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[5]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[4]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[3]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[2]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[1]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[0]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design fade_animation has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[5]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[4]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 515.484 ; gain = 258.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line88:setx to constant 0 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Top_Student.v:88]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line88:sety to constant 0 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Top_Student.v:88]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line88:setmax_x to constant 0 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/Top_Student.v:88]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 515.484 ; gain = 258.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 515.484 ; gain = 258.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/constrs_1/new/my_basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/constrs_1/new/my_basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/constrs_1/new/my_basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 868.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 868.422 ; gain = 611.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 868.422 ; gain = 611.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 868.422 ; gain = 611.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "btn_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "winding_number" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/settings_menu.v:826]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/settings_menu.v:845]
INFO: [Synth 8-5544] ROM "selection_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ascii" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ascii" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "origin_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ascii" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "origin_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ascii" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "animation_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "has_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "animation_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "has_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "timer_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stopped" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "button_pressed0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_data0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:299]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:299]
INFO: [Synth 8-5545] ROM "bomb_defused" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bomb_defused" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "launch" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "blink_check0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "old_switch_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "counter_octave" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_start0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_start0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
            TX_START_BIT |                               01 |                              001
            TX_DATA_BITS |                               10 |                              010
             TX_STOP_BIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 868.422 ; gain = 611.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |game_over_menu    |           2|     11357|
|2     |fade_animation    |           2|      6287|
|3     |Top_Student__GCB0 |           1|     33217|
|4     |Top_Student__GCB1 |           1|     10123|
|5     |Top_Student__GCB2 |           1|     19163|
|6     |Top_Student__GCB3 |           1|     14306|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 25    
	   2 Input     32 Bit       Adders := 109   
	   4 Input     32 Bit       Adders := 1     
	  16 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 77    
	   3 Input      9 Bit       Adders := 11    
	   2 Input      8 Bit       Adders := 33    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 17    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   4 Input     32 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 43    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 27    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 107   
+---Multipliers : 
	                32x32  Multipliers := 36    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     32 Bit        Muxes := 82    
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 19    
	  17 Input     17 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 16    
	   3 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	  31 Input     16 Bit        Muxes := 1     
	  38 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 14    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 14    
	  97 Input      8 Bit        Muxes := 16    
	   8 Input      8 Bit        Muxes := 6     
	   7 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 3     
	  37 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	 244 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  16 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	  16 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3228  
	   5 Input      1 Bit        Muxes := 16    
	  40 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 14    
	  11 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module game_over_menu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 38    
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 4     
+---Muxes : 
	  23 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  97 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1311  
	   5 Input      1 Bit        Muxes := 8     
	  40 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fade_animation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module flexible_clock_module__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module random_number_generator__2 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module random_number_generator__3 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module random_number_generator__4 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module random_number_generator__5 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module random_number_generator__6 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module random_number_generator__7 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module random_number_generator 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module random_number_generator__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module defuse_sequence 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module point_display 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module mole_sequence 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 42    
	   3 Input     32 Bit       Adders := 8     
	   4 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 21    
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module debounce__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module debounce__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module debounce__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module debounce__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module debounce__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module flexible_clock_module__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module random_number_generator_led 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module LED_Switch_Random 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	  16 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
Module music_ROM 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	 244 Input      6 Bit        Muxes := 1     
Module divide_by12 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module music 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Count_Down_Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module main_menu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 19    
	   5 Input     32 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	  23 Input     16 Bit        Muxes := 1     
	  31 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 203   
	   8 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 6     
Module whoWinner 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module flexible_clock_module__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wipe_animation__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module flexible_clock_module__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wipe_animation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module flexible_clock_module__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock_module__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module settings_menu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 4     
+---Muxes : 
	  38 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 259   
Module flexible_clock_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'animation_counter_reg[15:0]' into 'animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
INFO: [Synth 8-4471] merging register 'animation_counter_reg[15:0]' into 'animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
INFO: [Synth 8-4471] merging register 'animation_counter_reg[15:0]' into 'animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
WARNING: [Synth 8-6014] Unused sequential element animation_counter_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
WARNING: [Synth 8-6014] Unused sequential element animation_counter_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
WARNING: [Synth 8-6014] Unused sequential element animation_counter_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_10/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "animation_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "has_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'animation_counter_reg[15:0]' into 'animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
INFO: [Synth 8-4471] merging register 'animation_counter_reg[15:0]' into 'animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
INFO: [Synth 8-4471] merging register 'animation_counter_reg[15:0]' into 'animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_10/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "animation_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "has_end" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP pixel_data2, operation Mode is: A2*B.
DSP Report: register animation_counter_reg is absorbed into DSP pixel_data2.
DSP Report: operator pixel_data2 is absorbed into DSP pixel_data2.
DSP Report: Generating DSP pixel_data2, operation Mode is: A2*B.
DSP Report: register animation_counter_reg is absorbed into DSP pixel_data2.
DSP Report: operator pixel_data2 is absorbed into DSP pixel_data2.
DSP Report: Generating DSP pixel_data2, operation Mode is: A2*B.
DSP Report: register animation_counter_reg is absorbed into DSP pixel_data2.
DSP Report: operator pixel_data2 is absorbed into DSP pixel_data2.
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[5]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[4]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[2]
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_10/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/game_over_menu.v:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/game_over_menu.v:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/game_over_menu.v:124]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/game_over_menu.v:124]
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_10/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ascii" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ascii" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "origin_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ascii" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ascii" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sine_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_10/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rectangle_border_y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rectangle_border_b_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_data_reg[8] )
WARNING: [Synth 8-3332] Sequential element (rectangle_border_x_reg[4]) is unused and will be removed from module game_over_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_x_reg[3]) is unused and will be removed from module game_over_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_x_reg[2]) is unused and will be removed from module game_over_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_x_reg[1]) is unused and will be removed from module game_over_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_x_reg[0]) is unused and will be removed from module game_over_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_y_reg[6]) is unused and will be removed from module game_over_menu.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[8]) is unused and will be removed from module game_over_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_b_reg[5]) is unused and will be removed from module game_over_menu.
INFO: [Synth 8-5545] ROM "my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "button_pressed0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:303]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:302]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:301]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v:300]
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
INFO: [Synth 8-5545] ROM "unit10/debounce_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "launch" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bomb_defused" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bomb_defused" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:38]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:38]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:33]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:33]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:32]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:32]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:31]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:31]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/mole_sequence.v:34]
DSP Report: Generating DSP click_mole[0]3, operation Mode is: A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is: A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is: A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is: A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[1]2, operation Mode is: A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is: A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is: A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is: A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[2]3, operation Mode is: A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is: A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is: A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is: A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP moleR2, operation Mode is: A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is: A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is: A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is: A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleL2, operation Mode is: A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is: A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is: A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is: A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleC1, operation Mode is: A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is: A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is: A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is: A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is: A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is: A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is: A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is: A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
INFO: [Synth 8-5545] ROM "nolabel_line114/debounce_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nolabel_line113/debounce_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nolabel_line112/debounce_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nolabel_line111/debounce_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game/unit8/button_pressed_reg)
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[30]' (FD) to 'game/unit8/defuse_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[31]' (FD) to 'game/unit8/defuse_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[29]' (FD) to 'game/unit8/defuse_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[28]' (FD) to 'game/unit8/defuse_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[27]' (FD) to 'game/unit8/defuse_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[26]' (FD) to 'game/unit8/defuse_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[25]' (FD) to 'game/unit8/defuse_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[24]' (FD) to 'game/unit8/defuse_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[23]' (FD) to 'game/unit8/defuse_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[22]' (FD) to 'game/unit8/defuse_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[21]' (FD) to 'game/unit8/defuse_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[20]' (FD) to 'game/unit8/defuse_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[19]' (FD) to 'game/unit8/defuse_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[18]' (FD) to 'game/unit8/defuse_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[17]' (FD) to 'game/unit8/defuse_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[16]' (FD) to 'game/unit8/defuse_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[15]' (FD) to 'game/unit8/defuse_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[14]' (FD) to 'game/unit8/defuse_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[13]' (FD) to 'game/unit8/defuse_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[12]' (FD) to 'game/unit8/defuse_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[11]' (FD) to 'game/unit8/defuse_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[10]' (FD) to 'game/unit8/defuse_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[9]' (FD) to 'game/unit8/defuse_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[8]' (FD) to 'game/unit8/defuse_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[7]' (FD) to 'game/unit8/defuse_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[6]' (FD) to 'game/unit8/defuse_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'game/unit8/defuse_state_reg[5]' (FD) to 'game/unit8/defuse_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game/unit8/\defuse_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'game/unit8/oled_data_reg[0]' (FDR) to 'game/unit8/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[0]' (FD) to 'game/unit9/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'game/unit8/oled_data_reg[1]' (FDR) to 'game/unit8/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[1]' (FD) to 'game/unit9/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[2]' (FD) to 'game/unit9/oled_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[3]' (FD) to 'game/unit9/oled_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game/unit8/\oled_data_reg[4] )
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[4]' (FD) to 'game/unit9/oled_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'game/unit8/oled_data_reg[5]' (FDR) to 'game/unit8/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[5]' (FD) to 'game/unit9/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/unit8/oled_data_reg[6]' (FDR) to 'game/unit8/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[6]' (FD) to 'game/unit9/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[7]' (FD) to 'game/unit9/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[8]' (FD) to 'game/unit9/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[9]' (FD) to 'game/unit9/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[10]' (FD) to 'game/unit9/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[11]' (FD) to 'game/unit9/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[12]' (FD) to 'game/unit9/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'game/unit9/oled_data_reg[14]' (FD) to 'game/unit9/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][6]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][7]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][8]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][9]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][10]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][11]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][12]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][13]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][14]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][15]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][16]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][17]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][18]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][19]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][20]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][21]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][22]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][23]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][24]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][25]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][26]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][27]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][28]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][29]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][30]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[1][31]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][6]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][7]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][8]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][9]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][10]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][11]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][12]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][13]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][14]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][15]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][16]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][17]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][18]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][19]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][20]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][21]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][22]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][23]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][24]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][25]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][26]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][27]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][28]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][29]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][30]' (FD) to 'game/mole_y_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[2][31]' (FD) to 'game/mole_y_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[0][3]' (FD) to 'game/mole_y_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[0][6]' (FD) to 'game/mole_y_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'game/mole_y_reg[0][7]' (FD) to 'game/mole_y_reg[0][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game/\mole_y_reg[0][31] )
WARNING: [Synth 8-3332] Sequential element (defuse_state_reg[4]) is unused and will be removed from module defuse_sequence.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[4]) is unused and will be removed from module defuse_sequence.
WARNING: [Synth 8-3332] Sequential element (button_pressed_reg) is unused and will be removed from module defuse_sequence.
WARNING: [Synth 8-3332] Sequential element (mole_y_reg[0][31]) is unused and will be removed from module mole_sequence.
INFO: [Synth 8-5544] ROM "blink_check0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "old_switch_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1Hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_10Hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_10kHz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1000/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "flexible_clock_module_10kHz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1Hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_10Hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "counter_octave" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "nolabel_line110/debounce_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nolabel_line118/debounce_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1000/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Music/speaker_time_reg[9] )
INFO: [Synth 8-5545] ROM "flexible_clock_module_1Hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_100Hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timer_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stopped" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element flexible_clock_module_1000/my_clk_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/flexible_clock_module.v:29]
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/main_menu.v:206]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/main_menu.v:206]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/main_menu.v:234]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/main_menu.v:234]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/main_menu.v:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/main_menu.v:79]
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_100Hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1Hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timer_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stopped" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_bomb_return1, operation Mode is: A*B.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: Generating DSP is_bomb_return1, operation Mode is: A*B.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: Generating DSP is_bomb_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: Generating DSP is_bomb_return1, operation Mode is: A*B.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: Generating DSP is_bomb_return1, operation Mode is: A*B.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: Generating DSP is_bomb_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
WARNING: [Synth 8-6014] Unused sequential element nolabel_line88/zpos_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:1011]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line88/middle_down_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:425]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line88/middle_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:425]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line88/right_down_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:427]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line88/right_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:427]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line88/new_event_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:610]
INFO: [Synth 8-5545] ROM "nolabel_line88/periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nolabel_line88/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line88/y_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line88/x_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line123/\rectangle_border_y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line123/\rectangle_border_b_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line123/\bomb_radius_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (timer/\an_display_reg[3] )
WARNING: [Synth 8-3332] Sequential element (an_display_reg[3]) is unused and will be removed from module Count_Down_Timer.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_y_reg[6]) is unused and will be removed from module main_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_x_reg[4]) is unused and will be removed from module main_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_x_reg[3]) is unused and will be removed from module main_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_x_reg[2]) is unused and will be removed from module main_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_x_reg[1]) is unused and will be removed from module main_menu.
WARNING: [Synth 8-3332] Sequential element (bomb_radius_reg[5]) is unused and will be removed from module main_menu.
WARNING: [Synth 8-3332] Sequential element (rectangle_border_b_reg[5]) is unused and will be removed from module main_menu.
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1000/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/settings_menu.v:65]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/settings_menu.v:65]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/settings_menu.v:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/settings_menu.v:93]
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1000/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rectangle_border_b0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'wipe_settings_main/animation_counter_reg[15:0]' into 'wipe_settings_main/animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/wipe_animation.v:50]
INFO: [Synth 8-4471] merging register 'wipe_main_settings/animation_counter_reg[15:0]' into 'wipe_main_settings/animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/wipe_animation.v:50]
WARNING: [Synth 8-6014] Unused sequential element wipe_settings_main/animation_counter_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/wipe_animation.v:50]
WARNING: [Synth 8-6014] Unused sequential element wipe_main_settings/animation_counter_reg was removed.  [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/wipe_animation.v:50]
INFO: [Synth 8-5546] ROM "wipe_settings_main/animation_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wipe_settings_main/has_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wipe_main_settings/animation_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wipe_main_settings/has_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_25m/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flexible_clock_module_1000/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_rectangle_border_return2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: operator is_rectangle_border_return2 is absorbed into DSP is_rectangle_border_return2.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
INFO: [Synth 8-5545] ROM "my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'wipe_main_settings/animation_counter_reg[15:0]' into 'wipe_main_settings/animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/wipe_animation.v:50]
INFO: [Synth 8-4471] merging register 'wipe_settings_main/animation_counter_reg[15:0]' into 'wipe_settings_main/animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/wipe_animation.v:50]
INFO: [Synth 8-5546] ROM "wipe_main_settings/animation_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wipe_settings_main/animation_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wipe_main_settings/has_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wipe_settings_main/has_end" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP wipe_main_settings/x_boundary0, operation Mode is: A2*(B:0x60).
DSP Report: register wipe_main_settings/animation_counter_reg is absorbed into DSP wipe_main_settings/x_boundary0.
DSP Report: operator wipe_main_settings/x_boundary0 is absorbed into DSP wipe_main_settings/x_boundary0.
DSP Report: Generating DSP wipe_settings_main/x_boundary0, operation Mode is: A2*(B:0x60).
DSP Report: register wipe_settings_main/animation_counter_reg is absorbed into DSP wipe_settings_main/x_boundary0.
DSP Report: operator wipe_settings_main/x_boundary0 is absorbed into DSP wipe_settings_main/x_boundary0.
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[15]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[14]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[13]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[12]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[11]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[10]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[9]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[8]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[7]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[6]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[5]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[4]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[3]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[2]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[1]
WARNING: [Synth 8-3331] design whoWinner has unconnected port led[0]
WARNING: [Synth 8-3332] Sequential element (r_RX_DV_reg) is unused and will be removed from module UART_RX.
WARNING: [Synth 8-3332] Sequential element (o_TX_Active_reg) is unused and will be removed from module UART_TX.
WARNING: [Synth 8-3332] Sequential element (o_TX_Done_reg) is unused and will be removed from module UART_TX.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:14 . Memory (MB): peak = 868.422 ; gain = 611.922
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 140, Available = 90. Use report_utilization command for details.
DSP Report: Generating DSP is_mouse_return1, operation Mode is (post resource management): A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is (post resource management): A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
INFO: [Synth 8-4471] merging register 'animation_counter_reg[15:0]' into 'animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
INFO: [Synth 8-4471] merging register 'animation_counter_reg[15:0]' into 'animation_counter_reg[15:0]' [C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.srcs/sources_1/new/fade_animation.v:50]
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[0]3, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: operator click_mole[0]3 is absorbed into DSP click_mole[0]3.
DSP Report: Generating DSP click_mole[1]2, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[1]2, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: operator click_mole[1]2 is absorbed into DSP click_mole[1]2.
DSP Report: Generating DSP click_mole[2]3, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is (post resource management): A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP click_mole[2]3, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: operator click_mole[2]3 is absorbed into DSP click_mole[2]3.
DSP Report: Generating DSP moleR2, operation Mode is (post resource management): A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is (post resource management): A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is (post resource management): A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is (post resource management): A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleR2, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: operator moleR2 is absorbed into DSP moleR2.
DSP Report: Generating DSP moleL2, operation Mode is (post resource management): A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is (post resource management): A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is (post resource management): A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is (post resource management): A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleL2, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: operator moleL2 is absorbed into DSP moleL2.
DSP Report: Generating DSP moleC1, operation Mode is (post resource management): A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is (post resource management): A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is (post resource management): A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is (post resource management): A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP moleC1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: operator moleC1 is absorbed into DSP moleC1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is (post resource management): A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is (post resource management): A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is (post resource management): A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is (post resource management): A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP mouse_arrow1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: operator mouse_arrow1 is absorbed into DSP mouse_arrow1.
DSP Report: Generating DSP is_bomb_return1, operation Mode is (post resource management): A*B.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: Generating DSP is_bomb_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: Generating DSP is_bomb_return1, operation Mode is (post resource management): A*B.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: Generating DSP is_bomb_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: operator is_bomb_return1 is absorbed into DSP is_bomb_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is (post resource management): A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: Generating DSP is_mouse_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
DSP Report: operator is_mouse_return1 is absorbed into DSP is_mouse_return1.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fade_animation    | A2*B           | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fade_animation    | A2*B           | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fade_animation    | A2*B           | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_over_menu    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|defuse_sequence   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mole_sequence     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main_menu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|settings_menu     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top_Student__GCB3 | A2*(B:0x60)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Top_Student__GCB3 | A2*(B:0x60)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |game_over_menu    |           2|      8638|
|2     |fade_animation    |           2|      5789|
|3     |Top_Student__GCB0 |           1|     19408|
|4     |Top_Student__GCB1 |           1|      3161|
|5     |Top_Student__GCB2 |           1|     16902|
|6     |Top_Student__GCB3 |           1|     13175|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:27 . Memory (MB): peak = 868.676 ; gain = 612.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:00 . Memory (MB): peak = 1171.906 ; gain = 915.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |game_over_menu    |           1|      7187|
|2     |fade_animation    |           2|      5741|
|3     |Top_Student__GCB0 |           1|     19175|
|4     |Top_Student__GCB3 |           1|     11507|
|5     |game_over_menu__1 |           1|      6916|
|6     |Top_Student_GT0   |           1|     17908|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:05 . Memory (MB): peak = 1172.980 ; gain = 916.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |game_over_menu    |           1|      3324|
|2     |fade_animation    |           1|      1896|
|3     |Top_Student__GCB0 |           1|      8068|
|4     |Top_Student__GCB3 |           1|      5026|
|5     |game_over_menu__1 |           1|      3307|
|6     |Top_Student_GT0   |           1|      7853|
|7     |fade_animation__1 |           1|      1896|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop nolabel_line88/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to nolabel_line88/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop nolabel_line88/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to nolabel_line88/Inst_Ps2Interface/ps2_data_h_reg_inv.
INFO: [Synth 8-6064] Net n_0_15876 is driving 66 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_15863 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_15914 is driving 66 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_10364 is driving 66 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_28975 is driving 66 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_15397 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_10316 is driving 66 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:02:12 . Memory (MB): peak = 1172.980 ; gain = 916.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:02:12 . Memory (MB): peak = 1172.980 ; gain = 916.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:02:17 . Memory (MB): peak = 1172.980 ; gain = 916.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:02:17 . Memory (MB): peak = 1172.980 ; gain = 916.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1172.980 ; gain = 916.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1172.980 ; gain = 916.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |    12|
|2     |CARRY4  |  4960|
|3     |DSP48E1 |    72|
|4     |LUT1    |   769|
|5     |LUT2    |  7089|
|6     |LUT3    |  5432|
|7     |LUT4    |  3534|
|8     |LUT5    |  2765|
|9     |LUT6    |  4742|
|10    |MUXF7   |    17|
|11    |FDE_1   |    32|
|12    |FDRE    |  3098|
|13    |FDSE    |    31|
|14    |IBUF    |    24|
|15    |IOBUF   |     2|
|16    |OBUF    |    40|
|17    |OBUFT   |     6|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------+----------------------------+------+
|      |Instance                        |Module                      |Cells |
+------+--------------------------------+----------------------------+------+
|1     |top                             |                            | 32625|
|2     |  Music                         |music                       |   144|
|3     |    get_fullnote                |music_ROM                   |    58|
|4     |  fade_lose_animation           |fade_animation              |   821|
|5     |    flexible_clock_module_10    |flexible_clock_module_38    |    55|
|6     |    flexible_clock_module_25m   |flexible_clock_module_39    |    50|
|7     |  fade_win_animation            |fade_animation_0            |   820|
|8     |    flexible_clock_module_10    |flexible_clock_module_36    |    55|
|9     |    flexible_clock_module_25m   |flexible_clock_module_37    |    50|
|10    |  flexible_clock_module_1000    |flexible_clock_module       |    54|
|11    |  flexible_clock_module_25m     |flexible_clock_module_1     |    50|
|12    |  flexible_clock_module_6p25m   |flexible_clock_module_2     |    63|
|13    |  game                          |mole_sequence               |  6720|
|14    |    flexible_clock_1000         |flexible_clock_module_27    |    63|
|15    |    unit1                       |random_number_generator     |    64|
|16    |    unit10                      |debounce_28                 |   108|
|17    |    unit2                       |random_number_generator_29  |    64|
|18    |    unit3                       |random_number_generator_30  |    64|
|19    |    unit4                       |random_number_generator_31  |   104|
|20    |    unit5                       |random_number_generator_32  |    73|
|21    |    unit6                       |random_number_generator_33  |    74|
|22    |    unit7                       |random_number_generator_34  |   104|
|23    |    unit8                       |defuse_sequence             |  1311|
|24    |      unit                      |random_number_generator_35  |    64|
|25    |    unit9                       |point_display               |  1352|
|26    |  game_over_lose_menu           |game_over_menu              |  1120|
|27    |    flexible_clock_module_10    |flexible_clock_module_25    |    55|
|28    |    flexible_clock_module_25m   |flexible_clock_module_26    |    50|
|29    |  game_over_win_menu            |game_over_menu_3            |  1136|
|30    |    flexible_clock_module_10    |flexible_clock_module_23    |    55|
|31    |    flexible_clock_module_25m   |flexible_clock_module_24    |    50|
|32    |  nolabel_line110               |debounce                    |    54|
|33    |  nolabel_line111               |debounce_4                  |    54|
|34    |  nolabel_line112               |debounce_5                  |    54|
|35    |  nolabel_line113               |debounce_6                  |    54|
|36    |  nolabel_line114               |debounce_7                  |    54|
|37    |  nolabel_line118               |debounce_8                  |    55|
|38    |  nolabel_line123               |main_menu                   |  5130|
|39    |    flexible_clock_module_1     |flexible_clock_module_21    |    54|
|40    |    flexible_clock_module_25m   |flexible_clock_module_22    |    50|
|41    |  nolabel_line129               |settings_menu               |  3918|
|42    |    flexible_clock_module_1000  |flexible_clock_module_19    |    54|
|43    |    flexible_clock_module_25m   |flexible_clock_module_20    |    50|
|44    |  nolabel_line58                |Oled_Display                |  2480|
|45    |  nolabel_line88                |MouseCtl                    |   936|
|46    |    Inst_Ps2Interface           |Ps2Interface                |   269|
|47    |  receive                       |UART_RX                     |    92|
|48    |  timer                         |Count_Down_Timer            |  1059|
|49    |    flexible_clock_module_100Hz |flexible_clock_module_17    |    54|
|50    |    flexible_clock_module_1Hz   |flexible_clock_module_18    |    54|
|51    |  transmit                      |UART_TX                     |    48|
|52    |  u1                            |whoWinner                   |   177|
|53    |  unit                          |LED_Switch_Random           |  1351|
|54    |    flexible_clock_module_10Hz  |flexible_clock_module_14    |    55|
|55    |    flexible_clock_module_10kHz |flexible_clock_module_15    |    53|
|56    |    flexible_clock_module_1Hz   |flexible_clock_module_16    |    54|
|57    |    unit                        |random_number_generator_led |   178|
|58    |  wipe_main_settings            |wipe_animation              |   415|
|59    |    flexible_clock_module_10    |flexible_clock_module_12    |    63|
|60    |    flexible_clock_module_25m   |flexible_clock_module_13    |    63|
|61    |  wipe_settings_main            |wipe_animation_9            |   466|
|62    |    flexible_clock_module_10    |flexible_clock_module_10    |    63|
|63    |    flexible_clock_module_25m   |flexible_clock_module_11    |    63|
+------+--------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1172.980 ; gain = 916.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:02:09 . Memory (MB): peak = 1172.980 ; gain = 563.543
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:02:19 . Memory (MB): peak = 1172.980 ; gain = 916.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
457 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:27 . Memory (MB): peak = 1172.980 ; gain = 929.332
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sean.ng/OneDrive - National University of Singapore/Desktop/4SEM/EE2026/Lab/project/MODS/MODS.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1172.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 17:16:50 2024...
