#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x134604080 .scope module, "tb_system" "tb_system" 2 11;
 .timescale -9 -12;
P_0x134604390 .param/l "CLK_PERIOD" 0 2 17, +C4<00000000000000000000000000101000>;
P_0x1346043d0 .param/l "JTAG_BYPASS" 1 3 13, C4<11111>;
P_0x134604410 .param/l "JTAG_CAPS" 1 3 21, C4<01000>;
P_0x134604450 .param/l "JTAG_DMI" 1 3 16, C4<10001>;
P_0x134604490 .param/l "JTAG_DTMCS" 1 3 15, C4<10000>;
P_0x1346044d0 .param/l "JTAG_IDCODE" 1 3 14, C4<00001>;
P_0x134604510 .param/l "JTAG_MEM_READ" 1 3 17, C4<00010>;
P_0x134604550 .param/l "JTAG_MEM_WRITE" 1 3 18, C4<00011>;
P_0x134604590 .param/l "JTAG_SIG_TAP" 1 3 19, C4<00100>;
P_0x1346045d0 .param/l "JTAG_STATUS" 1 3 20, C4<00111>;
P_0x134604610 .param/l "TCK_PERIOD" 0 2 16, +C4<00000000000000000000000001100100>;
L_0x6000006113b0 .functor BUFZ 1, v0x600001f1b840_0, C4<0>, C4<0>, C4<0>;
v0x600001f16640_0 .var "captured_data", 31 0;
v0x600001f166d0_0 .net "clk", 0 0, L_0x6000006113b0;  1 drivers
v0x600001f16760_0 .var "clk_25m", 0 0;
v0x600001f167f0_0 .net "dir", 0 0, v0x600001f1c7e0_0;  1 drivers
v0x600001f16880_0 .var/i "errors", 31 0;
v0x600001f16910_0 .var "flux_in", 0 0;
v0x600001f169a0_0 .net "head_sel", 0 0, v0x600001f1d0e0_0;  1 drivers
v0x600001f16a30_0 .var "index_in", 0 0;
v0x600001f16ac0_0 .net "motor_on", 0 0, v0x600001f1d440_0;  1 drivers
v0x600001f16b50_0 .var/i "pass_count", 31 0;
v0x600001f16be0_0 .net "pll_locked", 0 0, L_0x600000610150;  1 drivers
v0x600001f16c70_0 .var "rst_n", 0 0;
v0x600001f16d00_0 .net "step", 0 0, v0x600001f1d8c0_0;  1 drivers
v0x600001f16d90_0 .net "sys_rst_n", 0 0, L_0x6000006101c0;  1 drivers
v0x600001f16e20_0 .var "tck", 0 0;
v0x600001f16eb0_0 .var "tdi", 0 0;
v0x600001f16f40_0 .net "tdo", 0 0, L_0x600001c00140;  1 drivers
v0x600001f16fd0_0 .var/i "test_num", 31 0;
v0x600001f17060_0 .var "tms", 0 0;
v0x600001f170f0_0 .var "trst_n", 0 0;
v0x600001f17180_0 .net "usb_configured", 0 0, v0x600001f11680_0;  1 drivers
v0x600001f17210_0 .net "usb_connected", 0 0, v0x600001f11710_0;  1 drivers
E_0x600003800380 .event posedge, v0x600001f1b720_0;
S_0x1346041f0 .scope task, "dmi_read" "dmi_read" 3 204, 3 204 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f00000_0 .var "addr", 6 0;
v0x600001f18000_0 .var "data", 31 0;
v0x600001f18090_0 .var "dmi_in", 40 0;
v0x600001f18120_0 .var "dmi_out", 40 0;
TD_tb_system.dmi_read ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x600001f165b0_0, 0, 5;
    %fork TD_tb_system.shift_ir, S_0x134607cd0;
    %join;
    %load/vec4 v0x600001f00000_0;
    %concati/vec4 0, 0, 32;
    %concati/vec4 1, 0, 2;
    %store/vec4 v0x600001f18090_0, 0, 41;
    %load/vec4 v0x600001f18090_0;
    %store/vec4 v0x600001f161c0_0, 0, 41;
    %fork TD_tb_system.shift_dr_41, S_0x1346079f0;
    %join;
    %load/vec4 v0x600001f16250_0;
    %store/vec4 v0x600001f18120_0, 0, 41;
    %pushi/vec4 0, 0, 41;
    %store/vec4 v0x600001f18090_0, 0, 41;
    %load/vec4 v0x600001f18090_0;
    %store/vec4 v0x600001f161c0_0, 0, 41;
    %fork TD_tb_system.shift_dr_41, S_0x1346079f0;
    %join;
    %load/vec4 v0x600001f16250_0;
    %store/vec4 v0x600001f18120_0, 0, 41;
    %load/vec4 v0x600001f18120_0;
    %parti/s 32, 2, 3;
    %store/vec4 v0x600001f18000_0, 0, 32;
    %end;
S_0x134604650 .scope task, "dmi_reg_read" "dmi_reg_read" 2 95, 2 95 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f181b0_0 .var "addr", 6 0;
v0x600001f18240_0 .var "data", 31 0;
v0x600001f182d0_0 .var "dmi_in", 40 0;
v0x600001f18360_0 .var "dmi_out", 40 0;
E_0x6000038003c0 .event posedge, v0x600001f166d0_0;
TD_tb_system.dmi_reg_read ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x600001f165b0_0, 0, 5;
    %fork TD_tb_system.shift_ir, S_0x134607cd0;
    %join;
    %load/vec4 v0x600001f181b0_0;
    %concati/vec4 0, 0, 32;
    %concati/vec4 1, 0, 2;
    %store/vec4 v0x600001f182d0_0, 0, 41;
    %load/vec4 v0x600001f182d0_0;
    %store/vec4 v0x600001f161c0_0, 0, 41;
    %fork TD_tb_system.shift_dr_41, S_0x1346079f0;
    %join;
    %load/vec4 v0x600001f16250_0;
    %store/vec4 v0x600001f18360_0, 0, 41;
    %pushi/vec4 10, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 41;
    %store/vec4 v0x600001f182d0_0, 0, 41;
    %load/vec4 v0x600001f182d0_0;
    %store/vec4 v0x600001f161c0_0, 0, 41;
    %fork TD_tb_system.shift_dr_41, S_0x1346079f0;
    %join;
    %load/vec4 v0x600001f16250_0;
    %store/vec4 v0x600001f18360_0, 0, 41;
    %load/vec4 v0x600001f18360_0;
    %parti/s 32, 2, 3;
    %store/vec4 v0x600001f18240_0, 0, 32;
    %end;
S_0x1346047c0 .scope task, "dmi_reg_write" "dmi_reg_write" 2 110, 2 110 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f183f0_0 .var "addr", 6 0;
v0x600001f18480_0 .var "data", 31 0;
v0x600001f18510_0 .var "dmi_in", 40 0;
v0x600001f185a0_0 .var "dmi_out", 40 0;
TD_tb_system.dmi_reg_write ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x600001f165b0_0, 0, 5;
    %fork TD_tb_system.shift_ir, S_0x134607cd0;
    %join;
    %load/vec4 v0x600001f183f0_0;
    %load/vec4 v0x600001f18480_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 2;
    %store/vec4 v0x600001f18510_0, 0, 41;
    %load/vec4 v0x600001f18510_0;
    %store/vec4 v0x600001f161c0_0, 0, 41;
    %fork TD_tb_system.shift_dr_41, S_0x1346079f0;
    %join;
    %load/vec4 v0x600001f16250_0;
    %store/vec4 v0x600001f185a0_0, 0, 41;
    %pushi/vec4 10, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 41;
    %store/vec4 v0x600001f18510_0, 0, 41;
    %load/vec4 v0x600001f18510_0;
    %store/vec4 v0x600001f161c0_0, 0, 41;
    %fork TD_tb_system.shift_dr_41, S_0x1346079f0;
    %join;
    %load/vec4 v0x600001f16250_0;
    %store/vec4 v0x600001f185a0_0, 0, 41;
    %end;
S_0x134604930 .scope task, "dmi_write" "dmi_write" 3 223, 3 223 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f18630_0 .var "addr", 6 0;
v0x600001f186c0_0 .var "data", 31 0;
v0x600001f18750_0 .var "dmi_in", 40 0;
v0x600001f187e0_0 .var "dmi_out", 40 0;
TD_tb_system.dmi_write ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x600001f165b0_0, 0, 5;
    %fork TD_tb_system.shift_ir, S_0x134607cd0;
    %join;
    %load/vec4 v0x600001f18630_0;
    %load/vec4 v0x600001f186c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 2;
    %store/vec4 v0x600001f18750_0, 0, 41;
    %load/vec4 v0x600001f18750_0;
    %store/vec4 v0x600001f161c0_0, 0, 41;
    %fork TD_tb_system.shift_dr_41, S_0x1346079f0;
    %join;
    %load/vec4 v0x600001f16250_0;
    %store/vec4 v0x600001f187e0_0, 0, 41;
    %end;
S_0x134604aa0 .scope module, "dut" "fluxripper_top" 2 55, 4 17 0, S_0x134604080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_25m";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tck";
    .port_info 3 /INPUT 1 "tms";
    .port_info 4 /INPUT 1 "tdi";
    .port_info 5 /OUTPUT 1 "tdo";
    .port_info 6 /INPUT 1 "trst_n";
    .port_info 7 /INPUT 1 "flux_in";
    .port_info 8 /INPUT 1 "index_in";
    .port_info 9 /OUTPUT 1 "motor_on";
    .port_info 10 /OUTPUT 1 "head_sel";
    .port_info 11 /OUTPUT 1 "dir";
    .port_info 12 /OUTPUT 1 "step";
    .port_info 13 /OUTPUT 1 "usb_connected";
    .port_info 14 /OUTPUT 1 "usb_configured";
    .port_info 15 /OUTPUT 1 "pll_locked";
    .port_info 16 /OUTPUT 1 "sys_rst_n";
L_0x600000610070 .functor OR 1, L_0x600001c00000, L_0x600001c000a0, C4<0>, C4<0>;
L_0x600000610150 .functor BUFZ 1, v0x600001f1bb10_0, C4<0>, C4<0>, C4<0>;
L_0x6000006101c0 .functor BUFZ 1, L_0x600000610460, C4<0>, C4<0>, C4<0>;
L_0x600000611110 .functor BUFZ 32, L_0x600001c01860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000611180 .functor BUFZ 32, L_0x600001c01a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148060010 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x600001f11d40_0 .net/2u *"_ivl_0", 4 0, L_0x148060010;  1 drivers
L_0x1480600a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600001f11dd0_0 .net/2u *"_ivl_16", 7 0, L_0x1480600a0;  1 drivers
L_0x1480600e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f11e60_0 .net/2u *"_ivl_18", 1 0, L_0x1480600e8;  1 drivers
v0x600001f11ef0_0 .net *"_ivl_2", 0 0, L_0x600001c00000;  1 drivers
L_0x148060130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f11f80_0 .net/2u *"_ivl_20", 1 0, L_0x148060130;  1 drivers
L_0x148060178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f12010_0 .net/2u *"_ivl_22", 1 0, L_0x148060178;  1 drivers
L_0x1480601c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001f120a0_0 .net/2u *"_ivl_24", 2 0, L_0x1480601c0;  1 drivers
L_0x1480607a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600001f12130_0 .net/2u *"_ivl_30", 7 0, L_0x1480607a8;  1 drivers
v0x600001f121c0_0 .net *"_ivl_32", 0 0, L_0x600001c015e0;  1 drivers
L_0x1480607f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001f12250_0 .net/2u *"_ivl_34", 31 0, L_0x1480607f0;  1 drivers
L_0x148060058 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0x600001f122e0_0 .net/2u *"_ivl_4", 4 0, L_0x148060058;  1 drivers
v0x600001f12370_0 .net *"_ivl_40", 31 0, L_0x600001c01860;  1 drivers
v0x600001f12400_0 .net *"_ivl_43", 13 0, L_0x600001c01900;  1 drivers
v0x600001f12490_0 .net *"_ivl_44", 15 0, L_0x600001c019a0;  1 drivers
L_0x148060880 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f12520_0 .net *"_ivl_47", 1 0, L_0x148060880;  1 drivers
v0x600001f125b0_0 .net *"_ivl_52", 31 0, L_0x600001c01a40;  1 drivers
v0x600001f12640_0 .net *"_ivl_55", 13 0, L_0x600001c01ae0;  1 drivers
v0x600001f126d0_0 .net *"_ivl_56", 15 0, L_0x600001c01b80;  1 drivers
L_0x148060910 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f12760_0 .net *"_ivl_59", 1 0, L_0x148060910;  1 drivers
v0x600001f127f0_0 .net *"_ivl_6", 0 0, L_0x600001c000a0;  1 drivers
v0x600001f12880_0 .net *"_ivl_9", 0 0, L_0x600000610070;  1 drivers
v0x600001f12910_0 .net "clk_25m", 0 0, v0x600001f16760_0;  1 drivers
v0x600001f129a0_0 .net "clk_disk", 0 0, L_0x600000610310;  1 drivers
v0x600001f12a30_0 .net "clk_sys", 0 0, v0x600001f1b840_0;  1 drivers
v0x600001f12ac0_0 .net "clk_usb", 0 0, L_0x6000006102a0;  1 drivers
v0x600001f12b50_0 .net "dir", 0 0, v0x600001f1c7e0_0;  alias, 1 drivers
v0x600001f12be0_0 .net "disk_addr", 7 0, L_0x600001c00c80;  1 drivers
v0x600001f12c70_0 .net "disk_rdata", 31 0, v0x600001f1d560_0;  1 drivers
v0x600001f12d00_0 .net "disk_read", 0 0, L_0x600000610c40;  1 drivers
L_0x1480609a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001f12d90_0 .net "disk_ready", 0 0, L_0x1480609a0;  1 drivers
v0x600001f12e20_0 .net "disk_wdata", 31 0, L_0x6000006108c0;  1 drivers
v0x600001f12eb0_0 .net "disk_write", 0 0, L_0x600000610d20;  1 drivers
v0x600001f12f40_0 .net "dma_addr", 31 0, v0x600001f1c870_0;  1 drivers
v0x600001f12fd0_0 .net "dma_wdata", 31 0, v0x600001f1cbd0_0;  1 drivers
v0x600001f13060_0 .net "dma_write", 0 0, v0x600001f1cc60_0;  1 drivers
v0x600001f130f0_0 .net "dmi_ack", 0 0, v0x600001f1dc20_0;  1 drivers
v0x600001f13180_0 .net "dmi_addr", 6 0, v0x600001f1eb50_0;  1 drivers
v0x600001f13210_0 .net "dmi_op", 1 0, v0x600001f1ebe0_0;  1 drivers
v0x600001f132a0_0 .net "dmi_rdata", 31 0, v0x600001f1ddd0_0;  1 drivers
v0x600001f13330_0 .net "dmi_req", 0 0, v0x600001f1ed00_0;  1 drivers
v0x600001f133c0_0 .net "dmi_resp", 1 0, v0x600001f1def0_0;  1 drivers
v0x600001f13450_0 .net "dmi_wdata", 31 0, v0x600001f1ef40_0;  1 drivers
v0x600001f134e0_0 .net "dr_capture", 0 0, L_0x600001c008c0;  1 drivers
v0x600001f13570_0 .net "dr_shift", 0 0, L_0x600001c00960;  1 drivers
v0x600001f13600_0 .net "dr_update", 0 0, L_0x600001c00a00;  1 drivers
v0x600001f13690_0 .net "dtm_tdo", 0 0, v0x600001f1f3c0_0;  1 drivers
v0x600001f13720_0 .net "flux_in", 0 0, v0x600001f16910_0;  1 drivers
v0x600001f137b0_0 .net "head_sel", 0 0, v0x600001f1d0e0_0;  alias, 1 drivers
v0x600001f13840_0 .net "index_in", 0 0, v0x600001f16a30_0;  1 drivers
v0x600001f138d0_0 .net "ir_value", 4 0, L_0x600000610700;  1 drivers
v0x600001f13960_0 .net "motor_on", 0 0, v0x600001f1d440_0;  alias, 1 drivers
v0x600001f139f0_0 .net "pll_locked", 0 0, L_0x600000610150;  alias, 1 drivers
v0x600001f13a80_0 .net "pll_locked_int", 0 0, v0x600001f1bb10_0;  1 drivers
v0x600001f13b10_0 .net "probes", 31 0, L_0x600001c001e0;  1 drivers
v0x600001f13ba0_0 .net "ram_addr", 27 0, L_0x600001c00b40;  1 drivers
v0x600001f13c30_0 .var/i "ram_i", 31 0;
v0x600001f13cc0 .array "ram_mem", 16383 0, 31 0;
v0x600001f13d50_0 .net "ram_rdata", 31 0, L_0x600000611180;  1 drivers
v0x600001f13de0_0 .net "ram_read", 0 0, L_0x600000610a80;  1 drivers
L_0x148060958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001f13e70_0 .net "ram_ready", 0 0, L_0x148060958;  1 drivers
v0x600001f13f00_0 .net "ram_wdata", 31 0, L_0x6000006107e0;  1 drivers
v0x600001f14000_0 .net "ram_write", 0 0, L_0x600000610af0;  1 drivers
v0x600001f14090_0 .net "rom_addr", 15 0, L_0x600001c00aa0;  1 drivers
v0x600001f14120_0 .var/i "rom_i", 31 0;
v0x600001f141b0 .array "rom_mem", 16383 0, 31 0;
v0x600001f14240_0 .net "rom_rdata", 31 0, L_0x600000611110;  1 drivers
v0x600001f142d0_0 .net "rom_read", 0 0, L_0x600000610a10;  1 drivers
L_0x1480608c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001f14360_0 .net "rom_ready", 0 0, L_0x1480608c8;  1 drivers
v0x600001f143f0_0 .net "rst_n", 0 0, v0x600001f16c70_0;  1 drivers
v0x600001f14480_0 .net "sb_addr", 31 0, v0x600001f1e400_0;  1 drivers
v0x600001f14510_0 .net "sb_busy", 0 0, L_0x600000610fc0;  1 drivers
v0x600001f145a0_0 .net "sb_error", 0 0, L_0x6000006110a0;  1 drivers
v0x600001f14630_0 .net "sb_rdata", 31 0, L_0x600000610ee0;  1 drivers
v0x600001f146c0_0 .net "sb_read", 0 0, v0x600001f1e7f0_0;  1 drivers
v0x600001f14750_0 .net "sb_size", 2 0, v0x600001f1e9a0_0;  1 drivers
v0x600001f147e0_0 .net "sb_wdata", 31 0, v0x600001f1e640_0;  1 drivers
v0x600001f14870_0 .net "sb_write", 0 0, v0x600001f1ea30_0;  1 drivers
v0x600001f14900_0 .net "sigtap_addr", 7 0, L_0x600001c00dc0;  1 drivers
v0x600001f14990_0 .net "sigtap_rdata", 31 0, v0x600001f1fb10_0;  1 drivers
v0x600001f14a20_0 .net "sigtap_read", 0 0, L_0x600000610e70;  1 drivers
L_0x148060a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001f14ab0_0 .net "sigtap_ready", 0 0, L_0x148060a78;  1 drivers
v0x600001f14b40_0 .net "sigtap_wdata", 31 0, L_0x6000006109a0;  1 drivers
v0x600001f14bd0_0 .net "sigtap_write", 0 0, L_0x600000610e00;  1 drivers
v0x600001f14c60_0 .net "step", 0 0, v0x600001f1d8c0_0;  alias, 1 drivers
v0x600001f14cf0_0 .net "sys_rst_n", 0 0, L_0x6000006101c0;  alias, 1 drivers
v0x600001f14d80_0 .net "sys_rst_n_int", 0 0, L_0x600000610460;  1 drivers
v0x600001f14e10_0 .net "sysctrl_addr", 7 0, L_0x600001c00be0;  1 drivers
v0x600001f14ea0_0 .var "sysctrl_id_reg", 31 0;
v0x600001f14f30_0 .net "sysctrl_rdata", 31 0, L_0x600001c017c0;  1 drivers
v0x600001f14fc0_0 .net "sysctrl_read", 0 0, L_0x600000610b60;  1 drivers
L_0x148060838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001f15050_0 .net "sysctrl_ready", 0 0, L_0x148060838;  1 drivers
v0x600001f150e0_0 .net "sysctrl_wdata", 31 0, L_0x600000610850;  1 drivers
v0x600001f15170_0 .net "sysctrl_write", 0 0, L_0x600000610bd0;  1 drivers
v0x600001f15200_0 .net "tap_tdo", 0 0, v0x600001f113b0_0;  1 drivers
v0x600001f15290_0 .net "tck", 0 0, v0x600001f16e20_0;  1 drivers
v0x600001f15320_0 .net "tdi", 0 0, v0x600001f16eb0_0;  1 drivers
v0x600001f153b0_0 .net "tdo", 0 0, L_0x600001c00140;  alias, 1 drivers
v0x600001f15440_0 .net "tms", 0 0, v0x600001f17060_0;  1 drivers
v0x600001f154d0_0 .net "trst_n", 0 0, v0x600001f170f0_0;  1 drivers
v0x600001f15560_0 .net "usb_addr", 7 0, L_0x600001c00d20;  1 drivers
v0x600001f155f0_0 .net "usb_configured", 0 0, v0x600001f11680_0;  alias, 1 drivers
v0x600001f15680_0 .net "usb_connected", 0 0, v0x600001f11710_0;  alias, 1 drivers
v0x600001f15710_0 .net "usb_rdata", 31 0, v0x600001f118c0_0;  1 drivers
v0x600001f157a0_0 .net "usb_read", 0 0, L_0x600000610d90;  1 drivers
L_0x148060a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001f15830_0 .net "usb_ready", 0 0, L_0x148060a30;  1 drivers
v0x600001f158c0_0 .net "usb_wdata", 31 0, L_0x600000610930;  1 drivers
v0x600001f15950_0 .net "usb_write", 0 0, L_0x600000610cb0;  1 drivers
E_0x600003800440 .event posedge, v0x600001f19830_0;
L_0x600001c00000 .cmp/eq 5, L_0x600000610700, L_0x148060010;
L_0x600001c000a0 .cmp/eq 5, L_0x600000610700, L_0x148060058;
L_0x600001c00140 .functor MUXZ 1, v0x600001f113b0_0, v0x600001f1f3c0_0, L_0x600000610070, C4<>;
LS_0x600001c001e0_0_0 .concat [ 3 5 2 1], L_0x1480601c0, L_0x600000610700, L_0x148060178, L_0x600000610460;
LS_0x600001c001e0_0_4 .concat [ 1 2 1 1], v0x600001f1bb10_0, L_0x148060130, v0x600001f11680_0, v0x600001f11710_0;
LS_0x600001c001e0_0_8 .concat [ 2 1 1 1], L_0x1480600e8, v0x600001f16a30_0, v0x600001f16910_0, v0x600001f1d8c0_0;
LS_0x600001c001e0_0_12 .concat [ 1 1 1 8], v0x600001f1c7e0_0, v0x600001f1d0e0_0, v0x600001f1d440_0, L_0x1480600a0;
L_0x600001c001e0 .concat [ 11 5 5 11], LS_0x600001c001e0_0_0, LS_0x600001c001e0_0_4, LS_0x600001c001e0_0_8, LS_0x600001c001e0_0_12;
L_0x600001c015e0 .cmp/eq 8, L_0x600001c00be0, L_0x1480607a8;
L_0x600001c017c0 .functor MUXZ 32, L_0x1480607f0, v0x600001f14ea0_0, L_0x600001c015e0, C4<>;
L_0x600001c01860 .array/port v0x600001f141b0, L_0x600001c019a0;
L_0x600001c01900 .part L_0x600001c00aa0, 2, 14;
L_0x600001c019a0 .concat [ 14 2 0 0], L_0x600001c01900, L_0x148060880;
L_0x600001c01a40 .array/port v0x600001f13cc0, L_0x600001c01b80;
L_0x600001c01ae0 .part L_0x600001c00b40, 2, 14;
L_0x600001c01b80 .concat [ 14 2 0 0], L_0x600001c01ae0, L_0x148060910;
S_0x134604db0 .scope module, "u_bus" "system_bus" 4 247, 5 24 0, S_0x134604aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "m_addr";
    .port_info 3 /INPUT 32 "m_wdata";
    .port_info 4 /OUTPUT 32 "m_rdata";
    .port_info 5 /INPUT 3 "m_size";
    .port_info 6 /INPUT 1 "m_read";
    .port_info 7 /INPUT 1 "m_write";
    .port_info 8 /OUTPUT 1 "m_busy";
    .port_info 9 /OUTPUT 1 "m_error";
    .port_info 10 /OUTPUT 16 "s0_addr";
    .port_info 11 /OUTPUT 1 "s0_read";
    .port_info 12 /INPUT 32 "s0_rdata";
    .port_info 13 /INPUT 1 "s0_ready";
    .port_info 14 /OUTPUT 28 "s1_addr";
    .port_info 15 /OUTPUT 32 "s1_wdata";
    .port_info 16 /OUTPUT 1 "s1_read";
    .port_info 17 /OUTPUT 1 "s1_write";
    .port_info 18 /INPUT 32 "s1_rdata";
    .port_info 19 /INPUT 1 "s1_ready";
    .port_info 20 /OUTPUT 8 "s2_addr";
    .port_info 21 /OUTPUT 32 "s2_wdata";
    .port_info 22 /OUTPUT 1 "s2_read";
    .port_info 23 /OUTPUT 1 "s2_write";
    .port_info 24 /INPUT 32 "s2_rdata";
    .port_info 25 /INPUT 1 "s2_ready";
    .port_info 26 /OUTPUT 8 "s3_addr";
    .port_info 27 /OUTPUT 32 "s3_wdata";
    .port_info 28 /OUTPUT 1 "s3_read";
    .port_info 29 /OUTPUT 1 "s3_write";
    .port_info 30 /INPUT 32 "s3_rdata";
    .port_info 31 /INPUT 1 "s3_ready";
    .port_info 32 /OUTPUT 8 "s4_addr";
    .port_info 33 /OUTPUT 32 "s4_wdata";
    .port_info 34 /OUTPUT 1 "s4_read";
    .port_info 35 /OUTPUT 1 "s4_write";
    .port_info 36 /INPUT 32 "s4_rdata";
    .port_info 37 /INPUT 1 "s4_ready";
    .port_info 38 /OUTPUT 8 "s5_addr";
    .port_info 39 /OUTPUT 32 "s5_wdata";
    .port_info 40 /OUTPUT 1 "s5_read";
    .port_info 41 /OUTPUT 1 "s5_write";
    .port_info 42 /INPUT 32 "s5_rdata";
    .port_info 43 /INPUT 1 "s5_ready";
P_0x134604f20 .param/l "SEL_DISK" 1 5 93, C4<0100>;
P_0x134604f60 .param/l "SEL_NONE" 1 5 89, C4<0000>;
P_0x134604fa0 .param/l "SEL_RAM" 1 5 91, C4<0010>;
P_0x134604fe0 .param/l "SEL_ROM" 1 5 90, C4<0001>;
P_0x134605020 .param/l "SEL_SIGTAP" 1 5 95, C4<0110>;
P_0x134605060 .param/l "SEL_SYSCTRL" 1 5 92, C4<0011>;
P_0x1346050a0 .param/l "SEL_USB" 1 5 94, C4<0101>;
L_0x6000006107e0 .functor BUFZ 32, v0x600001f1e640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000610850 .functor BUFZ 32, v0x600001f1e640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000006108c0 .functor BUFZ 32, v0x600001f1e640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000610930 .functor BUFZ 32, v0x600001f1e640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000006109a0 .functor BUFZ 32, v0x600001f1e640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000610a10 .functor AND 1, v0x600001f1e7f0_0, L_0x600001c00e60, C4<1>, C4<1>;
L_0x600000610a80 .functor AND 1, v0x600001f1e7f0_0, L_0x600001c00f00, C4<1>, C4<1>;
L_0x600000610af0 .functor AND 1, v0x600001f1ea30_0, L_0x600001c00fa0, C4<1>, C4<1>;
L_0x600000610b60 .functor AND 1, v0x600001f1e7f0_0, L_0x600001c01040, C4<1>, C4<1>;
L_0x600000610bd0 .functor AND 1, v0x600001f1ea30_0, L_0x600001c010e0, C4<1>, C4<1>;
L_0x600000610c40 .functor AND 1, v0x600001f1e7f0_0, L_0x600001c01180, C4<1>, C4<1>;
L_0x600000610d20 .functor AND 1, v0x600001f1ea30_0, L_0x600001c01220, C4<1>, C4<1>;
L_0x600000610d90 .functor AND 1, v0x600001f1e7f0_0, L_0x600001c012c0, C4<1>, C4<1>;
L_0x600000610cb0 .functor AND 1, v0x600001f1ea30_0, L_0x600001c01360, C4<1>, C4<1>;
L_0x600000610e70 .functor AND 1, v0x600001f1e7f0_0, L_0x600001c01400, C4<1>, C4<1>;
L_0x600000610e00 .functor AND 1, v0x600001f1ea30_0, L_0x600001c014a0, C4<1>, C4<1>;
L_0x600000610ee0 .functor BUFZ 32, v0x600001f19d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000610f50 .functor OR 1, v0x600001f1e7f0_0, v0x600001f1ea30_0, C4<0>, C4<0>;
L_0x600000610fc0 .functor AND 1, L_0x600000610f50, L_0x600001c01540, C4<1>, C4<1>;
L_0x600000611030 .functor OR 1, v0x600001f1e7f0_0, v0x600001f1ea30_0, C4<0>, C4<0>;
L_0x6000006110a0 .functor AND 1, L_0x600000611030, L_0x600001c01680, C4<1>, C4<1>;
v0x600001f18900_0 .net *"_ivl_100", 0 0, L_0x600001c01680;  1 drivers
L_0x148060448 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x600001f18990_0 .net/2u *"_ivl_22", 3 0, L_0x148060448;  1 drivers
v0x600001f18a20_0 .net *"_ivl_24", 0 0, L_0x600001c00e60;  1 drivers
L_0x148060490 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001f18ab0_0 .net/2u *"_ivl_28", 3 0, L_0x148060490;  1 drivers
v0x600001f18b40_0 .net *"_ivl_30", 0 0, L_0x600001c00f00;  1 drivers
L_0x1480604d8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001f18bd0_0 .net/2u *"_ivl_34", 3 0, L_0x1480604d8;  1 drivers
v0x600001f18c60_0 .net *"_ivl_36", 0 0, L_0x600001c00fa0;  1 drivers
L_0x148060520 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001f18cf0_0 .net/2u *"_ivl_40", 3 0, L_0x148060520;  1 drivers
v0x600001f18d80_0 .net *"_ivl_42", 0 0, L_0x600001c01040;  1 drivers
L_0x148060568 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001f18e10_0 .net/2u *"_ivl_46", 3 0, L_0x148060568;  1 drivers
v0x600001f18ea0_0 .net *"_ivl_48", 0 0, L_0x600001c010e0;  1 drivers
L_0x1480605b0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x600001f18f30_0 .net/2u *"_ivl_52", 3 0, L_0x1480605b0;  1 drivers
v0x600001f18fc0_0 .net *"_ivl_54", 0 0, L_0x600001c01180;  1 drivers
L_0x1480605f8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x600001f19050_0 .net/2u *"_ivl_58", 3 0, L_0x1480605f8;  1 drivers
v0x600001f190e0_0 .net *"_ivl_60", 0 0, L_0x600001c01220;  1 drivers
L_0x148060640 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x600001f19170_0 .net/2u *"_ivl_64", 3 0, L_0x148060640;  1 drivers
v0x600001f19200_0 .net *"_ivl_66", 0 0, L_0x600001c012c0;  1 drivers
L_0x148060688 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x600001f19290_0 .net/2u *"_ivl_70", 3 0, L_0x148060688;  1 drivers
v0x600001f19320_0 .net *"_ivl_72", 0 0, L_0x600001c01360;  1 drivers
L_0x1480606d0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x600001f193b0_0 .net/2u *"_ivl_76", 3 0, L_0x1480606d0;  1 drivers
v0x600001f19440_0 .net *"_ivl_78", 0 0, L_0x600001c01400;  1 drivers
L_0x148060718 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x600001f194d0_0 .net/2u *"_ivl_82", 3 0, L_0x148060718;  1 drivers
v0x600001f19560_0 .net *"_ivl_84", 0 0, L_0x600001c014a0;  1 drivers
v0x600001f195f0_0 .net *"_ivl_91", 0 0, L_0x600000610f50;  1 drivers
v0x600001f19680_0 .net *"_ivl_93", 0 0, L_0x600001c01540;  1 drivers
v0x600001f19710_0 .net *"_ivl_97", 0 0, L_0x600000611030;  1 drivers
L_0x148060760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001f197a0_0 .net/2u *"_ivl_98", 3 0, L_0x148060760;  1 drivers
v0x600001f19830_0 .net "clk", 0 0, v0x600001f1b840_0;  alias, 1 drivers
v0x600001f198c0_0 .net "m_addr", 31 0, v0x600001f1e400_0;  alias, 1 drivers
v0x600001f19950_0 .net "m_busy", 0 0, L_0x600000610fc0;  alias, 1 drivers
v0x600001f199e0_0 .net "m_error", 0 0, L_0x6000006110a0;  alias, 1 drivers
v0x600001f19a70_0 .net "m_rdata", 31 0, L_0x600000610ee0;  alias, 1 drivers
v0x600001f19b00_0 .net "m_read", 0 0, v0x600001f1e7f0_0;  alias, 1 drivers
v0x600001f19b90_0 .net "m_size", 2 0, v0x600001f1e9a0_0;  alias, 1 drivers
v0x600001f19c20_0 .net "m_wdata", 31 0, v0x600001f1e640_0;  alias, 1 drivers
v0x600001f19cb0_0 .net "m_write", 0 0, v0x600001f1ea30_0;  alias, 1 drivers
v0x600001f19d40_0 .var "rdata_mux", 31 0;
v0x600001f19dd0_0 .var "ready_mux", 0 0;
v0x600001f19e60_0 .net "rst_n", 0 0, L_0x600000610460;  alias, 1 drivers
v0x600001f19ef0_0 .net "s0_addr", 15 0, L_0x600001c00aa0;  alias, 1 drivers
v0x600001f19f80_0 .net "s0_rdata", 31 0, L_0x600000611110;  alias, 1 drivers
v0x600001f1a010_0 .net "s0_read", 0 0, L_0x600000610a10;  alias, 1 drivers
v0x600001f1a0a0_0 .net "s0_ready", 0 0, L_0x1480608c8;  alias, 1 drivers
v0x600001f1a130_0 .net "s1_addr", 27 0, L_0x600001c00b40;  alias, 1 drivers
v0x600001f1a1c0_0 .net "s1_rdata", 31 0, L_0x600000611180;  alias, 1 drivers
v0x600001f1a250_0 .net "s1_read", 0 0, L_0x600000610a80;  alias, 1 drivers
v0x600001f1a2e0_0 .net "s1_ready", 0 0, L_0x148060958;  alias, 1 drivers
v0x600001f1a370_0 .net "s1_wdata", 31 0, L_0x6000006107e0;  alias, 1 drivers
v0x600001f1a400_0 .net "s1_write", 0 0, L_0x600000610af0;  alias, 1 drivers
v0x600001f1a490_0 .net "s2_addr", 7 0, L_0x600001c00be0;  alias, 1 drivers
v0x600001f1a520_0 .net "s2_rdata", 31 0, L_0x600001c017c0;  alias, 1 drivers
v0x600001f1a5b0_0 .net "s2_read", 0 0, L_0x600000610b60;  alias, 1 drivers
v0x600001f1a640_0 .net "s2_ready", 0 0, L_0x148060838;  alias, 1 drivers
v0x600001f1a6d0_0 .net "s2_wdata", 31 0, L_0x600000610850;  alias, 1 drivers
v0x600001f1a760_0 .net "s2_write", 0 0, L_0x600000610bd0;  alias, 1 drivers
v0x600001f1a7f0_0 .net "s3_addr", 7 0, L_0x600001c00c80;  alias, 1 drivers
v0x600001f1a880_0 .net "s3_rdata", 31 0, v0x600001f1d560_0;  alias, 1 drivers
v0x600001f1a910_0 .net "s3_read", 0 0, L_0x600000610c40;  alias, 1 drivers
v0x600001f1a9a0_0 .net "s3_ready", 0 0, L_0x1480609a0;  alias, 1 drivers
v0x600001f1aa30_0 .net "s3_wdata", 31 0, L_0x6000006108c0;  alias, 1 drivers
v0x600001f1aac0_0 .net "s3_write", 0 0, L_0x600000610d20;  alias, 1 drivers
v0x600001f1ab50_0 .net "s4_addr", 7 0, L_0x600001c00d20;  alias, 1 drivers
v0x600001f1abe0_0 .net "s4_rdata", 31 0, v0x600001f118c0_0;  alias, 1 drivers
v0x600001f1ac70_0 .net "s4_read", 0 0, L_0x600000610d90;  alias, 1 drivers
v0x600001f1ad00_0 .net "s4_ready", 0 0, L_0x148060a30;  alias, 1 drivers
v0x600001f1ad90_0 .net "s4_wdata", 31 0, L_0x600000610930;  alias, 1 drivers
v0x600001f1ae20_0 .net "s4_write", 0 0, L_0x600000610cb0;  alias, 1 drivers
v0x600001f1aeb0_0 .net "s5_addr", 7 0, L_0x600001c00dc0;  alias, 1 drivers
v0x600001f1af40_0 .net "s5_rdata", 31 0, v0x600001f1fb10_0;  alias, 1 drivers
v0x600001f1afd0_0 .net "s5_read", 0 0, L_0x600000610e70;  alias, 1 drivers
v0x600001f1b060_0 .net "s5_ready", 0 0, L_0x148060a78;  alias, 1 drivers
v0x600001f1b0f0_0 .net "s5_wdata", 31 0, L_0x6000006109a0;  alias, 1 drivers
v0x600001f1b180_0 .net "s5_write", 0 0, L_0x600000610e00;  alias, 1 drivers
v0x600001f1b210_0 .var "slave_sel", 3 0;
E_0x600003800640/0 .event anyedge, v0x600001f1b210_0, v0x600001f1a0a0_0, v0x600001f1a2e0_0, v0x600001f1a640_0;
E_0x600003800640/1 .event anyedge, v0x600001f1a9a0_0, v0x600001f1ad00_0, v0x600001f1b060_0;
E_0x600003800640 .event/or E_0x600003800640/0, E_0x600003800640/1;
E_0x6000038006c0/0 .event anyedge, v0x600001f1b210_0, v0x600001f19f80_0, v0x600001f1a1c0_0, v0x600001f1a520_0;
E_0x6000038006c0/1 .event anyedge, v0x600001f1a880_0, v0x600001f1abe0_0, v0x600001f1af40_0;
E_0x6000038006c0 .event/or E_0x6000038006c0/0, E_0x6000038006c0/1;
E_0x600003800740 .event anyedge, v0x600001f198c0_0;
L_0x600001c00aa0 .part v0x600001f1e400_0, 0, 16;
L_0x600001c00b40 .part v0x600001f1e400_0, 0, 28;
L_0x600001c00be0 .part v0x600001f1e400_0, 0, 8;
L_0x600001c00c80 .part v0x600001f1e400_0, 0, 8;
L_0x600001c00d20 .part v0x600001f1e400_0, 0, 8;
L_0x600001c00dc0 .part v0x600001f1e400_0, 0, 8;
L_0x600001c00e60 .cmp/eq 4, v0x600001f1b210_0, L_0x148060448;
L_0x600001c00f00 .cmp/eq 4, v0x600001f1b210_0, L_0x148060490;
L_0x600001c00fa0 .cmp/eq 4, v0x600001f1b210_0, L_0x1480604d8;
L_0x600001c01040 .cmp/eq 4, v0x600001f1b210_0, L_0x148060520;
L_0x600001c010e0 .cmp/eq 4, v0x600001f1b210_0, L_0x148060568;
L_0x600001c01180 .cmp/eq 4, v0x600001f1b210_0, L_0x1480605b0;
L_0x600001c01220 .cmp/eq 4, v0x600001f1b210_0, L_0x1480605f8;
L_0x600001c012c0 .cmp/eq 4, v0x600001f1b210_0, L_0x148060640;
L_0x600001c01360 .cmp/eq 4, v0x600001f1b210_0, L_0x148060688;
L_0x600001c01400 .cmp/eq 4, v0x600001f1b210_0, L_0x1480606d0;
L_0x600001c014a0 .cmp/eq 4, v0x600001f1b210_0, L_0x148060718;
L_0x600001c01540 .reduce/nor v0x600001f19dd0_0;
L_0x600001c01680 .cmp/eq 4, v0x600001f1b210_0, L_0x148060760;
S_0x134605440 .scope module, "u_clk_rst" "clock_reset_mgr" 4 166, 6 25 0, S_0x134604aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_ref";
    .port_info 1 /INPUT 1 "rst_ext_n";
    .port_info 2 /OUTPUT 1 "clk_sys";
    .port_info 3 /OUTPUT 1 "clk_usb";
    .port_info 4 /OUTPUT 1 "clk_disk";
    .port_info 5 /OUTPUT 1 "rst_sys_n";
    .port_info 6 /OUTPUT 1 "rst_usb_n";
    .port_info 7 /OUTPUT 1 "rst_disk_n";
    .port_info 8 /INPUT 1 "rst_debug_n";
    .port_info 9 /OUTPUT 1 "rst_dbg_sync_n";
    .port_info 10 /OUTPUT 1 "pll_locked";
    .port_info 11 /INPUT 1 "wdt_kick";
    .port_info 12 /OUTPUT 1 "wdt_reset";
P_0x600003800780 .param/l "WATCHDOG_CYCLES" 0 6 26, +C4<00000101111101011110000100000000>;
L_0x6000006102a0 .functor BUFZ 1, v0x600001f1b960_0, C4<0>, C4<0>, C4<0>;
L_0x600000610310 .functor BUFZ 1, v0x600001f1b690_0, C4<0>, C4<0>, C4<0>;
L_0x6000006103f0 .functor NOT 1, v0x600001f1c360_0, C4<0>, C4<0>, C4<0>;
L_0x600000610460 .functor AND 1, L_0x600001c00280, L_0x6000006103f0, C4<1>, C4<1>;
L_0x6000006104d0 .functor NOT 1, v0x600001f1c360_0, C4<0>, C4<0>, C4<0>;
L_0x600000610540 .functor AND 1, L_0x600001c00320, L_0x6000006104d0, C4<1>, C4<1>;
L_0x6000006105b0 .functor NOT 1, v0x600001f1c360_0, C4<0>, C4<0>, C4<0>;
L_0x600000610620 .functor AND 1, L_0x600001c003c0, L_0x6000006105b0, C4<1>, C4<1>;
v0x600001f1b2a0_0 .net *"_ivl_10", 0 0, L_0x6000006103f0;  1 drivers
v0x600001f1b330_0 .net *"_ivl_15", 0 0, L_0x600001c00320;  1 drivers
v0x600001f1b3c0_0 .net *"_ivl_16", 0 0, L_0x6000006104d0;  1 drivers
v0x600001f1b450_0 .net *"_ivl_21", 0 0, L_0x600001c003c0;  1 drivers
v0x600001f1b4e0_0 .net *"_ivl_22", 0 0, L_0x6000006105b0;  1 drivers
v0x600001f1b570_0 .net *"_ivl_9", 0 0, L_0x600001c00280;  1 drivers
v0x600001f1b600_0 .net "clk_disk", 0 0, L_0x600000610310;  alias, 1 drivers
v0x600001f1b690_0 .var "clk_disk_reg", 0 0;
v0x600001f1b720_0 .net "clk_ref", 0 0, v0x600001f16760_0;  alias, 1 drivers
v0x600001f1b7b0_0 .net "clk_sys", 0 0, v0x600001f1b840_0;  alias, 1 drivers
v0x600001f1b840_0 .var "clk_sys_reg", 0 0;
v0x600001f1b8d0_0 .net "clk_usb", 0 0, L_0x6000006102a0;  alias, 1 drivers
v0x600001f1b960_0 .var "clk_usb_reg", 0 0;
v0x600001f1b9f0_0 .var "lock_counter", 7 0;
v0x600001f1ba80_0 .net "pll_locked", 0 0, v0x600001f1bb10_0;  alias, 1 drivers
v0x600001f1bb10_0 .var "pll_locked_reg", 0 0;
v0x600001f1bba0_0 .var "rst_dbg_sync", 2 0;
v0x600001f1bc30_0 .net "rst_dbg_sync_n", 0 0, L_0x600001c00460;  1 drivers
v0x600001f1bcc0_0 .net "rst_debug_n", 0 0, v0x600001f170f0_0;  alias, 1 drivers
v0x600001f1bd50_0 .net "rst_disk_n", 0 0, L_0x600000610620;  1 drivers
v0x600001f1bde0_0 .var "rst_disk_sync", 2 0;
v0x600001f1be70_0 .net "rst_ext_n", 0 0, v0x600001f16c70_0;  alias, 1 drivers
v0x600001f1bf00_0 .net "rst_sys_n", 0 0, L_0x600000610460;  alias, 1 drivers
v0x600001f1c000_0 .var "rst_sys_sync", 2 0;
v0x600001f1c090_0 .net "rst_usb_n", 0 0, L_0x600000610540;  1 drivers
v0x600001f1c120_0 .var "rst_usb_sync", 2 0;
v0x600001f1c1b0_0 .var "sys_div", 1 0;
v0x600001f1c240_0 .var "usb_div", 2 0;
v0x600001f1c2d0_0 .var "wdt_counter", 31 0;
v0x600001f1c360_0 .var "wdt_expired", 0 0;
L_0x148060208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001f1c3f0_0 .net "wdt_kick", 0 0, L_0x148060208;  1 drivers
v0x600001f1c480_0 .net "wdt_reset", 0 0, v0x600001f1c360_0;  1 drivers
E_0x600003800800/0 .event negedge, v0x600001f1be70_0;
E_0x600003800800/1 .event posedge, v0x600001f19830_0;
E_0x600003800800 .event/or E_0x600003800800/0, E_0x600003800800/1;
E_0x600003800840/0 .event negedge, v0x600001f1bcc0_0;
E_0x600003800840/1 .event posedge, v0x600001f19830_0;
E_0x600003800840 .event/or E_0x600003800840/0, E_0x600003800840/1;
E_0x600003800880/0 .event negedge, v0x600001f1be70_0;
E_0x600003800880/1 .event posedge, v0x600001f1b600_0;
E_0x600003800880 .event/or E_0x600003800880/0, E_0x600003800880/1;
E_0x6000038008c0/0 .event negedge, v0x600001f1be70_0;
E_0x6000038008c0/1 .event posedge, v0x600001f1b8d0_0;
E_0x6000038008c0 .event/or E_0x6000038008c0/0, E_0x6000038008c0/1;
E_0x600003800900/0 .event negedge, v0x600001f1be70_0;
E_0x600003800900/1 .event posedge, v0x600001f1b720_0;
E_0x600003800900 .event/or E_0x600003800900/0, E_0x600003800900/1;
L_0x600001c00280 .part v0x600001f1c000_0, 2, 1;
L_0x600001c00320 .part v0x600001f1c120_0, 2, 1;
L_0x600001c003c0 .part v0x600001f1bde0_0, 2, 1;
L_0x600001c00460 .part v0x600001f1bba0_0, 2, 1;
S_0x1346055b0 .scope module, "u_disk" "disk_controller" 4 353, 7 25 0, S_0x134604aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 32 "dma_addr";
    .port_info 9 /OUTPUT 32 "dma_wdata";
    .port_info 10 /OUTPUT 1 "dma_write";
    .port_info 11 /INPUT 1 "dma_ready";
    .port_info 12 /INPUT 1 "flux_in";
    .port_info 13 /INPUT 1 "index_in";
    .port_info 14 /OUTPUT 1 "motor_on";
    .port_info 15 /OUTPUT 1 "head_sel";
    .port_info 16 /OUTPUT 1 "dir";
    .port_info 17 /OUTPUT 1 "step";
P_0x134605720 .param/l "REG_CONTROL" 1 7 57, C4<00000100>;
P_0x134605760 .param/l "REG_DMA_ADDR" 1 7 58, C4<00001000>;
P_0x1346057a0 .param/l "REG_DMA_LEN" 1 7 59, C4<00001100>;
P_0x1346057e0 .param/l "REG_FLUX_CNT" 1 7 62, C4<00011000>;
P_0x134605820 .param/l "REG_INDEX_CNT" 1 7 60, C4<00010000>;
P_0x134605860 .param/l "REG_RPM" 1 7 61, C4<00010100>;
P_0x1346058a0 .param/l "REG_STATUS" 1 7 56, C4<00000000>;
v0x600001f1c5a0_0 .net "addr", 7 0, L_0x600001c00c80;  alias, 1 drivers
v0x600001f1c630_0 .var "capturing", 0 0;
v0x600001f1c6c0_0 .net "clk", 0 0, v0x600001f1b840_0;  alias, 1 drivers
v0x600001f1c750_0 .var "control_reg", 31 0;
v0x600001f1c7e0_0 .var "dir", 0 0;
v0x600001f1c870_0 .var "dma_addr", 31 0;
v0x600001f1c900_0 .var "dma_base", 31 0;
v0x600001f1c990_0 .var "dma_busy", 0 0;
v0x600001f1ca20_0 .var "dma_len", 31 0;
v0x600001f1cab0_0 .var "dma_offset", 31 0;
L_0x1480609e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001f1cb40_0 .net "dma_ready", 0 0, L_0x1480609e8;  1 drivers
v0x600001f1cbd0_0 .var "dma_wdata", 31 0;
v0x600001f1cc60_0 .var "dma_write", 0 0;
v0x600001f1ccf0 .array "flux_buffer", 15 0, 31 0;
v0x600001f1cd80_0 .var "flux_counter", 31 0;
v0x600001f1ce10_0 .net "flux_in", 0 0, v0x600001f16910_0;  alias, 1 drivers
v0x600001f1cea0_0 .var "flux_prev", 0 0;
v0x600001f1cf30_0 .var "flux_rd_ptr", 3 0;
v0x600001f1cfc0_0 .var "flux_timer", 31 0;
v0x600001f1d050_0 .var "flux_wr_ptr", 3 0;
v0x600001f1d0e0_0 .var "head_sel", 0 0;
v0x600001f1d170_0 .var "index_counter", 31 0;
v0x600001f1d200_0 .net "index_in", 0 0, v0x600001f16a30_0;  alias, 1 drivers
v0x600001f1d290_0 .var "index_prev", 0 0;
v0x600001f1d320_0 .var "index_sticky", 0 0;
v0x600001f1d3b0_0 .var "last_rpm_timer", 31 0;
v0x600001f1d440_0 .var "motor_on", 0 0;
v0x600001f1d4d0_0 .var "overflow", 0 0;
v0x600001f1d560_0 .var "rdata", 31 0;
v0x600001f1d5f0_0 .net "read", 0 0, L_0x600000610c40;  alias, 1 drivers
v0x600001f1d680_0 .net "ready", 0 0, L_0x1480609a0;  alias, 1 drivers
v0x600001f1d710_0 .var "rpm_timer", 31 0;
v0x600001f1d7a0_0 .var "rpm_value", 31 0;
v0x600001f1d830_0 .net "rst_n", 0 0, L_0x600000610460;  alias, 1 drivers
v0x600001f1d8c0_0 .var "step", 0 0;
v0x600001f1d950_0 .net "wdata", 31 0, L_0x6000006108c0;  alias, 1 drivers
v0x600001f1d9e0_0 .net "write", 0 0, L_0x600000610d20;  alias, 1 drivers
E_0x600003800b00/0 .event negedge, v0x600001f19e60_0;
E_0x600003800b00/1 .event posedge, v0x600001f19830_0;
E_0x600003800b00 .event/or E_0x600003800b00/0, E_0x600003800b00/1;
E_0x600003800b40/0 .event anyedge, v0x600001f1a7f0_0, v0x600001f1d4d0_0, v0x600001f1d320_0, v0x600001f1c990_0;
E_0x600003800b40/1 .event anyedge, v0x600001f1c630_0, v0x600001f1c750_0, v0x600001f1c900_0, v0x600001f1ca20_0;
E_0x600003800b40/2 .event anyedge, v0x600001f1d170_0, v0x600001f1d7a0_0, v0x600001f1cd80_0;
E_0x600003800b40 .event/or E_0x600003800b40/0, E_0x600003800b40/1, E_0x600003800b40/2;
S_0x134605c90 .scope module, "u_dm" "debug_module" 4 224, 8 17 0, S_0x134604aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 7 "dmi_addr";
    .port_info 3 /INPUT 32 "dmi_wdata";
    .port_info 4 /INPUT 2 "dmi_op";
    .port_info 5 /INPUT 1 "dmi_req";
    .port_info 6 /OUTPUT 32 "dmi_rdata";
    .port_info 7 /OUTPUT 2 "dmi_resp";
    .port_info 8 /OUTPUT 1 "dmi_ack";
    .port_info 9 /OUTPUT 32 "sbaddr";
    .port_info 10 /OUTPUT 32 "sbdata_o";
    .port_info 11 /INPUT 32 "sbdata_i";
    .port_info 12 /OUTPUT 3 "sbsize";
    .port_info 13 /OUTPUT 1 "sbread";
    .port_info 14 /OUTPUT 1 "sbwrite";
    .port_info 15 /INPUT 1 "sbbusy";
    .port_info 16 /INPUT 1 "sberror";
P_0x134605e00 .param/l "DMI_ABSTRACTCS" 1 8 48, C4<0010110>;
P_0x134605e40 .param/l "DMI_DMCONTROL" 1 8 45, C4<0010000>;
P_0x134605e80 .param/l "DMI_DMSTATUS" 1 8 46, C4<0010001>;
P_0x134605ec0 .param/l "DMI_HARTINFO" 1 8 47, C4<0010010>;
P_0x134605f00 .param/l "DMI_SBADDRESS0" 1 8 50, C4<0111001>;
P_0x134605f40 .param/l "DMI_SBCS" 1 8 49, C4<0111000>;
P_0x134605f80 .param/l "DMI_SBDATA0" 1 8 51, C4<0111100>;
P_0x134605fc0 .param/l "SB_IDLE" 1 8 72, C4<00>;
P_0x134606000 .param/l "SB_READ" 1 8 73, C4<01>;
P_0x134606040 .param/l "SB_WAIT" 1 8 75, C4<11>;
P_0x134606080 .param/l "SB_WRITE" 1 8 74, C4<10>;
v0x600001f1db00_0 .net "clk", 0 0, v0x600001f1b840_0;  alias, 1 drivers
v0x600001f1db90_0 .var "dmactive", 0 0;
v0x600001f1dc20_0 .var "dmi_ack", 0 0;
v0x600001f1dcb0_0 .net "dmi_addr", 6 0, v0x600001f1eb50_0;  alias, 1 drivers
v0x600001f1dd40_0 .net "dmi_op", 1 0, v0x600001f1ebe0_0;  alias, 1 drivers
v0x600001f1ddd0_0 .var "dmi_rdata", 31 0;
v0x600001f1de60_0 .net "dmi_req", 0 0, v0x600001f1ed00_0;  alias, 1 drivers
v0x600001f1def0_0 .var "dmi_resp", 1 0;
v0x600001f1df80_0 .net "dmi_wdata", 31 0, v0x600001f1ef40_0;  alias, 1 drivers
v0x600001f1e010_0 .var "haltreq", 0 0;
v0x600001f1e0a0_0 .var "ndmreset", 0 0;
v0x600001f1e130_0 .net "rst_n", 0 0, L_0x600000610460;  alias, 1 drivers
v0x600001f1e1c0_0 .var "sb_rdata_latch", 31 0;
v0x600001f1e250_0 .var "sb_read_pending", 0 0;
v0x600001f1e2e0_0 .var "sb_state", 1 0;
v0x600001f1e370_0 .var "sbaccess", 2 0;
v0x600001f1e400_0 .var "sbaddr", 31 0;
v0x600001f1e490_0 .var "sbautoincrement", 0 0;
v0x600001f1e520_0 .net "sbbusy", 0 0, L_0x600000610fc0;  alias, 1 drivers
v0x600001f1e5b0_0 .net "sbdata_i", 31 0, L_0x600000610ee0;  alias, 1 drivers
v0x600001f1e640_0 .var "sbdata_o", 31 0;
v0x600001f1e6d0_0 .net "sberror", 0 0, L_0x6000006110a0;  alias, 1 drivers
v0x600001f1e760_0 .var "sberror_reg", 2 0;
v0x600001f1e7f0_0 .var "sbread", 0 0;
v0x600001f1e880_0 .var "sbreadonaddr", 0 0;
v0x600001f1e910_0 .var "sbreadondata", 0 0;
v0x600001f1e9a0_0 .var "sbsize", 2 0;
v0x600001f1ea30_0 .var "sbwrite", 0 0;
E_0x600003800ec0/0 .event anyedge, v0x600001f1dcb0_0, v0x600001f1e0a0_0, v0x600001f1db90_0, v0x600001f1e2e0_0;
E_0x600003800ec0/1 .event anyedge, v0x600001f1e760_0, v0x600001f1e910_0, v0x600001f1e880_0, v0x600001f1e490_0;
E_0x600003800ec0/2 .event anyedge, v0x600001f1e370_0, v0x600001f198c0_0, v0x600001f1e1c0_0;
E_0x600003800ec0 .event/or E_0x600003800ec0/0, E_0x600003800ec0/1, E_0x600003800ec0/2;
S_0x134606260 .scope module, "u_dtm" "jtag_dtm" 4 203, 9 16 0, S_0x134604aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tck";
    .port_info 1 /INPUT 1 "trst_n";
    .port_info 2 /INPUT 5 "ir_value";
    .port_info 3 /INPUT 1 "dr_capture";
    .port_info 4 /INPUT 1 "dr_shift";
    .port_info 5 /INPUT 1 "dr_update";
    .port_info 6 /INPUT 1 "tdi";
    .port_info 7 /OUTPUT 1 "tdo";
    .port_info 8 /OUTPUT 7 "dmi_addr";
    .port_info 9 /OUTPUT 32 "dmi_wdata";
    .port_info 10 /OUTPUT 2 "dmi_op";
    .port_info 11 /OUTPUT 1 "dmi_req";
    .port_info 12 /INPUT 32 "dmi_rdata";
    .port_info 13 /INPUT 2 "dmi_resp";
    .port_info 14 /INPUT 1 "dmi_ack";
P_0x600001104200 .param/l "ABITS" 0 9 17, +C4<00000000000000000000000000000111>;
P_0x600001104240 .param/l "IDLE_CYCLES" 0 9 18, +C4<00000000000000000000000000000001>;
P_0x600001104280 .param/l "IR_DMI" 1 9 41, C4<10001>;
P_0x6000011042c0 .param/l "IR_DTMCS" 1 9 41, C4<10000>;
v0x600001f1c510_0 .net "dmi_ack", 0 0, v0x600001f1dc20_0;  alias, 1 drivers
v0x600001f1eb50_0 .var "dmi_addr", 6 0;
v0x600001f1ebe0_0 .var "dmi_op", 1 0;
v0x600001f1ec70_0 .net "dmi_rdata", 31 0, v0x600001f1ddd0_0;  alias, 1 drivers
v0x600001f1ed00_0 .var "dmi_req", 0 0;
v0x600001f1ed90_0 .net "dmi_resp", 1 0, v0x600001f1def0_0;  alias, 1 drivers
v0x600001f1ee20_0 .var "dmi_shift", 40 0;
v0x600001f1eeb0_0 .var "dmi_status", 1 0;
v0x600001f1ef40_0 .var "dmi_wdata", 31 0;
v0x600001f1efd0_0 .net "dr_capture", 0 0, L_0x600001c008c0;  alias, 1 drivers
v0x600001f1f060_0 .net "dr_shift", 0 0, L_0x600001c00960;  alias, 1 drivers
v0x600001f1f0f0_0 .net "dr_update", 0 0, L_0x600001c00a00;  alias, 1 drivers
v0x600001f1f180_0 .var "dtmcs_shift", 31 0;
v0x600001f1f210_0 .net "ir_value", 4 0, L_0x600000610700;  alias, 1 drivers
v0x600001f1f2a0_0 .net "tck", 0 0, v0x600001f16e20_0;  alias, 1 drivers
v0x600001f1f330_0 .net "tdi", 0 0, v0x600001f16eb0_0;  alias, 1 drivers
v0x600001f1f3c0_0 .var "tdo", 0 0;
v0x600001f1f450_0 .net "trst_n", 0 0, v0x600001f170f0_0;  alias, 1 drivers
E_0x600003801040/0 .event negedge, v0x600001f1bcc0_0;
E_0x600003801040/1 .event posedge, v0x600001f1f2a0_0;
E_0x600003801040 .event/or E_0x600003801040/0, E_0x600003801040/1;
E_0x600003801080 .event negedge, v0x600001f1f2a0_0;
S_0x134606540 .scope module, "u_sigtap" "signal_tap" 4 396, 10 29 0, S_0x134604aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INPUT 32 "probes";
P_0x145809c00 .param/l "BUFFER_DEPTH" 0 10 30, +C4<00000000000000000000000100000000>;
P_0x145809c40 .param/l "PROBE_WIDTH" 0 10 31, +C4<00000000000000000000000000100000>;
P_0x145809c80 .param/l "REG_BUF_ADDR" 1 10 58, C4<00011000>;
P_0x145809cc0 .param/l "REG_BUF_DATA" 1 10 59, C4<00011100>;
P_0x145809d00 .param/l "REG_CONTROL" 1 10 54, C4<00001000>;
P_0x145809d40 .param/l "REG_DEPTH" 1 10 60, C4<00100000>;
P_0x145809d80 .param/l "REG_ID" 1 10 52, C4<00000000>;
P_0x145809dc0 .param/l "REG_POSITION" 1 10 61, C4<00100100>;
P_0x145809e00 .param/l "REG_PROBE_SEL" 1 10 57, C4<00010100>;
P_0x145809e40 .param/l "REG_STATUS" 1 10 53, C4<00000100>;
P_0x145809e80 .param/l "REG_TRIGGER" 1 10 55, C4<00001100>;
P_0x145809ec0 .param/l "REG_TRIG_MASK" 1 10 56, C4<00010000>;
P_0x145809f00 .param/l "ST_ARMED" 1 10 77, C4<01>;
P_0x145809f40 .param/l "ST_CAPTURING" 1 10 78, C4<10>;
P_0x145809f80 .param/l "ST_DONE" 1 10 79, C4<11>;
P_0x145809fc0 .param/l "ST_IDLE" 1 10 76, C4<00>;
L_0x6000006112d0 .functor AND 32, L_0x600001c001e0, v0x600001f1fe70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x600000611340 .functor AND 32, v0x600001f10090_0, v0x600001f1fe70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x600001f1f4e0_0 .net *"_ivl_2", 31 0, L_0x6000006112d0;  1 drivers
v0x600001f1f570_0 .net *"_ivl_4", 31 0, L_0x600000611340;  1 drivers
v0x600001f1f600_0 .net "addr", 7 0, L_0x600001c00dc0;  alias, 1 drivers
v0x600001f1f690_0 .var "buf_addr", 31 0;
v0x600001f1f720 .array "buffer", 255 0, 31 0;
v0x600001f1f7b0_0 .var "capture_depth", 31 0;
v0x600001f1f840_0 .net "clk", 0 0, v0x600001f1b840_0;  alias, 1 drivers
v0x600001f1f8d0_0 .var "control_reg", 31 0;
v0x600001f1f960_0 .var/i "i", 31 0;
v0x600001f1f9f0_0 .var "probe_sel", 31 0;
v0x600001f1fa80_0 .net "probes", 31 0, L_0x600001c001e0;  alias, 1 drivers
v0x600001f1fb10_0 .var "rdata", 31 0;
v0x600001f1fba0_0 .net "read", 0 0, L_0x600000610e70;  alias, 1 drivers
v0x600001f1fc30_0 .net "ready", 0 0, L_0x148060a78;  alias, 1 drivers
v0x600001f1fcc0_0 .net "rst_n", 0 0, L_0x600000610460;  alias, 1 drivers
v0x600001f1fd50_0 .var "samples_after_trig", 31 0;
v0x600001f1fde0_0 .var "state", 1 0;
v0x600001f1fe70_0 .var "trigger_mask", 31 0;
v0x600001f1ff00_0 .net "trigger_match", 0 0, L_0x600001c01c20;  1 drivers
v0x600001f10000_0 .var "trigger_pos", 7 0;
v0x600001f10090_0 .var "trigger_val", 31 0;
v0x600001f10120_0 .var "triggered", 0 0;
v0x600001f101b0_0 .net "wdata", 31 0, L_0x6000006109a0;  alias, 1 drivers
v0x600001f10240_0 .var "wr_ptr", 7 0;
v0x600001f102d0_0 .net "write", 0 0, L_0x600000610e00;  alias, 1 drivers
E_0x6000038014c0/0 .event anyedge, v0x600001f1aeb0_0, v0x600001f10120_0, v0x600001f1fde0_0, v0x600001f1f8d0_0;
E_0x6000038014c0/1 .event anyedge, v0x600001f10090_0, v0x600001f1fe70_0, v0x600001f1f9f0_0, v0x600001f1f690_0;
v0x600001f1f720_0 .array/port v0x600001f1f720, 0;
v0x600001f1f720_1 .array/port v0x600001f1f720, 1;
v0x600001f1f720_2 .array/port v0x600001f1f720, 2;
v0x600001f1f720_3 .array/port v0x600001f1f720, 3;
E_0x6000038014c0/2 .event anyedge, v0x600001f1f720_0, v0x600001f1f720_1, v0x600001f1f720_2, v0x600001f1f720_3;
v0x600001f1f720_4 .array/port v0x600001f1f720, 4;
v0x600001f1f720_5 .array/port v0x600001f1f720, 5;
v0x600001f1f720_6 .array/port v0x600001f1f720, 6;
v0x600001f1f720_7 .array/port v0x600001f1f720, 7;
E_0x6000038014c0/3 .event anyedge, v0x600001f1f720_4, v0x600001f1f720_5, v0x600001f1f720_6, v0x600001f1f720_7;
v0x600001f1f720_8 .array/port v0x600001f1f720, 8;
v0x600001f1f720_9 .array/port v0x600001f1f720, 9;
v0x600001f1f720_10 .array/port v0x600001f1f720, 10;
v0x600001f1f720_11 .array/port v0x600001f1f720, 11;
E_0x6000038014c0/4 .event anyedge, v0x600001f1f720_8, v0x600001f1f720_9, v0x600001f1f720_10, v0x600001f1f720_11;
v0x600001f1f720_12 .array/port v0x600001f1f720, 12;
v0x600001f1f720_13 .array/port v0x600001f1f720, 13;
v0x600001f1f720_14 .array/port v0x600001f1f720, 14;
v0x600001f1f720_15 .array/port v0x600001f1f720, 15;
E_0x6000038014c0/5 .event anyedge, v0x600001f1f720_12, v0x600001f1f720_13, v0x600001f1f720_14, v0x600001f1f720_15;
v0x600001f1f720_16 .array/port v0x600001f1f720, 16;
v0x600001f1f720_17 .array/port v0x600001f1f720, 17;
v0x600001f1f720_18 .array/port v0x600001f1f720, 18;
v0x600001f1f720_19 .array/port v0x600001f1f720, 19;
E_0x6000038014c0/6 .event anyedge, v0x600001f1f720_16, v0x600001f1f720_17, v0x600001f1f720_18, v0x600001f1f720_19;
v0x600001f1f720_20 .array/port v0x600001f1f720, 20;
v0x600001f1f720_21 .array/port v0x600001f1f720, 21;
v0x600001f1f720_22 .array/port v0x600001f1f720, 22;
v0x600001f1f720_23 .array/port v0x600001f1f720, 23;
E_0x6000038014c0/7 .event anyedge, v0x600001f1f720_20, v0x600001f1f720_21, v0x600001f1f720_22, v0x600001f1f720_23;
v0x600001f1f720_24 .array/port v0x600001f1f720, 24;
v0x600001f1f720_25 .array/port v0x600001f1f720, 25;
v0x600001f1f720_26 .array/port v0x600001f1f720, 26;
v0x600001f1f720_27 .array/port v0x600001f1f720, 27;
E_0x6000038014c0/8 .event anyedge, v0x600001f1f720_24, v0x600001f1f720_25, v0x600001f1f720_26, v0x600001f1f720_27;
v0x600001f1f720_28 .array/port v0x600001f1f720, 28;
v0x600001f1f720_29 .array/port v0x600001f1f720, 29;
v0x600001f1f720_30 .array/port v0x600001f1f720, 30;
v0x600001f1f720_31 .array/port v0x600001f1f720, 31;
E_0x6000038014c0/9 .event anyedge, v0x600001f1f720_28, v0x600001f1f720_29, v0x600001f1f720_30, v0x600001f1f720_31;
v0x600001f1f720_32 .array/port v0x600001f1f720, 32;
v0x600001f1f720_33 .array/port v0x600001f1f720, 33;
v0x600001f1f720_34 .array/port v0x600001f1f720, 34;
v0x600001f1f720_35 .array/port v0x600001f1f720, 35;
E_0x6000038014c0/10 .event anyedge, v0x600001f1f720_32, v0x600001f1f720_33, v0x600001f1f720_34, v0x600001f1f720_35;
v0x600001f1f720_36 .array/port v0x600001f1f720, 36;
v0x600001f1f720_37 .array/port v0x600001f1f720, 37;
v0x600001f1f720_38 .array/port v0x600001f1f720, 38;
v0x600001f1f720_39 .array/port v0x600001f1f720, 39;
E_0x6000038014c0/11 .event anyedge, v0x600001f1f720_36, v0x600001f1f720_37, v0x600001f1f720_38, v0x600001f1f720_39;
v0x600001f1f720_40 .array/port v0x600001f1f720, 40;
v0x600001f1f720_41 .array/port v0x600001f1f720, 41;
v0x600001f1f720_42 .array/port v0x600001f1f720, 42;
v0x600001f1f720_43 .array/port v0x600001f1f720, 43;
E_0x6000038014c0/12 .event anyedge, v0x600001f1f720_40, v0x600001f1f720_41, v0x600001f1f720_42, v0x600001f1f720_43;
v0x600001f1f720_44 .array/port v0x600001f1f720, 44;
v0x600001f1f720_45 .array/port v0x600001f1f720, 45;
v0x600001f1f720_46 .array/port v0x600001f1f720, 46;
v0x600001f1f720_47 .array/port v0x600001f1f720, 47;
E_0x6000038014c0/13 .event anyedge, v0x600001f1f720_44, v0x600001f1f720_45, v0x600001f1f720_46, v0x600001f1f720_47;
v0x600001f1f720_48 .array/port v0x600001f1f720, 48;
v0x600001f1f720_49 .array/port v0x600001f1f720, 49;
v0x600001f1f720_50 .array/port v0x600001f1f720, 50;
v0x600001f1f720_51 .array/port v0x600001f1f720, 51;
E_0x6000038014c0/14 .event anyedge, v0x600001f1f720_48, v0x600001f1f720_49, v0x600001f1f720_50, v0x600001f1f720_51;
v0x600001f1f720_52 .array/port v0x600001f1f720, 52;
v0x600001f1f720_53 .array/port v0x600001f1f720, 53;
v0x600001f1f720_54 .array/port v0x600001f1f720, 54;
v0x600001f1f720_55 .array/port v0x600001f1f720, 55;
E_0x6000038014c0/15 .event anyedge, v0x600001f1f720_52, v0x600001f1f720_53, v0x600001f1f720_54, v0x600001f1f720_55;
v0x600001f1f720_56 .array/port v0x600001f1f720, 56;
v0x600001f1f720_57 .array/port v0x600001f1f720, 57;
v0x600001f1f720_58 .array/port v0x600001f1f720, 58;
v0x600001f1f720_59 .array/port v0x600001f1f720, 59;
E_0x6000038014c0/16 .event anyedge, v0x600001f1f720_56, v0x600001f1f720_57, v0x600001f1f720_58, v0x600001f1f720_59;
v0x600001f1f720_60 .array/port v0x600001f1f720, 60;
v0x600001f1f720_61 .array/port v0x600001f1f720, 61;
v0x600001f1f720_62 .array/port v0x600001f1f720, 62;
v0x600001f1f720_63 .array/port v0x600001f1f720, 63;
E_0x6000038014c0/17 .event anyedge, v0x600001f1f720_60, v0x600001f1f720_61, v0x600001f1f720_62, v0x600001f1f720_63;
v0x600001f1f720_64 .array/port v0x600001f1f720, 64;
v0x600001f1f720_65 .array/port v0x600001f1f720, 65;
v0x600001f1f720_66 .array/port v0x600001f1f720, 66;
v0x600001f1f720_67 .array/port v0x600001f1f720, 67;
E_0x6000038014c0/18 .event anyedge, v0x600001f1f720_64, v0x600001f1f720_65, v0x600001f1f720_66, v0x600001f1f720_67;
v0x600001f1f720_68 .array/port v0x600001f1f720, 68;
v0x600001f1f720_69 .array/port v0x600001f1f720, 69;
v0x600001f1f720_70 .array/port v0x600001f1f720, 70;
v0x600001f1f720_71 .array/port v0x600001f1f720, 71;
E_0x6000038014c0/19 .event anyedge, v0x600001f1f720_68, v0x600001f1f720_69, v0x600001f1f720_70, v0x600001f1f720_71;
v0x600001f1f720_72 .array/port v0x600001f1f720, 72;
v0x600001f1f720_73 .array/port v0x600001f1f720, 73;
v0x600001f1f720_74 .array/port v0x600001f1f720, 74;
v0x600001f1f720_75 .array/port v0x600001f1f720, 75;
E_0x6000038014c0/20 .event anyedge, v0x600001f1f720_72, v0x600001f1f720_73, v0x600001f1f720_74, v0x600001f1f720_75;
v0x600001f1f720_76 .array/port v0x600001f1f720, 76;
v0x600001f1f720_77 .array/port v0x600001f1f720, 77;
v0x600001f1f720_78 .array/port v0x600001f1f720, 78;
v0x600001f1f720_79 .array/port v0x600001f1f720, 79;
E_0x6000038014c0/21 .event anyedge, v0x600001f1f720_76, v0x600001f1f720_77, v0x600001f1f720_78, v0x600001f1f720_79;
v0x600001f1f720_80 .array/port v0x600001f1f720, 80;
v0x600001f1f720_81 .array/port v0x600001f1f720, 81;
v0x600001f1f720_82 .array/port v0x600001f1f720, 82;
v0x600001f1f720_83 .array/port v0x600001f1f720, 83;
E_0x6000038014c0/22 .event anyedge, v0x600001f1f720_80, v0x600001f1f720_81, v0x600001f1f720_82, v0x600001f1f720_83;
v0x600001f1f720_84 .array/port v0x600001f1f720, 84;
v0x600001f1f720_85 .array/port v0x600001f1f720, 85;
v0x600001f1f720_86 .array/port v0x600001f1f720, 86;
v0x600001f1f720_87 .array/port v0x600001f1f720, 87;
E_0x6000038014c0/23 .event anyedge, v0x600001f1f720_84, v0x600001f1f720_85, v0x600001f1f720_86, v0x600001f1f720_87;
v0x600001f1f720_88 .array/port v0x600001f1f720, 88;
v0x600001f1f720_89 .array/port v0x600001f1f720, 89;
v0x600001f1f720_90 .array/port v0x600001f1f720, 90;
v0x600001f1f720_91 .array/port v0x600001f1f720, 91;
E_0x6000038014c0/24 .event anyedge, v0x600001f1f720_88, v0x600001f1f720_89, v0x600001f1f720_90, v0x600001f1f720_91;
v0x600001f1f720_92 .array/port v0x600001f1f720, 92;
v0x600001f1f720_93 .array/port v0x600001f1f720, 93;
v0x600001f1f720_94 .array/port v0x600001f1f720, 94;
v0x600001f1f720_95 .array/port v0x600001f1f720, 95;
E_0x6000038014c0/25 .event anyedge, v0x600001f1f720_92, v0x600001f1f720_93, v0x600001f1f720_94, v0x600001f1f720_95;
v0x600001f1f720_96 .array/port v0x600001f1f720, 96;
v0x600001f1f720_97 .array/port v0x600001f1f720, 97;
v0x600001f1f720_98 .array/port v0x600001f1f720, 98;
v0x600001f1f720_99 .array/port v0x600001f1f720, 99;
E_0x6000038014c0/26 .event anyedge, v0x600001f1f720_96, v0x600001f1f720_97, v0x600001f1f720_98, v0x600001f1f720_99;
v0x600001f1f720_100 .array/port v0x600001f1f720, 100;
v0x600001f1f720_101 .array/port v0x600001f1f720, 101;
v0x600001f1f720_102 .array/port v0x600001f1f720, 102;
v0x600001f1f720_103 .array/port v0x600001f1f720, 103;
E_0x6000038014c0/27 .event anyedge, v0x600001f1f720_100, v0x600001f1f720_101, v0x600001f1f720_102, v0x600001f1f720_103;
v0x600001f1f720_104 .array/port v0x600001f1f720, 104;
v0x600001f1f720_105 .array/port v0x600001f1f720, 105;
v0x600001f1f720_106 .array/port v0x600001f1f720, 106;
v0x600001f1f720_107 .array/port v0x600001f1f720, 107;
E_0x6000038014c0/28 .event anyedge, v0x600001f1f720_104, v0x600001f1f720_105, v0x600001f1f720_106, v0x600001f1f720_107;
v0x600001f1f720_108 .array/port v0x600001f1f720, 108;
v0x600001f1f720_109 .array/port v0x600001f1f720, 109;
v0x600001f1f720_110 .array/port v0x600001f1f720, 110;
v0x600001f1f720_111 .array/port v0x600001f1f720, 111;
E_0x6000038014c0/29 .event anyedge, v0x600001f1f720_108, v0x600001f1f720_109, v0x600001f1f720_110, v0x600001f1f720_111;
v0x600001f1f720_112 .array/port v0x600001f1f720, 112;
v0x600001f1f720_113 .array/port v0x600001f1f720, 113;
v0x600001f1f720_114 .array/port v0x600001f1f720, 114;
v0x600001f1f720_115 .array/port v0x600001f1f720, 115;
E_0x6000038014c0/30 .event anyedge, v0x600001f1f720_112, v0x600001f1f720_113, v0x600001f1f720_114, v0x600001f1f720_115;
v0x600001f1f720_116 .array/port v0x600001f1f720, 116;
v0x600001f1f720_117 .array/port v0x600001f1f720, 117;
v0x600001f1f720_118 .array/port v0x600001f1f720, 118;
v0x600001f1f720_119 .array/port v0x600001f1f720, 119;
E_0x6000038014c0/31 .event anyedge, v0x600001f1f720_116, v0x600001f1f720_117, v0x600001f1f720_118, v0x600001f1f720_119;
v0x600001f1f720_120 .array/port v0x600001f1f720, 120;
v0x600001f1f720_121 .array/port v0x600001f1f720, 121;
v0x600001f1f720_122 .array/port v0x600001f1f720, 122;
v0x600001f1f720_123 .array/port v0x600001f1f720, 123;
E_0x6000038014c0/32 .event anyedge, v0x600001f1f720_120, v0x600001f1f720_121, v0x600001f1f720_122, v0x600001f1f720_123;
v0x600001f1f720_124 .array/port v0x600001f1f720, 124;
v0x600001f1f720_125 .array/port v0x600001f1f720, 125;
v0x600001f1f720_126 .array/port v0x600001f1f720, 126;
v0x600001f1f720_127 .array/port v0x600001f1f720, 127;
E_0x6000038014c0/33 .event anyedge, v0x600001f1f720_124, v0x600001f1f720_125, v0x600001f1f720_126, v0x600001f1f720_127;
v0x600001f1f720_128 .array/port v0x600001f1f720, 128;
v0x600001f1f720_129 .array/port v0x600001f1f720, 129;
v0x600001f1f720_130 .array/port v0x600001f1f720, 130;
v0x600001f1f720_131 .array/port v0x600001f1f720, 131;
E_0x6000038014c0/34 .event anyedge, v0x600001f1f720_128, v0x600001f1f720_129, v0x600001f1f720_130, v0x600001f1f720_131;
v0x600001f1f720_132 .array/port v0x600001f1f720, 132;
v0x600001f1f720_133 .array/port v0x600001f1f720, 133;
v0x600001f1f720_134 .array/port v0x600001f1f720, 134;
v0x600001f1f720_135 .array/port v0x600001f1f720, 135;
E_0x6000038014c0/35 .event anyedge, v0x600001f1f720_132, v0x600001f1f720_133, v0x600001f1f720_134, v0x600001f1f720_135;
v0x600001f1f720_136 .array/port v0x600001f1f720, 136;
v0x600001f1f720_137 .array/port v0x600001f1f720, 137;
v0x600001f1f720_138 .array/port v0x600001f1f720, 138;
v0x600001f1f720_139 .array/port v0x600001f1f720, 139;
E_0x6000038014c0/36 .event anyedge, v0x600001f1f720_136, v0x600001f1f720_137, v0x600001f1f720_138, v0x600001f1f720_139;
v0x600001f1f720_140 .array/port v0x600001f1f720, 140;
v0x600001f1f720_141 .array/port v0x600001f1f720, 141;
v0x600001f1f720_142 .array/port v0x600001f1f720, 142;
v0x600001f1f720_143 .array/port v0x600001f1f720, 143;
E_0x6000038014c0/37 .event anyedge, v0x600001f1f720_140, v0x600001f1f720_141, v0x600001f1f720_142, v0x600001f1f720_143;
v0x600001f1f720_144 .array/port v0x600001f1f720, 144;
v0x600001f1f720_145 .array/port v0x600001f1f720, 145;
v0x600001f1f720_146 .array/port v0x600001f1f720, 146;
v0x600001f1f720_147 .array/port v0x600001f1f720, 147;
E_0x6000038014c0/38 .event anyedge, v0x600001f1f720_144, v0x600001f1f720_145, v0x600001f1f720_146, v0x600001f1f720_147;
v0x600001f1f720_148 .array/port v0x600001f1f720, 148;
v0x600001f1f720_149 .array/port v0x600001f1f720, 149;
v0x600001f1f720_150 .array/port v0x600001f1f720, 150;
v0x600001f1f720_151 .array/port v0x600001f1f720, 151;
E_0x6000038014c0/39 .event anyedge, v0x600001f1f720_148, v0x600001f1f720_149, v0x600001f1f720_150, v0x600001f1f720_151;
v0x600001f1f720_152 .array/port v0x600001f1f720, 152;
v0x600001f1f720_153 .array/port v0x600001f1f720, 153;
v0x600001f1f720_154 .array/port v0x600001f1f720, 154;
v0x600001f1f720_155 .array/port v0x600001f1f720, 155;
E_0x6000038014c0/40 .event anyedge, v0x600001f1f720_152, v0x600001f1f720_153, v0x600001f1f720_154, v0x600001f1f720_155;
v0x600001f1f720_156 .array/port v0x600001f1f720, 156;
v0x600001f1f720_157 .array/port v0x600001f1f720, 157;
v0x600001f1f720_158 .array/port v0x600001f1f720, 158;
v0x600001f1f720_159 .array/port v0x600001f1f720, 159;
E_0x6000038014c0/41 .event anyedge, v0x600001f1f720_156, v0x600001f1f720_157, v0x600001f1f720_158, v0x600001f1f720_159;
v0x600001f1f720_160 .array/port v0x600001f1f720, 160;
v0x600001f1f720_161 .array/port v0x600001f1f720, 161;
v0x600001f1f720_162 .array/port v0x600001f1f720, 162;
v0x600001f1f720_163 .array/port v0x600001f1f720, 163;
E_0x6000038014c0/42 .event anyedge, v0x600001f1f720_160, v0x600001f1f720_161, v0x600001f1f720_162, v0x600001f1f720_163;
v0x600001f1f720_164 .array/port v0x600001f1f720, 164;
v0x600001f1f720_165 .array/port v0x600001f1f720, 165;
v0x600001f1f720_166 .array/port v0x600001f1f720, 166;
v0x600001f1f720_167 .array/port v0x600001f1f720, 167;
E_0x6000038014c0/43 .event anyedge, v0x600001f1f720_164, v0x600001f1f720_165, v0x600001f1f720_166, v0x600001f1f720_167;
v0x600001f1f720_168 .array/port v0x600001f1f720, 168;
v0x600001f1f720_169 .array/port v0x600001f1f720, 169;
v0x600001f1f720_170 .array/port v0x600001f1f720, 170;
v0x600001f1f720_171 .array/port v0x600001f1f720, 171;
E_0x6000038014c0/44 .event anyedge, v0x600001f1f720_168, v0x600001f1f720_169, v0x600001f1f720_170, v0x600001f1f720_171;
v0x600001f1f720_172 .array/port v0x600001f1f720, 172;
v0x600001f1f720_173 .array/port v0x600001f1f720, 173;
v0x600001f1f720_174 .array/port v0x600001f1f720, 174;
v0x600001f1f720_175 .array/port v0x600001f1f720, 175;
E_0x6000038014c0/45 .event anyedge, v0x600001f1f720_172, v0x600001f1f720_173, v0x600001f1f720_174, v0x600001f1f720_175;
v0x600001f1f720_176 .array/port v0x600001f1f720, 176;
v0x600001f1f720_177 .array/port v0x600001f1f720, 177;
v0x600001f1f720_178 .array/port v0x600001f1f720, 178;
v0x600001f1f720_179 .array/port v0x600001f1f720, 179;
E_0x6000038014c0/46 .event anyedge, v0x600001f1f720_176, v0x600001f1f720_177, v0x600001f1f720_178, v0x600001f1f720_179;
v0x600001f1f720_180 .array/port v0x600001f1f720, 180;
v0x600001f1f720_181 .array/port v0x600001f1f720, 181;
v0x600001f1f720_182 .array/port v0x600001f1f720, 182;
v0x600001f1f720_183 .array/port v0x600001f1f720, 183;
E_0x6000038014c0/47 .event anyedge, v0x600001f1f720_180, v0x600001f1f720_181, v0x600001f1f720_182, v0x600001f1f720_183;
v0x600001f1f720_184 .array/port v0x600001f1f720, 184;
v0x600001f1f720_185 .array/port v0x600001f1f720, 185;
v0x600001f1f720_186 .array/port v0x600001f1f720, 186;
v0x600001f1f720_187 .array/port v0x600001f1f720, 187;
E_0x6000038014c0/48 .event anyedge, v0x600001f1f720_184, v0x600001f1f720_185, v0x600001f1f720_186, v0x600001f1f720_187;
v0x600001f1f720_188 .array/port v0x600001f1f720, 188;
v0x600001f1f720_189 .array/port v0x600001f1f720, 189;
v0x600001f1f720_190 .array/port v0x600001f1f720, 190;
v0x600001f1f720_191 .array/port v0x600001f1f720, 191;
E_0x6000038014c0/49 .event anyedge, v0x600001f1f720_188, v0x600001f1f720_189, v0x600001f1f720_190, v0x600001f1f720_191;
v0x600001f1f720_192 .array/port v0x600001f1f720, 192;
v0x600001f1f720_193 .array/port v0x600001f1f720, 193;
v0x600001f1f720_194 .array/port v0x600001f1f720, 194;
v0x600001f1f720_195 .array/port v0x600001f1f720, 195;
E_0x6000038014c0/50 .event anyedge, v0x600001f1f720_192, v0x600001f1f720_193, v0x600001f1f720_194, v0x600001f1f720_195;
v0x600001f1f720_196 .array/port v0x600001f1f720, 196;
v0x600001f1f720_197 .array/port v0x600001f1f720, 197;
v0x600001f1f720_198 .array/port v0x600001f1f720, 198;
v0x600001f1f720_199 .array/port v0x600001f1f720, 199;
E_0x6000038014c0/51 .event anyedge, v0x600001f1f720_196, v0x600001f1f720_197, v0x600001f1f720_198, v0x600001f1f720_199;
v0x600001f1f720_200 .array/port v0x600001f1f720, 200;
v0x600001f1f720_201 .array/port v0x600001f1f720, 201;
v0x600001f1f720_202 .array/port v0x600001f1f720, 202;
v0x600001f1f720_203 .array/port v0x600001f1f720, 203;
E_0x6000038014c0/52 .event anyedge, v0x600001f1f720_200, v0x600001f1f720_201, v0x600001f1f720_202, v0x600001f1f720_203;
v0x600001f1f720_204 .array/port v0x600001f1f720, 204;
v0x600001f1f720_205 .array/port v0x600001f1f720, 205;
v0x600001f1f720_206 .array/port v0x600001f1f720, 206;
v0x600001f1f720_207 .array/port v0x600001f1f720, 207;
E_0x6000038014c0/53 .event anyedge, v0x600001f1f720_204, v0x600001f1f720_205, v0x600001f1f720_206, v0x600001f1f720_207;
v0x600001f1f720_208 .array/port v0x600001f1f720, 208;
v0x600001f1f720_209 .array/port v0x600001f1f720, 209;
v0x600001f1f720_210 .array/port v0x600001f1f720, 210;
v0x600001f1f720_211 .array/port v0x600001f1f720, 211;
E_0x6000038014c0/54 .event anyedge, v0x600001f1f720_208, v0x600001f1f720_209, v0x600001f1f720_210, v0x600001f1f720_211;
v0x600001f1f720_212 .array/port v0x600001f1f720, 212;
v0x600001f1f720_213 .array/port v0x600001f1f720, 213;
v0x600001f1f720_214 .array/port v0x600001f1f720, 214;
v0x600001f1f720_215 .array/port v0x600001f1f720, 215;
E_0x6000038014c0/55 .event anyedge, v0x600001f1f720_212, v0x600001f1f720_213, v0x600001f1f720_214, v0x600001f1f720_215;
v0x600001f1f720_216 .array/port v0x600001f1f720, 216;
v0x600001f1f720_217 .array/port v0x600001f1f720, 217;
v0x600001f1f720_218 .array/port v0x600001f1f720, 218;
v0x600001f1f720_219 .array/port v0x600001f1f720, 219;
E_0x6000038014c0/56 .event anyedge, v0x600001f1f720_216, v0x600001f1f720_217, v0x600001f1f720_218, v0x600001f1f720_219;
v0x600001f1f720_220 .array/port v0x600001f1f720, 220;
v0x600001f1f720_221 .array/port v0x600001f1f720, 221;
v0x600001f1f720_222 .array/port v0x600001f1f720, 222;
v0x600001f1f720_223 .array/port v0x600001f1f720, 223;
E_0x6000038014c0/57 .event anyedge, v0x600001f1f720_220, v0x600001f1f720_221, v0x600001f1f720_222, v0x600001f1f720_223;
v0x600001f1f720_224 .array/port v0x600001f1f720, 224;
v0x600001f1f720_225 .array/port v0x600001f1f720, 225;
v0x600001f1f720_226 .array/port v0x600001f1f720, 226;
v0x600001f1f720_227 .array/port v0x600001f1f720, 227;
E_0x6000038014c0/58 .event anyedge, v0x600001f1f720_224, v0x600001f1f720_225, v0x600001f1f720_226, v0x600001f1f720_227;
v0x600001f1f720_228 .array/port v0x600001f1f720, 228;
v0x600001f1f720_229 .array/port v0x600001f1f720, 229;
v0x600001f1f720_230 .array/port v0x600001f1f720, 230;
v0x600001f1f720_231 .array/port v0x600001f1f720, 231;
E_0x6000038014c0/59 .event anyedge, v0x600001f1f720_228, v0x600001f1f720_229, v0x600001f1f720_230, v0x600001f1f720_231;
v0x600001f1f720_232 .array/port v0x600001f1f720, 232;
v0x600001f1f720_233 .array/port v0x600001f1f720, 233;
v0x600001f1f720_234 .array/port v0x600001f1f720, 234;
v0x600001f1f720_235 .array/port v0x600001f1f720, 235;
E_0x6000038014c0/60 .event anyedge, v0x600001f1f720_232, v0x600001f1f720_233, v0x600001f1f720_234, v0x600001f1f720_235;
v0x600001f1f720_236 .array/port v0x600001f1f720, 236;
v0x600001f1f720_237 .array/port v0x600001f1f720, 237;
v0x600001f1f720_238 .array/port v0x600001f1f720, 238;
v0x600001f1f720_239 .array/port v0x600001f1f720, 239;
E_0x6000038014c0/61 .event anyedge, v0x600001f1f720_236, v0x600001f1f720_237, v0x600001f1f720_238, v0x600001f1f720_239;
v0x600001f1f720_240 .array/port v0x600001f1f720, 240;
v0x600001f1f720_241 .array/port v0x600001f1f720, 241;
v0x600001f1f720_242 .array/port v0x600001f1f720, 242;
v0x600001f1f720_243 .array/port v0x600001f1f720, 243;
E_0x6000038014c0/62 .event anyedge, v0x600001f1f720_240, v0x600001f1f720_241, v0x600001f1f720_242, v0x600001f1f720_243;
v0x600001f1f720_244 .array/port v0x600001f1f720, 244;
v0x600001f1f720_245 .array/port v0x600001f1f720, 245;
v0x600001f1f720_246 .array/port v0x600001f1f720, 246;
v0x600001f1f720_247 .array/port v0x600001f1f720, 247;
E_0x6000038014c0/63 .event anyedge, v0x600001f1f720_244, v0x600001f1f720_245, v0x600001f1f720_246, v0x600001f1f720_247;
v0x600001f1f720_248 .array/port v0x600001f1f720, 248;
v0x600001f1f720_249 .array/port v0x600001f1f720, 249;
v0x600001f1f720_250 .array/port v0x600001f1f720, 250;
v0x600001f1f720_251 .array/port v0x600001f1f720, 251;
E_0x6000038014c0/64 .event anyedge, v0x600001f1f720_248, v0x600001f1f720_249, v0x600001f1f720_250, v0x600001f1f720_251;
v0x600001f1f720_252 .array/port v0x600001f1f720, 252;
v0x600001f1f720_253 .array/port v0x600001f1f720, 253;
v0x600001f1f720_254 .array/port v0x600001f1f720, 254;
v0x600001f1f720_255 .array/port v0x600001f1f720, 255;
E_0x6000038014c0/65 .event anyedge, v0x600001f1f720_252, v0x600001f1f720_253, v0x600001f1f720_254, v0x600001f1f720_255;
E_0x6000038014c0/66 .event anyedge, v0x600001f1f7b0_0, v0x600001f10000_0;
E_0x6000038014c0 .event/or E_0x6000038014c0/0, E_0x6000038014c0/1, E_0x6000038014c0/2, E_0x6000038014c0/3, E_0x6000038014c0/4, E_0x6000038014c0/5, E_0x6000038014c0/6, E_0x6000038014c0/7, E_0x6000038014c0/8, E_0x6000038014c0/9, E_0x6000038014c0/10, E_0x6000038014c0/11, E_0x6000038014c0/12, E_0x6000038014c0/13, E_0x6000038014c0/14, E_0x6000038014c0/15, E_0x6000038014c0/16, E_0x6000038014c0/17, E_0x6000038014c0/18, E_0x6000038014c0/19, E_0x6000038014c0/20, E_0x6000038014c0/21, E_0x6000038014c0/22, E_0x6000038014c0/23, E_0x6000038014c0/24, E_0x6000038014c0/25, E_0x6000038014c0/26, E_0x6000038014c0/27, E_0x6000038014c0/28, E_0x6000038014c0/29, E_0x6000038014c0/30, E_0x6000038014c0/31, E_0x6000038014c0/32, E_0x6000038014c0/33, E_0x6000038014c0/34, E_0x6000038014c0/35, E_0x6000038014c0/36, E_0x6000038014c0/37, E_0x6000038014c0/38, E_0x6000038014c0/39, E_0x6000038014c0/40, E_0x6000038014c0/41, E_0x6000038014c0/42, E_0x6000038014c0/43, E_0x6000038014c0/44, E_0x6000038014c0/45, E_0x6000038014c0/46, E_0x6000038014c0/47, E_0x6000038014c0/48, E_0x6000038014c0/49, E_0x6000038014c0/50, E_0x6000038014c0/51, E_0x6000038014c0/52, E_0x6000038014c0/53, E_0x6000038014c0/54, E_0x6000038014c0/55, E_0x6000038014c0/56, E_0x6000038014c0/57, E_0x6000038014c0/58, E_0x6000038014c0/59, E_0x6000038014c0/60, E_0x6000038014c0/61, E_0x6000038014c0/62, E_0x6000038014c0/63, E_0x6000038014c0/64, E_0x6000038014c0/65, E_0x6000038014c0/66;
L_0x600001c01c20 .cmp/eq 32, L_0x6000006112d0, L_0x600000611340;
S_0x1346066b0 .scope module, "u_tap" "jtag_tap_controller" 4 188, 11 36 0, S_0x134604aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tck";
    .port_info 1 /INPUT 1 "tms";
    .port_info 2 /INPUT 1 "tdi";
    .port_info 3 /OUTPUT 1 "tdo";
    .port_info 4 /INPUT 1 "trst_n";
    .port_info 5 /OUTPUT 5 "ir_value";
    .port_info 6 /OUTPUT 1 "ir_capture";
    .port_info 7 /OUTPUT 1 "ir_shift";
    .port_info 8 /OUTPUT 1 "ir_update";
    .port_info 9 /INPUT 64 "dr_capture_data";
    .port_info 10 /INPUT 1 "dr_shift_in";
    .port_info 11 /OUTPUT 1 "dr_shift_out";
    .port_info 12 /OUTPUT 1 "dr_capture";
    .port_info 13 /OUTPUT 1 "dr_shift";
    .port_info 14 /OUTPUT 1 "dr_update";
    .port_info 15 /OUTPUT 7 "dr_length";
P_0x14580b200 .param/l "CAPTURE_DR" 1 11 77, C4<0011>;
P_0x14580b240 .param/l "CAPTURE_IR" 1 11 84, C4<1010>;
P_0x14580b280 .param/l "EXIT1_DR" 1 11 79, C4<0101>;
P_0x14580b2c0 .param/l "EXIT1_IR" 1 11 86, C4<1100>;
P_0x14580b300 .param/l "EXIT2_DR" 1 11 81, C4<0111>;
P_0x14580b340 .param/l "EXIT2_IR" 1 11 88, C4<1110>;
P_0x14580b380 .param/l "IDCODE" 0 11 37, C4<11111011000000010000000000000001>;
P_0x14580b3c0 .param/l "IR_BYPASS" 1 11 99, C4<11111>;
P_0x14580b400 .param/l "IR_CAPS" 1 11 109, C4<01000>;
P_0x14580b440 .param/l "IR_DMI" 1 11 102, C4<10001>;
P_0x14580b480 .param/l "IR_DTMCS" 1 11 101, C4<10000>;
P_0x14580b4c0 .param/l "IR_IDCODE" 1 11 100, C4<00001>;
P_0x14580b500 .param/l "IR_LENGTH" 0 11 38, +C4<00000000000000000000000000000101>;
P_0x14580b540 .param/l "IR_MEM_READ" 1 11 103, C4<00010>;
P_0x14580b580 .param/l "IR_MEM_WRITE" 1 11 104, C4<00011>;
P_0x14580b5c0 .param/l "IR_SIG_TAP" 1 11 105, C4<00100>;
P_0x14580b600 .param/l "IR_STATUS" 1 11 108, C4<00111>;
P_0x14580b640 .param/l "IR_TRACE_CTL" 1 11 106, C4<00101>;
P_0x14580b680 .param/l "IR_TRACE_DAT" 1 11 107, C4<00110>;
P_0x14580b6c0 .param/l "PAUSE_DR" 1 11 80, C4<0110>;
P_0x14580b700 .param/l "PAUSE_IR" 1 11 87, C4<1101>;
P_0x14580b740 .param/l "RUN_TEST_IDLE" 1 11 75, C4<0001>;
P_0x14580b780 .param/l "SELECT_DR_SCAN" 1 11 76, C4<0010>;
P_0x14580b7c0 .param/l "SELECT_IR_SCAN" 1 11 83, C4<1001>;
P_0x14580b800 .param/l "SHIFT_DR" 1 11 78, C4<0100>;
P_0x14580b840 .param/l "SHIFT_IR" 1 11 85, C4<1011>;
P_0x14580b880 .param/l "TEST_LOGIC_RESET" 1 11 74, C4<0000>;
P_0x14580b8c0 .param/l "UPDATE_DR" 1 11 82, C4<1000>;
P_0x14580b900 .param/l "UPDATE_IR" 1 11 89, C4<1111>;
L_0x600000610700 .functor BUFZ 5, v0x600001f10ea0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x600000610770 .functor BUFZ 7, v0x600001f10900_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x1480602e0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600001f10360_0 .net/2u *"_ivl_10", 3 0, L_0x1480602e0;  1 drivers
L_0x148060328 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x600001f103f0_0 .net/2u *"_ivl_16", 4 0, L_0x148060328;  1 drivers
v0x600001f10480_0 .net *"_ivl_18", 0 0, L_0x600001c006e0;  1 drivers
L_0x148060250 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x600001f10510_0 .net/2u *"_ivl_2", 3 0, L_0x148060250;  1 drivers
v0x600001f105a0_0 .net *"_ivl_21", 0 0, L_0x600001c00780;  1 drivers
L_0x148060370 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001f10630_0 .net/2u *"_ivl_24", 3 0, L_0x148060370;  1 drivers
L_0x1480603b8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x600001f106c0_0 .net/2u *"_ivl_28", 3 0, L_0x1480603b8;  1 drivers
L_0x148060400 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001f10750_0 .net/2u *"_ivl_32", 3 0, L_0x148060400;  1 drivers
L_0x148060298 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x600001f107e0_0 .net/2u *"_ivl_6", 3 0, L_0x148060298;  1 drivers
v0x600001f10870_0 .var "bypass_reg", 0 0;
v0x600001f10900_0 .var "current_dr_length", 6 0;
v0x600001f10990_0 .net "dr_capture", 0 0, L_0x600001c008c0;  alias, 1 drivers
o0x14801ebe0 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001f10a20_0 .net "dr_capture_data", 63 0, o0x14801ebe0;  0 drivers
v0x600001f10ab0_0 .net "dr_length", 6 0, L_0x600000610770;  1 drivers
v0x600001f10b40_0 .net "dr_shift", 0 0, L_0x600001c00960;  alias, 1 drivers
o0x14801ec40 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001f10bd0_0 .net "dr_shift_in", 0 0, o0x14801ec40;  0 drivers
v0x600001f10c60_0 .net "dr_shift_out", 0 0, L_0x600001c00820;  1 drivers
v0x600001f10cf0_0 .var "dr_shift_reg", 63 0;
v0x600001f10d80_0 .net "dr_update", 0 0, L_0x600001c00a00;  alias, 1 drivers
v0x600001f10e10_0 .net "ir_capture", 0 0, L_0x600001c00500;  1 drivers
v0x600001f10ea0_0 .var "ir_hold_reg", 4 0;
v0x600001f10f30_0 .net "ir_shift", 0 0, L_0x600001c005a0;  1 drivers
v0x600001f10fc0_0 .var "ir_shift_reg", 4 0;
v0x600001f11050_0 .net "ir_update", 0 0, L_0x600001c00640;  1 drivers
v0x600001f110e0_0 .net "ir_value", 4 0, L_0x600000610700;  alias, 1 drivers
v0x600001f11170_0 .var "next_state", 3 0;
v0x600001f11200_0 .var "state", 3 0;
v0x600001f11290_0 .net "tck", 0 0, v0x600001f16e20_0;  alias, 1 drivers
v0x600001f11320_0 .net "tdi", 0 0, v0x600001f16eb0_0;  alias, 1 drivers
v0x600001f113b0_0 .var "tdo", 0 0;
v0x600001f11440_0 .net "tms", 0 0, v0x600001f17060_0;  alias, 1 drivers
v0x600001f114d0_0 .net "trst_n", 0 0, v0x600001f170f0_0;  alias, 1 drivers
E_0x600003801bc0 .event posedge, v0x600001f1f2a0_0;
E_0x600003801c00 .event anyedge, v0x600001f10ea0_0;
E_0x600003801c40 .event anyedge, v0x600001f11200_0, v0x600001f11440_0;
L_0x600001c00500 .cmp/eq 4, v0x600001f11200_0, L_0x148060250;
L_0x600001c005a0 .cmp/eq 4, v0x600001f11200_0, L_0x148060298;
L_0x600001c00640 .cmp/eq 4, v0x600001f11200_0, L_0x1480602e0;
L_0x600001c006e0 .cmp/eq 5, v0x600001f10ea0_0, L_0x148060328;
L_0x600001c00780 .part v0x600001f10cf0_0, 0, 1;
L_0x600001c00820 .functor MUXZ 1, L_0x600001c00780, v0x600001f10870_0, L_0x600001c006e0, C4<>;
L_0x600001c008c0 .cmp/eq 4, v0x600001f11200_0, L_0x148060370;
L_0x600001c00960 .cmp/eq 4, v0x600001f11200_0, L_0x1480603b8;
L_0x600001c00a00 .cmp/eq 4, v0x600001f11200_0, L_0x148060400;
S_0x1346069a0 .scope module, "u_usb" "usb_controller" 4 377, 12 23 0, S_0x134604aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "usb_connected";
    .port_info 9 /OUTPUT 1 "usb_configured";
P_0x600001104600 .param/l "REG_CONTROL" 1 12 46, C4<00001000>;
P_0x600001104640 .param/l "REG_EP0" 1 12 47, C4<00001100>;
P_0x600001104680 .param/l "REG_ID" 1 12 44, C4<00000000>;
P_0x6000011046c0 .param/l "REG_STATUS" 1 12 45, C4<00000100>;
v0x600001f11560_0 .net "addr", 7 0, L_0x600001c00d20;  alias, 1 drivers
v0x600001f115f0_0 .net "clk", 0 0, v0x600001f1b840_0;  alias, 1 drivers
v0x600001f11680_0 .var "configured", 0 0;
v0x600001f11710_0 .var "connected", 0 0;
v0x600001f117a0_0 .var "control_reg", 31 0;
v0x600001f11830_0 .var "ep0_data", 31 0;
v0x600001f118c0_0 .var "rdata", 31 0;
v0x600001f11950_0 .net "read", 0 0, L_0x600000610d90;  alias, 1 drivers
v0x600001f119e0_0 .net "ready", 0 0, L_0x148060a30;  alias, 1 drivers
v0x600001f11a70_0 .net "rst_n", 0 0, L_0x600000610460;  alias, 1 drivers
v0x600001f11b00_0 .net "usb_configured", 0 0, v0x600001f11680_0;  alias, 1 drivers
v0x600001f11b90_0 .net "usb_connected", 0 0, v0x600001f11710_0;  alias, 1 drivers
v0x600001f11c20_0 .net "wdata", 31 0, L_0x600000610930;  alias, 1 drivers
v0x600001f11cb0_0 .net "write", 0 0, L_0x600000610cb0;  alias, 1 drivers
E_0x600003801dc0/0 .event anyedge, v0x600001f1ab50_0, v0x600001f11680_0, v0x600001f11710_0, v0x600001f117a0_0;
E_0x600003801dc0/1 .event anyedge, v0x600001f11830_0;
E_0x600003801dc0 .event/or E_0x600003801dc0/0, E_0x600003801dc0/1;
S_0x134606b10 .scope task, "goto_shift_dr" "goto_shift_dr" 3 60, 3 60 0, S_0x134604080;
 .timescale -9 -12;
TD_tb_system.goto_shift_dr ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %wait E_0x600003801080;
    %delay 1000, 0;
    %end;
S_0x134606c80 .scope task, "goto_shift_ir" "goto_shift_ir" 3 48, 3 48 0, S_0x134604080;
 .timescale -9 -12;
TD_tb_system.goto_shift_ir ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %end;
S_0x134606e70 .scope task, "jtag_clock" "jtag_clock" 3 26, 3 26 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f15a70_0 .var "tms_val", 0 0;
TD_tb_system.jtag_clock ;
    %load/vec4 v0x600001f15a70_0;
    %store/vec4 v0x600001f17060_0, 0, 1;
    %wait E_0x600003801bc0;
    %delay 1000, 0;
    %end;
S_0x134606fe0 .scope task, "jtag_mem_read" "jtag_mem_read" 2 124, 2 124 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f15b00_0 .var "addr", 31 0;
v0x600001f15b90_0 .var "data", 31 0;
TD_tb_system.jtag_mem_read ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0x600001f183f0_0, 0, 7;
    %pushi/vec4 1028, 0, 32;
    %store/vec4 v0x600001f18480_0, 0, 32;
    %fork TD_tb_system.dmi_reg_write, S_0x1346047c0;
    %join;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0x600001f183f0_0, 0, 7;
    %load/vec4 v0x600001f15b00_0;
    %store/vec4 v0x600001f18480_0, 0, 32;
    %fork TD_tb_system.dmi_reg_write, S_0x1346047c0;
    %join;
    %pushi/vec4 20, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x600001f181b0_0, 0, 7;
    %fork TD_tb_system.dmi_reg_read, S_0x134604650;
    %join;
    %load/vec4 v0x600001f18240_0;
    %store/vec4 v0x600001f15b90_0, 0, 32;
    %end;
S_0x134607150 .scope task, "jtag_mem_write" "jtag_mem_write" 2 135, 2 135 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f15c20_0 .var "addr", 31 0;
v0x600001f15cb0_0 .var "data", 31 0;
TD_tb_system.jtag_mem_write ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0x600001f183f0_0, 0, 7;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600001f18480_0, 0, 32;
    %fork TD_tb_system.dmi_reg_write, S_0x1346047c0;
    %join;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0x600001f183f0_0, 0, 7;
    %load/vec4 v0x600001f15c20_0;
    %store/vec4 v0x600001f18480_0, 0, 32;
    %fork TD_tb_system.dmi_reg_write, S_0x1346047c0;
    %join;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x600001f183f0_0, 0, 7;
    %load/vec4 v0x600001f15cb0_0;
    %store/vec4 v0x600001f18480_0, 0, 32;
    %fork TD_tb_system.dmi_reg_write, S_0x1346047c0;
    %join;
    %pushi/vec4 20, 0, 32;
T_8.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.7, 5;
    %jmp/1 T_8.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_8.6;
T_8.7 ;
    %pop/vec4 1;
    %end;
S_0x1346072c0 .scope task, "jtag_reset" "jtag_reset" 3 38, 3 38 0, S_0x134604080;
 .timescale -9 -12;
TD_tb_system.jtag_reset ;
    %pushi/vec4 6, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %end;
S_0x134607430 .scope task, "mem_read" "mem_read" 3 238, 3 238 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f15d40_0 .var "addr", 31 0;
v0x600001f15dd0_0 .var "data", 31 0;
TD_tb_system.mem_read ;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0x600001f18630_0, 0, 7;
    %load/vec4 v0x600001f15d40_0;
    %store/vec4 v0x600001f186c0_0, 0, 32;
    %fork TD_tb_system.dmi_write, S_0x134604930;
    %join;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x600001f00000_0, 0, 7;
    %fork TD_tb_system.dmi_read, S_0x1346041f0;
    %join;
    %load/vec4 v0x600001f18000_0;
    %store/vec4 v0x600001f15dd0_0, 0, 32;
    %end;
S_0x1346075a0 .scope task, "mem_write" "mem_write" 3 252, 3 252 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f15e60_0 .var "addr", 31 0;
v0x600001f15ef0_0 .var "data", 31 0;
TD_tb_system.mem_write ;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0x600001f18630_0, 0, 7;
    %load/vec4 v0x600001f15e60_0;
    %store/vec4 v0x600001f186c0_0, 0, 32;
    %fork TD_tb_system.dmi_write, S_0x134604930;
    %join;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x600001f18630_0, 0, 7;
    %load/vec4 v0x600001f15ef0_0;
    %store/vec4 v0x600001f186c0_0, 0, 32;
    %fork TD_tb_system.dmi_write, S_0x134604930;
    %join;
    %end;
S_0x134607710 .scope task, "read_idcode" "read_idcode" 3 191, 3 191 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f15f80_0 .var "idcode", 31 0;
TD_tb_system.read_idcode ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600001f165b0_0, 0, 5;
    %fork TD_tb_system.shift_ir, S_0x134607cd0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f16010_0, 0, 32;
    %fork TD_tb_system.shift_dr_32, S_0x134607880;
    %join;
    %load/vec4 v0x600001f160a0_0;
    %store/vec4 v0x600001f15f80_0, 0, 32;
    %end;
S_0x134607880 .scope task, "shift_dr_32" "shift_dr_32" 3 93, 3 93 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f16010_0 .var "data_in", 31 0;
v0x600001f160a0_0 .var "data_out", 31 0;
v0x600001f16130_0 .var/i "i", 31 0;
TD_tb_system.shift_dr_32 ;
    %fork TD_tb_system.goto_shift_dr, S_0x134606b10;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f160a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f16130_0, 0, 32;
T_13.10 ;
    %load/vec4 v0x600001f16130_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_13.11, 5;
    %load/vec4 v0x600001f16010_0;
    %load/vec4 v0x600001f16130_0;
    %part/s 1;
    %store/vec4 v0x600001f16eb0_0, 0, 1;
    %load/vec4 v0x600001f16f40_0;
    %ix/getv/s 4, v0x600001f16130_0;
    %store/vec4 v0x600001f160a0_0, 4, 1;
    %wait E_0x600003801bc0;
    %wait E_0x600003801080;
    %delay 1000, 0;
    %load/vec4 v0x600001f16130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16130_0, 0, 32;
    %jmp T_13.10;
T_13.11 ;
    %load/vec4 v0x600001f16010_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x600001f16eb0_0, 0, 1;
    %load/vec4 v0x600001f16f40_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f160a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f17060_0, 0, 1;
    %wait E_0x600003801bc0;
    %wait E_0x600003801080;
    %delay 1000, 0;
    %wait E_0x600003801bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f17060_0, 0, 1;
    %wait E_0x600003801bc0;
    %delay 1000, 0;
    %end;
S_0x1346079f0 .scope task, "shift_dr_41" "shift_dr_41" 3 126, 3 126 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f161c0_0 .var "data_in", 40 0;
v0x600001f16250_0 .var "data_out", 40 0;
v0x600001f162e0_0 .var/i "i", 31 0;
TD_tb_system.shift_dr_41 ;
    %fork TD_tb_system.goto_shift_dr, S_0x134606b10;
    %join;
    %pushi/vec4 0, 0, 41;
    %store/vec4 v0x600001f16250_0, 0, 41;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f162e0_0, 0, 32;
T_14.12 ;
    %load/vec4 v0x600001f162e0_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_14.13, 5;
    %load/vec4 v0x600001f161c0_0;
    %load/vec4 v0x600001f162e0_0;
    %part/s 1;
    %store/vec4 v0x600001f16eb0_0, 0, 1;
    %load/vec4 v0x600001f16f40_0;
    %ix/getv/s 4, v0x600001f162e0_0;
    %store/vec4 v0x600001f16250_0, 4, 1;
    %wait E_0x600003801bc0;
    %wait E_0x600003801080;
    %delay 1000, 0;
    %load/vec4 v0x600001f162e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f162e0_0, 0, 32;
    %jmp T_14.12;
T_14.13 ;
    %load/vec4 v0x600001f161c0_0;
    %parti/s 1, 40, 7;
    %store/vec4 v0x600001f16eb0_0, 0, 1;
    %load/vec4 v0x600001f16f40_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f16250_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f17060_0, 0, 1;
    %wait E_0x600003801bc0;
    %wait E_0x600003801080;
    %delay 1000, 0;
    %wait E_0x600003801bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f17060_0, 0, 1;
    %wait E_0x600003801bc0;
    %delay 1000, 0;
    %end;
S_0x134607b60 .scope task, "shift_dr_64" "shift_dr_64" 3 159, 3 159 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f16370_0 .var "data_in", 63 0;
v0x600001f16400_0 .var "data_out", 63 0;
v0x600001f16490_0 .var/i "i", 31 0;
TD_tb_system.shift_dr_64 ;
    %fork TD_tb_system.goto_shift_dr, S_0x134606b10;
    %join;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f16400_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f16490_0, 0, 32;
T_15.14 ;
    %load/vec4 v0x600001f16490_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_15.15, 5;
    %load/vec4 v0x600001f16370_0;
    %load/vec4 v0x600001f16490_0;
    %part/s 1;
    %store/vec4 v0x600001f16eb0_0, 0, 1;
    %load/vec4 v0x600001f16f40_0;
    %ix/getv/s 4, v0x600001f16490_0;
    %store/vec4 v0x600001f16400_0, 4, 1;
    %wait E_0x600003801bc0;
    %wait E_0x600003801080;
    %delay 1000, 0;
    %load/vec4 v0x600001f16490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16490_0, 0, 32;
    %jmp T_15.14;
T_15.15 ;
    %load/vec4 v0x600001f16370_0;
    %parti/s 1, 63, 7;
    %store/vec4 v0x600001f16eb0_0, 0, 1;
    %load/vec4 v0x600001f16f40_0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f16400_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f17060_0, 0, 1;
    %wait E_0x600003801bc0;
    %wait E_0x600003801080;
    %delay 1000, 0;
    %wait E_0x600003801bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f17060_0, 0, 1;
    %wait E_0x600003801bc0;
    %delay 1000, 0;
    %end;
S_0x134607cd0 .scope task, "shift_ir" "shift_ir" 3 73, 3 73 0, S_0x134604080;
 .timescale -9 -12;
v0x600001f16520_0 .var/i "i", 31 0;
v0x600001f165b0_0 .var "ir_data", 4 0;
TD_tb_system.shift_ir ;
    %fork TD_tb_system.goto_shift_ir, S_0x134606c80;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f16520_0, 0, 32;
T_16.16 ;
    %load/vec4 v0x600001f16520_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.17, 5;
    %load/vec4 v0x600001f165b0_0;
    %load/vec4 v0x600001f16520_0;
    %part/s 1;
    %store/vec4 v0x600001f16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %load/vec4 v0x600001f16520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16520_0, 0, 32;
    %jmp T_16.16;
T_16.17 ;
    %load/vec4 v0x600001f165b0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x600001f16eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f15a70_0, 0, 1;
    %fork TD_tb_system.jtag_clock, S_0x134606e70;
    %join;
    %end;
    .scope S_0x134605440;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f1b840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f1b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f1b690_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001f1c1b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001f1c240_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001f1b9f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f1bb10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001f1c000_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001f1c120_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001f1bde0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001f1bba0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f1c2d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f1c360_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x134605440;
T_18 ;
    %wait E_0x600003800900;
    %load/vec4 v0x600001f1be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1b840_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001f1c1b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001f1c1b0_0, 0;
    %load/vec4 v0x600001f1b840_0;
    %inv;
    %assign/vec4 v0x600001f1b840_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x134605440;
T_19 ;
    %wait E_0x600003800900;
    %load/vec4 v0x600001f1be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001f1c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1b960_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001f1c240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x600001f1b960_0;
    %inv;
    %assign/vec4 v0x600001f1b960_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001f1c240_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x600001f1c240_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x600001f1c240_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x134605440;
T_20 ;
    %wait E_0x600003800900;
    %load/vec4 v0x600001f1be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1b690_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001f1b690_0;
    %inv;
    %assign/vec4 v0x600001f1b690_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x134605440;
T_21 ;
    %wait E_0x600003800900;
    %load/vec4 v0x600001f1be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f1b9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1bb10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001f1bb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001f1b9f0_0;
    %cmpi/e 100, 0, 8;
    %jmp/0xz  T_21.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1bb10_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x600001f1b9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001f1b9f0_0, 0;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x134605440;
T_22 ;
    %wait E_0x600003800800;
    %load/vec4 v0x600001f1be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001f1c000_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001f1bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001f1c000_0;
    %parti/s 2, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1c000_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x134605440;
T_23 ;
    %wait E_0x6000038008c0;
    %load/vec4 v0x600001f1be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001f1c120_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001f1bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001f1c120_0;
    %parti/s 2, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1c120_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x134605440;
T_24 ;
    %wait E_0x600003800880;
    %load/vec4 v0x600001f1be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001f1bde0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001f1bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x600001f1bde0_0;
    %parti/s 2, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1bde0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x134605440;
T_25 ;
    %wait E_0x600003800840;
    %load/vec4 v0x600001f1bcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001f1bba0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001f1bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x600001f1bba0_0;
    %parti/s 2, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1bba0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x134605440;
T_26 ;
    %wait E_0x600003800800;
    %load/vec4 v0x600001f1be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1c2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1c360_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001f1c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1c2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1c360_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x600001f1c000_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x600001f1c2d0_0;
    %cmpi/u 100000000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1c360_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x600001f1c2d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600001f1c2d0_0, 0;
T_26.7 ;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1346066b0;
T_27 ;
    %wait E_0x600003801040;
    %load/vec4 v0x600001f114d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001f11200_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001f11170_0;
    %assign/vec4 v0x600001f11200_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1346066b0;
T_28 ;
    %wait E_0x600003801c40;
    %load/vec4 v0x600001f11200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.0 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.18, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_28.19, 8;
T_28.18 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_28.19, 8;
 ; End of false expr.
    %blend;
T_28.19;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.1 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.20, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_28.21, 8;
T_28.20 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_28.21, 8;
 ; End of false expr.
    %blend;
T_28.21;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.2 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.22, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_28.23, 8;
T_28.22 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_28.23, 8;
 ; End of false expr.
    %blend;
T_28.23;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.3 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.24, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_28.25, 8;
T_28.24 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_28.25, 8;
 ; End of false expr.
    %blend;
T_28.25;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.4 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.26, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_28.27, 8;
T_28.26 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_28.27, 8;
 ; End of false expr.
    %blend;
T_28.27;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.5 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.28, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_28.29, 8;
T_28.28 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_28.29, 8;
 ; End of false expr.
    %blend;
T_28.29;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.6 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.30, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_28.31, 8;
T_28.30 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_28.31, 8;
 ; End of false expr.
    %blend;
T_28.31;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.7 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.32, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_28.33, 8;
T_28.32 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_28.33, 8;
 ; End of false expr.
    %blend;
T_28.33;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.8 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.34, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_28.35, 8;
T_28.34 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_28.35, 8;
 ; End of false expr.
    %blend;
T_28.35;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.9 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_28.37, 8;
T_28.36 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_28.37, 8;
 ; End of false expr.
    %blend;
T_28.37;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.10 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.38, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_28.39, 8;
T_28.38 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_28.39, 8;
 ; End of false expr.
    %blend;
T_28.39;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.11 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.40, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_28.41, 8;
T_28.40 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_28.41, 8;
 ; End of false expr.
    %blend;
T_28.41;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.12 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.42, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_28.43, 8;
T_28.42 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_28.43, 8;
 ; End of false expr.
    %blend;
T_28.43;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.13 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.44, 8;
    %pushi/vec4 14, 0, 4;
    %jmp/1 T_28.45, 8;
T_28.44 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_28.45, 8;
 ; End of false expr.
    %blend;
T_28.45;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.14 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.46, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_28.47, 8;
T_28.46 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_28.47, 8;
 ; End of false expr.
    %blend;
T_28.47;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.15 ;
    %load/vec4 v0x600001f11440_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.48, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_28.49, 8;
T_28.48 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_28.49, 8;
 ; End of false expr.
    %blend;
T_28.49;
    %store/vec4 v0x600001f11170_0, 0, 4;
    %jmp T_28.17;
T_28.17 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1346066b0;
T_29 ;
    %wait E_0x600003801040;
    %load/vec4 v0x600001f114d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x600001f10fc0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x600001f10ea0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600001f11200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %jmp T_29.6;
T_29.2 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x600001f10ea0_0, 0;
    %jmp T_29.6;
T_29.3 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x600001f10fc0_0, 0;
    %jmp T_29.6;
T_29.4 ;
    %load/vec4 v0x600001f11320_0;
    %load/vec4 v0x600001f10fc0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001f10fc0_0, 0;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v0x600001f10fc0_0;
    %assign/vec4 v0x600001f10ea0_0, 0;
    %jmp T_29.6;
T_29.6 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1346066b0;
T_30 ;
    %wait E_0x600003801c00;
    %load/vec4 v0x600001f10ea0_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.1 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.2 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.3 ;
    %pushi/vec4 41, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.4 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.5 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.6 ;
    %pushi/vec4 40, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.7 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.8 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.9 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.10 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x600001f10900_0, 0, 7;
    %jmp T_30.12;
T_30.12 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1346066b0;
T_31 ;
    %wait E_0x600003801bc0;
    %load/vec4 v0x600001f11200_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %jmp T_31.2;
T_31.0 ;
    %load/vec4 v0x600001f10ea0_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %load/vec4 v0x600001f10a20_0;
    %assign/vec4 v0x600001f10cf0_0, 0;
    %jmp T_31.6;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f10870_0, 0;
    %jmp T_31.6;
T_31.4 ;
    %pushi/vec4 4211146753, 0, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f10cf0_0, 4, 5;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
    %jmp T_31.2;
T_31.1 ;
    %load/vec4 v0x600001f10ea0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_31.7, 4;
    %load/vec4 v0x600001f11320_0;
    %assign/vec4 v0x600001f10870_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0x600001f11320_0;
    %load/vec4 v0x600001f10cf0_0;
    %parti/s 63, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001f10cf0_0, 0;
T_31.8 ;
    %jmp T_31.2;
T_31.2 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1346066b0;
T_32 ;
    %wait E_0x600003801080;
    %load/vec4 v0x600001f11200_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f113b0_0, 0;
    %jmp T_32.3;
T_32.0 ;
    %load/vec4 v0x600001f10fc0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001f113b0_0, 0;
    %jmp T_32.3;
T_32.1 ;
    %load/vec4 v0x600001f10c60_0;
    %assign/vec4 v0x600001f113b0_0, 0;
    %jmp T_32.3;
T_32.3 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x134606260;
T_33 ;
    %wait E_0x600003801040;
    %load/vec4 v0x600001f1f450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1f180_0, 0;
    %pushi/vec4 0, 0, 41;
    %assign/vec4 v0x600001f1ee20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1eeb0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x600001f1efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x600001f1f210_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %jmp T_33.6;
T_33.4 ;
    %pushi/vec4 0, 0, 17;
    %concati/vec4 1, 0, 3;
    %load/vec4 v0x600001f1eeb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 6;
    %concati/vec4 1, 0, 4;
    %assign/vec4 v0x600001f1f180_0, 0;
    %jmp T_33.6;
T_33.5 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x600001f1ec70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001f1eeb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001f1ee20_0, 0;
    %jmp T_33.6;
T_33.6 ;
    %pop/vec4 1;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x600001f1f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.7, 8;
    %load/vec4 v0x600001f1f210_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %jmp T_33.11;
T_33.9 ;
    %load/vec4 v0x600001f1f330_0;
    %load/vec4 v0x600001f1f180_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001f1f180_0, 0;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x600001f1f330_0;
    %load/vec4 v0x600001f1ee20_0;
    %parti/s 40, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001f1ee20_0, 0;
    %jmp T_33.11;
T_33.11 ;
    %pop/vec4 1;
T_33.7 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x134606260;
T_34 ;
    %wait E_0x600003801080;
    %load/vec4 v0x600001f1f210_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1f3c0_0, 0;
    %jmp T_34.3;
T_34.0 ;
    %load/vec4 v0x600001f1f180_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001f1f3c0_0, 0;
    %jmp T_34.3;
T_34.1 ;
    %load/vec4 v0x600001f1ee20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001f1f3c0_0, 0;
    %jmp T_34.3;
T_34.3 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x134606260;
T_35 ;
    %wait E_0x600003801040;
    %load/vec4 v0x600001f1f450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600001f1eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1ef40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1ed00_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1ed00_0, 0;
    %load/vec4 v0x600001f1f0f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.5, 10;
    %load/vec4 v0x600001f1f210_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.4, 9;
    %load/vec4 v0x600001f1ee20_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_35.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x600001f1ee20_0;
    %parti/s 7, 34, 7;
    %assign/vec4 v0x600001f1eb50_0, 0;
    %load/vec4 v0x600001f1ee20_0;
    %parti/s 32, 2, 3;
    %assign/vec4 v0x600001f1ef40_0, 0;
    %load/vec4 v0x600001f1ee20_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001f1ebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1ed00_0, 0;
T_35.2 ;
    %load/vec4 v0x600001f1f0f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.9, 10;
    %load/vec4 v0x600001f1f210_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.8, 9;
    %load/vec4 v0x600001f1f180_0;
    %parti/s 2, 16, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_35.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1eeb0_0, 0;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x134606260;
T_36 ;
    %wait E_0x600003801040;
    %load/vec4 v0x600001f1f450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1eeb0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x600001f1c510_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_36.5, 10;
    %load/vec4 v0x600001f1ed90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.4, 9;
    %load/vec4 v0x600001f1eeb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x600001f1ed90_0;
    %assign/vec4 v0x600001f1eeb0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x134605c90;
T_37 ;
    %wait E_0x600003800ec0;
    %load/vec4 v0x600001f1dcb0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 7;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 7;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f1ddd0_0, 0, 32;
    %jmp T_37.8;
T_37.0 ;
    %pushi/vec4 6274, 0, 32;
    %store/vec4 v0x600001f1ddd0_0, 0, 32;
    %jmp T_37.8;
T_37.1 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 10;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x600001f1e0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001f1db90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x600001f1ddd0_0, 0, 32;
    %jmp T_37.8;
T_37.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f1ddd0_0, 0, 32;
    %jmp T_37.8;
T_37.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f1ddd0_0, 0, 32;
    %jmp T_37.8;
T_37.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f1ddd0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 3;
    %pushi/vec4 32, 0, 7;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 7;
    %load/vec4 v0x600001f1e2e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 1;
    %load/vec4 v0x600001f1e760_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 3;
    %load/vec4 v0x600001f1e910_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 1;
    %load/vec4 v0x600001f1e880_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 1;
    %load/vec4 v0x600001f1e490_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 1;
    %load/vec4 v0x600001f1e370_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f1ddd0_0, 4, 3;
    %jmp T_37.8;
T_37.5 ;
    %load/vec4 v0x600001f1e400_0;
    %store/vec4 v0x600001f1ddd0_0, 0, 32;
    %jmp T_37.8;
T_37.6 ;
    %load/vec4 v0x600001f1e1c0_0;
    %store/vec4 v0x600001f1ddd0_0, 0, 32;
    %jmp T_37.8;
T_37.8 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x134605c90;
T_38 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1e130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1dc20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1def0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1dc20_0, 0;
    %load/vec4 v0x600001f1de60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.4, 9;
    %load/vec4 v0x600001f1dc20_0;
    %nor/r;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1dc20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1def0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x134605c90;
T_39 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1e130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1e0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1e010_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001f1e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1e490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1e880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1e910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001f1e760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1e400_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x600001f1de60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.4, 9;
    %load/vec4 v0x600001f1dd40_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x600001f1dcb0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 7;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 7;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %jmp T_39.9;
T_39.5 ;
    %load/vec4 v0x600001f1df80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001f1db90_0, 0;
    %load/vec4 v0x600001f1df80_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x600001f1e0a0_0, 0;
    %load/vec4 v0x600001f1df80_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x600001f1e010_0, 0;
    %jmp T_39.9;
T_39.6 ;
    %load/vec4 v0x600001f1df80_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x600001f1e370_0, 0;
    %load/vec4 v0x600001f1df80_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x600001f1e490_0, 0;
    %load/vec4 v0x600001f1df80_0;
    %parti/s 1, 10, 5;
    %assign/vec4 v0x600001f1e880_0, 0;
    %load/vec4 v0x600001f1df80_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v0x600001f1e910_0, 0;
    %load/vec4 v0x600001f1df80_0;
    %parti/s 3, 12, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001f1e760_0, 0;
T_39.10 ;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600001f1df80_0;
    %assign/vec4 v0x600001f1e400_0, 0;
    %jmp T_39.9;
T_39.8 ;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x134605c90;
T_40 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1e130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1e7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1ea30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1e640_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001f1e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1e250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1e1c0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1e7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1ea30_0, 0;
    %load/vec4 v0x600001f1e2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1e2e0_0, 0;
    %jmp T_40.6;
T_40.2 ;
    %load/vec4 v0x600001f1de60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.9, 9;
    %load/vec4 v0x600001f1dd40_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.7, 8;
    %load/vec4 v0x600001f1dcb0_0;
    %cmpi/e 60, 0, 7;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0x600001f1df80_0;
    %assign/vec4 v0x600001f1e640_0, 0;
    %load/vec4 v0x600001f1e370_0;
    %assign/vec4 v0x600001f1e9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1ea30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f1e2e0_0, 0;
    %jmp T_40.11;
T_40.10 ;
    %load/vec4 v0x600001f1dcb0_0;
    %cmpi/e 57, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_40.14, 4;
    %load/vec4 v0x600001f1e880_0;
    %and;
T_40.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1e250_0, 0;
T_40.12 ;
T_40.11 ;
    %jmp T_40.8;
T_40.7 ;
    %load/vec4 v0x600001f1de60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.17, 9;
    %load/vec4 v0x600001f1dd40_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.15, 8;
    %load/vec4 v0x600001f1dcb0_0;
    %cmpi/e 60, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_40.20, 4;
    %load/vec4 v0x600001f1e910_0;
    %and;
T_40.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1e250_0, 0;
T_40.18 ;
T_40.15 ;
T_40.8 ;
    %load/vec4 v0x600001f1e250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.23, 9;
    %load/vec4 v0x600001f1e2e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.21, 8;
    %load/vec4 v0x600001f1e370_0;
    %assign/vec4 v0x600001f1e9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1e7f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f1e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1e250_0, 0;
T_40.21 ;
    %jmp T_40.6;
T_40.3 ;
    %load/vec4 v0x600001f1e520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.24, 8;
    %load/vec4 v0x600001f1e5b0_0;
    %assign/vec4 v0x600001f1e1c0_0, 0;
    %load/vec4 v0x600001f1e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.26, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001f1e760_0, 0;
T_40.26 ;
    %load/vec4 v0x600001f1e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.28, 8;
    %load/vec4 v0x600001f1e400_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x600001f1e370_0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x600001f1e400_0, 0;
T_40.28 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1e2e0_0, 0;
T_40.24 ;
    %jmp T_40.6;
T_40.4 ;
    %load/vec4 v0x600001f1e520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.30, 8;
    %load/vec4 v0x600001f1e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.32, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001f1e760_0, 0;
T_40.32 ;
    %load/vec4 v0x600001f1e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.34, 8;
    %load/vec4 v0x600001f1e400_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x600001f1e370_0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x600001f1e400_0, 0;
T_40.34 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1e2e0_0, 0;
T_40.30 ;
    %jmp T_40.6;
T_40.6 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x134604db0;
T_41 ;
    %wait E_0x600003800740;
    %load/vec4 v0x600001f198c0_0;
    %parti/s 16, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/z;
    %jmp/1 T_41.0, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 16;
    %cmp/z;
    %jmp/1 T_41.1, 4;
    %dup/vec4;
    %pushi/vec4 16384, 0, 16;
    %cmp/z;
    %jmp/1 T_41.2, 4;
    %dup/vec4;
    %pushi/vec4 16385, 0, 16;
    %cmp/z;
    %jmp/1 T_41.3, 4;
    %dup/vec4;
    %pushi/vec4 16386, 0, 16;
    %cmp/z;
    %jmp/1 T_41.4, 4;
    %dup/vec4;
    %pushi/vec4 16387, 0, 16;
    %cmp/z;
    %jmp/1 T_41.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001f1b210_0, 0, 4;
    %jmp T_41.7;
T_41.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001f1b210_0, 0, 4;
    %jmp T_41.7;
T_41.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001f1b210_0, 0, 4;
    %jmp T_41.7;
T_41.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600001f1b210_0, 0, 4;
    %jmp T_41.7;
T_41.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001f1b210_0, 0, 4;
    %jmp T_41.7;
T_41.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600001f1b210_0, 0, 4;
    %jmp T_41.7;
T_41.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600001f1b210_0, 0, 4;
    %jmp T_41.7;
T_41.7 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x134604db0;
T_42 ;
    %wait E_0x6000038006c0;
    %load/vec4 v0x600001f1b210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x600001f19d40_0, 0, 32;
    %jmp T_42.7;
T_42.0 ;
    %load/vec4 v0x600001f19f80_0;
    %store/vec4 v0x600001f19d40_0, 0, 32;
    %jmp T_42.7;
T_42.1 ;
    %load/vec4 v0x600001f1a1c0_0;
    %store/vec4 v0x600001f19d40_0, 0, 32;
    %jmp T_42.7;
T_42.2 ;
    %load/vec4 v0x600001f1a520_0;
    %store/vec4 v0x600001f19d40_0, 0, 32;
    %jmp T_42.7;
T_42.3 ;
    %load/vec4 v0x600001f1a880_0;
    %store/vec4 v0x600001f19d40_0, 0, 32;
    %jmp T_42.7;
T_42.4 ;
    %load/vec4 v0x600001f1abe0_0;
    %store/vec4 v0x600001f19d40_0, 0, 32;
    %jmp T_42.7;
T_42.5 ;
    %load/vec4 v0x600001f1af40_0;
    %store/vec4 v0x600001f19d40_0, 0, 32;
    %jmp T_42.7;
T_42.7 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x134604db0;
T_43 ;
    %wait E_0x600003800640;
    %load/vec4 v0x600001f1b210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f19dd0_0, 0, 1;
    %jmp T_43.7;
T_43.0 ;
    %load/vec4 v0x600001f1a0a0_0;
    %store/vec4 v0x600001f19dd0_0, 0, 1;
    %jmp T_43.7;
T_43.1 ;
    %load/vec4 v0x600001f1a2e0_0;
    %store/vec4 v0x600001f19dd0_0, 0, 1;
    %jmp T_43.7;
T_43.2 ;
    %load/vec4 v0x600001f1a640_0;
    %store/vec4 v0x600001f19dd0_0, 0, 1;
    %jmp T_43.7;
T_43.3 ;
    %load/vec4 v0x600001f1a9a0_0;
    %store/vec4 v0x600001f19dd0_0, 0, 1;
    %jmp T_43.7;
T_43.4 ;
    %load/vec4 v0x600001f1ad00_0;
    %store/vec4 v0x600001f19dd0_0, 0, 1;
    %jmp T_43.7;
T_43.5 ;
    %load/vec4 v0x600001f1b060_0;
    %store/vec4 v0x600001f19dd0_0, 0, 1;
    %jmp T_43.7;
T_43.7 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1346055b0;
T_44 ;
    %wait E_0x600003800b40;
    %load/vec4 v0x600001f1c5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f1d560_0, 0, 32;
    %jmp T_44.8;
T_44.0 ;
    %pushi/vec4 0, 0, 24;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x600001f1d4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001f1d320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001f1c990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001f1c630_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %store/vec4 v0x600001f1d560_0, 0, 32;
    %jmp T_44.8;
T_44.1 ;
    %load/vec4 v0x600001f1c750_0;
    %store/vec4 v0x600001f1d560_0, 0, 32;
    %jmp T_44.8;
T_44.2 ;
    %load/vec4 v0x600001f1c900_0;
    %store/vec4 v0x600001f1d560_0, 0, 32;
    %jmp T_44.8;
T_44.3 ;
    %load/vec4 v0x600001f1ca20_0;
    %store/vec4 v0x600001f1d560_0, 0, 32;
    %jmp T_44.8;
T_44.4 ;
    %load/vec4 v0x600001f1d170_0;
    %store/vec4 v0x600001f1d560_0, 0, 32;
    %jmp T_44.8;
T_44.5 ;
    %load/vec4 v0x600001f1d7a0_0;
    %store/vec4 v0x600001f1d560_0, 0, 32;
    %jmp T_44.8;
T_44.6 ;
    %load/vec4 v0x600001f1cd80_0;
    %store/vec4 v0x600001f1d560_0, 0, 32;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1346055b0;
T_45 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1d830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1c750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1c900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1d0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1c7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1d8c0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x600001f1d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x600001f1c5a0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %jmp T_45.7;
T_45.4 ;
    %load/vec4 v0x600001f1d950_0;
    %assign/vec4 v0x600001f1c750_0, 0;
    %load/vec4 v0x600001f1d950_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x600001f1d440_0, 0;
    %load/vec4 v0x600001f1d950_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x600001f1d0e0_0, 0;
    %load/vec4 v0x600001f1d950_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x600001f1c7e0_0, 0;
    %load/vec4 v0x600001f1d950_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x600001f1d8c0_0, 0;
    %jmp T_45.7;
T_45.5 ;
    %load/vec4 v0x600001f1d950_0;
    %assign/vec4 v0x600001f1c900_0, 0;
    %jmp T_45.7;
T_45.6 ;
    %load/vec4 v0x600001f1d950_0;
    %assign/vec4 v0x600001f1ca20_0, 0;
    %jmp T_45.7;
T_45.7 ;
    %pop/vec4 1;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1d8c0_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1346055b0;
T_46 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1d830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1d320_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x600001f1d5f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.4, 9;
    %load/vec4 v0x600001f1c5a0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_46.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1d320_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x600001f1d200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.7, 9;
    %load/vec4 v0x600001f1d290_0;
    %nor/r;
    %and;
T_46.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1d320_0, 0;
T_46.5 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1346055b0;
T_47 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1d830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1c630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1cab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1d4d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001f1d050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001f1cf30_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x600001f1c750_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.4, 9;
    %load/vec4 v0x600001f1c630_0;
    %nor/r;
    %and;
T_47.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1c630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1cab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1d4d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001f1d050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001f1cf30_0, 0;
T_47.2 ;
    %load/vec4 v0x600001f1c750_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.7, 9;
    %load/vec4 v0x600001f1c630_0;
    %and;
T_47.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1c630_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f1c750_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f1c750_0, 4, 5;
T_47.5 ;
    %load/vec4 v0x600001f1c630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.10, 9;
    %load/vec4 v0x600001f1d050_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x600001f1cf30_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1d4d0_0, 0;
T_47.8 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1346055b0;
T_48 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1d830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1cea0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x600001f1ce10_0;
    %assign/vec4 v0x600001f1cea0_0, 0;
    %load/vec4 v0x600001f1cfc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600001f1cfc0_0, 0;
    %load/vec4 v0x600001f1ce10_0;
    %load/vec4 v0x600001f1cea0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_48.4, 4;
    %load/vec4 v0x600001f1c630_0;
    %and;
T_48.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x600001f1cfc0_0;
    %load/vec4 v0x600001f1d050_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f1ccf0, 0, 4;
    %load/vec4 v0x600001f1d050_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001f1d050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1cfc0_0, 0;
    %load/vec4 v0x600001f1cd80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600001f1cd80_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1346055b0;
T_49 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1d830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1cc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1c870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1cbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1c990_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1cc60_0, 0;
    %load/vec4 v0x600001f1cf30_0;
    %load/vec4 v0x600001f1d050_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_49.5, 4;
    %load/vec4 v0x600001f1cc60_0;
    %nor/r;
    %and;
T_49.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.4, 9;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f1ca20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_49.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x600001f1c900_0;
    %load/vec4 v0x600001f1cab0_0;
    %add;
    %assign/vec4 v0x600001f1c870_0, 0;
    %load/vec4 v0x600001f1cf30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600001f1ccf0, 4;
    %assign/vec4 v0x600001f1cbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1cc60_0, 0;
    %load/vec4 v0x600001f1cf30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001f1cf30_0, 0;
    %load/vec4 v0x600001f1cab0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x600001f1cab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f1c990_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x600001f1cc60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.8, 9;
    %load/vec4 v0x600001f1cb40_0;
    %and;
T_49.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1c990_0, 0;
T_49.6 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1346055b0;
T_50 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1d830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f1d290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1d3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1d7a0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x600001f1d200_0;
    %assign/vec4 v0x600001f1d290_0, 0;
    %load/vec4 v0x600001f1d710_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600001f1d710_0, 0;
    %load/vec4 v0x600001f1d200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.4, 9;
    %load/vec4 v0x600001f1d290_0;
    %nor/r;
    %and;
T_50.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x600001f1d170_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600001f1d170_0, 0;
    %load/vec4 v0x600001f1d710_0;
    %assign/vec4 v0x600001f1d3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1d710_0, 0;
    %load/vec4 v0x600001f1d710_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_50.5, 5;
    %pushi/vec4 3000000000, 0, 32;
    %load/vec4 v0x600001f1d710_0;
    %div;
    %assign/vec4 v0x600001f1d7a0_0, 0;
T_50.5 ;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1346069a0;
T_51 ;
    %wait E_0x600003801dc0;
    %load/vec4 v0x600001f11560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f118c0_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %pushi/vec4 95551489, 0, 32;
    %store/vec4 v0x600001f118c0_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %pushi/vec4 0, 0, 28;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x600001f11680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001f11710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001f118c0_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x600001f117a0_0;
    %store/vec4 v0x600001f118c0_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x600001f11830_0;
    %store/vec4 v0x600001f118c0_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1346069a0;
T_52 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f11a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f117a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f11830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f11710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f11680_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x600001f11cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x600001f11560_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %jmp T_52.6;
T_52.4 ;
    %load/vec4 v0x600001f11c20_0;
    %assign/vec4 v0x600001f117a0_0, 0;
    %load/vec4 v0x600001f11c20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001f11710_0, 0;
    %load/vec4 v0x600001f11c20_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x600001f11680_0, 0;
    %jmp T_52.6;
T_52.5 ;
    %load/vec4 v0x600001f11c20_0;
    %assign/vec4 v0x600001f11830_0, 0;
    %jmp T_52.6;
T_52.6 ;
    %pop/vec4 1;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x134606540;
T_53 ;
    %wait E_0x6000038014c0;
    %load/vec4 v0x600001f1f600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.0 ;
    %pushi/vec4 1365704705, 0, 32;
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.1 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x600001f10120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001f1fde0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001f1fde0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001f1fde0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.2 ;
    %load/vec4 v0x600001f1f8d0_0;
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.3 ;
    %load/vec4 v0x600001f10090_0;
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.4 ;
    %load/vec4 v0x600001f1fe70_0;
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.5 ;
    %load/vec4 v0x600001f1f9f0_0;
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.6 ;
    %load/vec4 v0x600001f1f690_0;
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.7 ;
    %load/vec4 v0x600001f1f690_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001f1f720, 4;
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.8 ;
    %load/vec4 v0x600001f1f7b0_0;
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x600001f10000_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001f1fb10_0, 0, 32;
    %jmp T_53.11;
T_53.11 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x134606540;
T_54 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1fcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1f8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f10090_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x600001f1fe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1f9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1f690_0, 0;
    %pushi/vec4 256, 0, 32;
    %assign/vec4 v0x600001f1f7b0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x600001f102d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x600001f1f600_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %jmp T_54.10;
T_54.4 ;
    %load/vec4 v0x600001f101b0_0;
    %assign/vec4 v0x600001f1f8d0_0, 0;
    %jmp T_54.10;
T_54.5 ;
    %load/vec4 v0x600001f101b0_0;
    %assign/vec4 v0x600001f10090_0, 0;
    %jmp T_54.10;
T_54.6 ;
    %load/vec4 v0x600001f101b0_0;
    %assign/vec4 v0x600001f1fe70_0, 0;
    %jmp T_54.10;
T_54.7 ;
    %load/vec4 v0x600001f101b0_0;
    %assign/vec4 v0x600001f1f9f0_0, 0;
    %jmp T_54.10;
T_54.8 ;
    %load/vec4 v0x600001f101b0_0;
    %assign/vec4 v0x600001f1f690_0, 0;
    %jmp T_54.10;
T_54.9 ;
    %load/vec4 v0x600001f101b0_0;
    %cmpi/u 256, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_54.11, 8;
    %pushi/vec4 256, 0, 32;
    %jmp/1 T_54.12, 8;
T_54.11 ; End of true expr.
    %load/vec4 v0x600001f101b0_0;
    %jmp/0 T_54.12, 8;
 ; End of false expr.
    %blend;
T_54.12;
    %assign/vec4 v0x600001f1f7b0_0, 0;
    %jmp T_54.10;
T_54.10 ;
    %pop/vec4 1;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x134606540;
T_55 ;
    %wait E_0x600003800b00;
    %load/vec4 v0x600001f1fcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1fde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f10240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f10000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f10120_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x600001f1fde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %jmp T_55.6;
T_55.2 ;
    %load/vec4 v0x600001f1f8d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f1fde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f10240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f10120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1fd50_0, 0;
T_55.7 ;
    %jmp T_55.6;
T_55.3 ;
    %load/vec4 v0x600001f1fa80_0;
    %load/vec4 v0x600001f10240_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f1f720, 0, 4;
    %load/vec4 v0x600001f10240_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001f10240_0, 0;
    %load/vec4 v0x600001f1ff00_0;
    %flag_set/vec4 8;
    %jmp/1 T_55.11, 8;
    %load/vec4 v0x600001f1f8d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_55.11;
    %jmp/0xz  T_55.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f1fde0_0, 0;
    %load/vec4 v0x600001f10240_0;
    %assign/vec4 v0x600001f10000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f10120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f1fd50_0, 0;
T_55.9 ;
    %load/vec4 v0x600001f1f8d0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f1fde0_0, 0;
T_55.12 ;
    %jmp T_55.6;
T_55.4 ;
    %load/vec4 v0x600001f1fa80_0;
    %load/vec4 v0x600001f10240_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f1f720, 0, 4;
    %load/vec4 v0x600001f10240_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001f10240_0, 0;
    %load/vec4 v0x600001f1fd50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600001f1fd50_0, 0;
    %load/vec4 v0x600001f1f7b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x600001f1fd50_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_55.14, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600001f1fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f1f8d0_0, 4, 5;
T_55.14 ;
    %jmp T_55.6;
T_55.5 ;
    %load/vec4 v0x600001f1f8d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f1fde0_0, 0;
T_55.16 ;
    %jmp T_55.6;
T_55.6 ;
    %pop/vec4 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x134606540;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f1f960_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x600001f1f960_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001f1f960_0;
    %store/vec4a v0x600001f1f720, 4, 0;
    %load/vec4 v0x600001f1f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f1f960_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %end;
    .thread T_56;
    .scope S_0x134604aa0;
T_57 ;
    %pushi/vec4 4211147008, 0, 32;
    %store/vec4 v0x600001f14ea0_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0x134604aa0;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f14120_0, 0, 32;
T_58.0 ;
    %load/vec4 v0x600001f14120_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_58.1, 5;
    %pushi/vec4 2953248768, 0, 32;
    %load/vec4 v0x600001f14120_0;
    %add;
    %ix/getv/s 4, v0x600001f14120_0;
    %store/vec4a v0x600001f141b0, 4, 0;
    %load/vec4 v0x600001f14120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f14120_0, 0, 32;
    %jmp T_58.0;
T_58.1 ;
    %pushi/vec4 318767104, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f141b0, 4, 0;
    %end;
    .thread T_58;
    .scope S_0x134604aa0;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f13c30_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x600001f13c30_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_59.1, 5;
    %pushi/vec4 1509949440, 0, 32;
    %load/vec4 v0x600001f13c30_0;
    %add;
    %ix/getv/s 4, v0x600001f13c30_0;
    %store/vec4a v0x600001f13cc0, 4, 0;
    %load/vec4 v0x600001f13c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f13c30_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %end;
    .thread T_59;
    .scope S_0x134604aa0;
T_60 ;
    %wait E_0x600003800440;
    %load/vec4 v0x600001f14000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x600001f13f00_0;
    %load/vec4 v0x600001f13ba0_0;
    %parti/s 14, 2, 3;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f13cc0, 0, 4;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x134604080;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f16760_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x134604080;
T_62 ;
    %delay 20000, 0;
    %load/vec4 v0x600001f16760_0;
    %inv;
    %store/vec4 v0x600001f16760_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x134604080;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f16e20_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x134604080;
T_64 ;
    %delay 50000, 0;
    %load/vec4 v0x600001f16e20_0;
    %inv;
    %store/vec4 v0x600001f16e20_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0x134604080;
T_65 ;
    %vpi_call 2 150 "$display", "\000" {0 0 0};
    %vpi_call 2 151 "$display", "===========================================================" {0 0 0};
    %vpi_call 2 152 "$display", "  Layer 6: Full System Integration Test" {0 0 0};
    %vpi_call 2 153 "$display", "  FluxRipper - Complete System Validation" {0 0 0};
    %vpi_call 2 154 "$display", "===========================================================" {0 0 0};
    %vpi_call 2 155 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f17060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f170f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f16c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f16910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f16a30_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 171 "$display", "Test %0d: Power-On Reset Sequence", v0x600001f16fd0_0 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f16c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f170f0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_65.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.1, 5;
    %jmp/1 T_65.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003800380;
    %jmp T_65.0;
T_65.1 ;
    %pop/vec4 1;
    %delay 2000000, 0;
    %load/vec4 v0x600001f16be0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_65.2, 6;
    %vpi_call 2 185 "$display", "  FAIL: PLL not locked" {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.3;
T_65.2 ;
    %vpi_call 2 188 "$display", "  PLL locked: %b", v0x600001f16be0_0 {0 0 0};
T_65.3 ;
    %load/vec4 v0x600001f16d90_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_65.4, 6;
    %vpi_call 2 192 "$display", "  FAIL: System reset not released" {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.5;
T_65.4 ;
    %vpi_call 2 195 "$display", "  System reset released: %b", v0x600001f16d90_0 {0 0 0};
    %vpi_call 2 196 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.5 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 204 "$display", "Test %0d: JTAG IDCODE Read", v0x600001f16fd0_0 {0 0 0};
    %fork TD_tb_system.jtag_reset, S_0x1346072c0;
    %join;
    %fork TD_tb_system.read_idcode, S_0x134607710;
    %join;
    %load/vec4 v0x600001f15f80_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/ne 4211146753, 0, 32;
    %jmp/0xz  T_65.6, 4;
    %vpi_call 2 210 "$display", "  FAIL: IDCODE = 0x%08X (expected 0xFB010001)", v0x600001f16640_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.7;
T_65.6 ;
    %vpi_call 2 213 "$display", "  IDCODE = 0x%08X (FluxRipper v1)", v0x600001f16640_0 {0 0 0};
    %vpi_call 2 214 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.7 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 222 "$display", "Test %0d: Read Boot ROM", v0x600001f16fd0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/ne 318767104, 0, 32;
    %jmp/0xz  T_65.8, 4;
    %vpi_call 2 227 "$display", "  FAIL: ROM[0] = 0x%08X (expected 0x13000000)", v0x600001f16640_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.9;
T_65.8 ;
    %vpi_call 2 230 "$display", "  ROM[0] = 0x%08X (NOP instruction)", v0x600001f16640_0 {0 0 0};
    %vpi_call 2 231 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.9 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 239 "$display", "Test %0d: RAM Write/Read", v0x600001f16fd0_0 {0 0 0};
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_65.10, 4;
    %vpi_call 2 245 "$display", "  FAIL: RAM = 0x%08X (expected 0xDEADBEEF)", v0x600001f16640_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.11;
T_65.10 ;
    %vpi_call 2 248 "$display", "  Write 0xDEADBEEF, Read 0x%08X", v0x600001f16640_0 {0 0 0};
    %vpi_call 2 249 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.11 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 257 "$display", "Test %0d: System Control ID", v0x600001f16fd0_0 {0 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/ne 4211147008, 0, 32;
    %jmp/0xz  T_65.12, 4;
    %vpi_call 2 262 "$display", "  FAIL: SYSCTRL_ID = 0x%08X (expected 0xFB010100)", v0x600001f16640_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.13;
T_65.12 ;
    %vpi_call 2 265 "$display", "  SYSCTRL_ID = 0x%08X (FluxRipper v1.0)", v0x600001f16640_0 {0 0 0};
    %vpi_call 2 266 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.13 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 274 "$display", "Test %0d: Disk Controller Motor Control", v0x600001f16fd0_0 {0 0 0};
    %pushi/vec4 1073807364, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 50, 0, 32;
T_65.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.15, 5;
    %jmp/1 T_65.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_65.14;
T_65.15 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f16ac0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_65.16, 4;
    %vpi_call 2 281 "$display", "  FAIL: motor_on = %b (expected 1)", v0x600001f16ac0_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.17;
T_65.16 ;
    %vpi_call 2 284 "$display", "  Motor ON: motor_on = %b", v0x600001f16ac0_0 {0 0 0};
T_65.17 ;
    %pushi/vec4 1073807364, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 50, 0, 32;
T_65.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.19, 5;
    %jmp/1 T_65.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_65.18;
T_65.19 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f16ac0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_65.20, 4;
    %vpi_call 2 292 "$display", "  FAIL: motor_on = %b (expected 0)", v0x600001f16ac0_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.21;
T_65.20 ;
    %vpi_call 2 295 "$display", "  Motor OFF: motor_on = %b", v0x600001f16ac0_0 {0 0 0};
    %vpi_call 2 296 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.21 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 304 "$display", "Test %0d: Disk Index Pulse Counter", v0x600001f16fd0_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
T_65.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.23, 5;
    %jmp/1 T_65.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f16a30_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_65.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.25, 5;
    %jmp/1 T_65.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_65.24;
T_65.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f16a30_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_65.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.27, 5;
    %jmp/1 T_65.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_65.26;
T_65.27 ;
    %pop/vec4 1;
    %jmp T_65.22;
T_65.23 ;
    %pop/vec4 1;
    %pushi/vec4 1073807376, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_65.28, 5;
    %vpi_call 2 317 "$display", "  FAIL: INDEX_CNT = %0d (expected >= 5)", v0x600001f16640_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.29;
T_65.28 ;
    %vpi_call 2 320 "$display", "  INDEX_CNT = %0d pulses", v0x600001f16640_0 {0 0 0};
    %vpi_call 2 321 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.29 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 329 "$display", "Test %0d: USB Controller ID", v0x600001f16fd0_0 {0 0 0};
    %pushi/vec4 1073872896, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/ne 95551489, 0, 32;
    %jmp/0xz  T_65.30, 4;
    %vpi_call 2 334 "$display", "  FAIL: USB_ID = 0x%08X (expected 0x05B20001)", v0x600001f16640_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.31;
T_65.30 ;
    %vpi_call 2 337 "$display", "  USB_ID = 0x%08X", v0x600001f16640_0 {0 0 0};
    %vpi_call 2 338 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.31 ;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 346 "$display", "Test %0d: USB Connection Enable", v0x600001f16fd0_0 {0 0 0};
    %pushi/vec4 1073872904, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 50, 0, 32;
T_65.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.33, 5;
    %jmp/1 T_65.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_65.32;
T_65.33 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f17210_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_65.36, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001f17180_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 4, 8;
T_65.36;
    %jmp/0xz  T_65.34, 4;
    %vpi_call 2 352 "$display", "  FAIL: connected=%b configured=%b", v0x600001f17210_0, v0x600001f17180_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.35;
T_65.34 ;
    %vpi_call 2 355 "$display", "  USB connected=%b configured=%b", v0x600001f17210_0, v0x600001f17180_0 {0 0 0};
    %vpi_call 2 356 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.35 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 364 "$display", "Test %0d: Signal Tap ID", v0x600001f16fd0_0 {0 0 0};
    %pushi/vec4 1073938432, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/ne 1365704705, 0, 32;
    %jmp/0xz  T_65.37, 4;
    %vpi_call 2 369 "$display", "  FAIL: SIGTAP_ID = 0x%08X (expected 0x51670001)", v0x600001f16640_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.38;
T_65.37 ;
    %vpi_call 2 372 "$display", "  SIGTAP_ID = 0x%08X", v0x600001f16640_0 {0 0 0};
    %vpi_call 2 373 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.38 ;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 381 "$display", "Test %0d: Signal Tap Capture", v0x600001f16fd0_0 {0 0 0};
    %pushi/vec4 1073938444, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 8388608, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 1073938448, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 8388608, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 1073938440, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 20, 0, 32;
T_65.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.40, 5;
    %jmp/1 T_65.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_65.39;
T_65.40 ;
    %pop/vec4 1;
    %pushi/vec4 1073807364, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 300, 0, 32;
T_65.41 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.42, 5;
    %jmp/1 T_65.42, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000038003c0;
    %jmp T_65.41;
T_65.42 ;
    %pop/vec4 1;
    %pushi/vec4 1073938436, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %parti/s 1, 3, 3;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_65.43, 4;
    %vpi_call 2 399 "$display", "  FAIL: Signal Tap not triggered, STATUS=0x%08X", v0x600001f16640_0 {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %jmp T_65.44;
T_65.43 ;
    %vpi_call 2 402 "$display", "  Signal Tap triggered: STATUS=0x%08X", v0x600001f16640_0 {0 0 0};
    %vpi_call 2 403 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.44 ;
    %pushi/vec4 1073807364, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x600001f16fd0_0, 0, 32;
    %vpi_call 2 414 "$display", "Test %0d: Memory Pattern Test", v0x600001f16fd0_0 {0 0 0};
    %pushi/vec4 268439552, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 268439556, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 572662306, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 268439560, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 858993459, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 268439564, 0, 32;
    %store/vec4 v0x600001f15c20_0, 0, 32;
    %pushi/vec4 1145324612, 0, 32;
    %store/vec4 v0x600001f15cb0_0, 0, 32;
    %fork TD_tb_system.jtag_mem_write, S_0x134607150;
    %join;
    %pushi/vec4 268439552, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/ne 286331153, 0, 32;
    %jmp/0xz  T_65.45, 4;
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
T_65.45 ;
    %pushi/vec4 268439556, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/ne 572662306, 0, 32;
    %jmp/0xz  T_65.47, 4;
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
T_65.47 ;
    %pushi/vec4 268439560, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/ne 858993459, 0, 32;
    %jmp/0xz  T_65.49, 4;
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
T_65.49 ;
    %pushi/vec4 268439564, 0, 32;
    %store/vec4 v0x600001f15b00_0, 0, 32;
    %fork TD_tb_system.jtag_mem_read, S_0x134606fe0;
    %join;
    %load/vec4 v0x600001f15b90_0;
    %store/vec4 v0x600001f16640_0, 0, 32;
    %load/vec4 v0x600001f16640_0;
    %cmpi/ne 1145324612, 0, 32;
    %jmp/0xz  T_65.51, 4;
    %load/vec4 v0x600001f16880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16880_0, 0, 32;
    %vpi_call 2 435 "$display", "  FAIL: Memory pattern mismatch" {0 0 0};
    %jmp T_65.52;
T_65.51 ;
    %vpi_call 2 437 "$display", "  Memory pattern verified at 4 locations" {0 0 0};
    %vpi_call 2 438 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600001f16b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f16b50_0, 0, 32;
T_65.52 ;
    %vpi_call 2 445 "$display", "\000" {0 0 0};
    %vpi_call 2 446 "$display", "===========================================================" {0 0 0};
    %vpi_call 2 447 "$display", "  Layer 6 Full System Test Summary" {0 0 0};
    %vpi_call 2 448 "$display", "===========================================================" {0 0 0};
    %vpi_call 2 449 "$display", "  Tests Run:    %0d", v0x600001f16fd0_0 {0 0 0};
    %vpi_call 2 450 "$display", "  Tests Passed: %0d", v0x600001f16b50_0 {0 0 0};
    %vpi_call 2 451 "$display", "  Tests Failed: %0d", v0x600001f16880_0 {0 0 0};
    %vpi_call 2 452 "$display", "===========================================================" {0 0 0};
    %load/vec4 v0x600001f16880_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.53, 4;
    %vpi_call 2 455 "$display", "\000" {0 0 0};
    %vpi_call 2 456 "$display", "  *** ALL TESTS PASSED! ***" {0 0 0};
    %vpi_call 2 457 "$display", "  FluxRipper Full System Integration Validated!" {0 0 0};
    %vpi_call 2 458 "$display", "\000" {0 0 0};
    %jmp T_65.54;
T_65.53 ;
    %vpi_call 2 460 "$display", "\000" {0 0 0};
    %vpi_call 2 461 "$display", "  SOME TESTS FAILED!" {0 0 0};
    %vpi_call 2 462 "$display", "\000" {0 0 0};
T_65.54 ;
    %delay 1000000, 0;
    %vpi_call 2 466 "$finish" {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x134604080;
T_66 ;
    %delay 2431504384, 46;
    %vpi_call 2 474 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 475 "$finish" {0 0 0};
    %end;
    .thread T_66;
    .scope S_0x134604080;
T_67 ;
    %vpi_call 2 482 "$dumpfile", "tb_system.vcd" {0 0 0};
    %vpi_call 2 483 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x134604080 {0 0 0};
    %end;
    .thread T_67;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_system.v";
    "./../common/jtag_driver.vh";
    "../../rtl/top/fluxripper_top.v";
    "../../rtl/bus/system_bus.v";
    "../../rtl/clocking/clock_reset_mgr.v";
    "../../rtl/disk/disk_controller.v";
    "../../rtl/debug/debug_module.v";
    "../../rtl/debug/jtag_dtm.v";
    "../../rtl/debug/signal_tap.v";
    "../../rtl/debug/jtag_tap_controller.v";
    "../../rtl/usb/usb_controller.v";
