{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:25:00 2017 " "Info: Processing started: Fri Jun 02 09:25:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "jiaotong EP3C10E144C8 " "Info: Selected device EP3C10E144C8 for design \"jiaotong\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Info: Device EP3C5E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jiaotong.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'jiaotong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "Critical Warning: From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk10 (Rise) clk1 (Rise) setup and hold " "Critical Warning: From clk10 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk10 (Rise) clk1 (Fall) setup and hold " "Critical Warning: From clk10 (Rise) to clk1 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk10 (Rise) setup and hold " "Critical Warning: From clk1 (Rise) to clk10 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk10 (Rise) clk10 (Rise) setup and hold " "Critical Warning: From clk10 (Rise) to clk10 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk5K (Rise) clk10 (Rise) setup and hold " "Critical Warning: From clk5K (Rise) to clk10 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk5K (Rise) clk10 (Fall) setup and hold " "Critical Warning: From clk5K (Rise) to clk10 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk5K (Rise) clk5K (Rise) setup and hold " "Critical Warning: From clk5K (Rise) to clk5K (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk5K (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk5K (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk5K (Fall) setup and hold " "Critical Warning: From clk (Rise) to clk5K (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 7 -1 0 } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk10  " "Info: Automatically promoted node clk10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1  " "Info: Automatically promoted node clk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk5K  " "Info: Automatically promoted node clk5K " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5K } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.879 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.879" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.879 (VIOLATED) " "Info: Path #1: Setup slack is -2.879 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cnt\[1\] " "Info: From Node    : cnt\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : clk5K " "Info: To Node      : clk5K" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Info: Launch Clock : clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Info: Latch Clock  : clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.631      2.631  R        clock network delay " "Info:      2.631      2.631  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.892      0.261     uTco  cnt\[1\] " "Info:      2.892      0.261     uTco  cnt\[1\]" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[1] } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 51 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.892      0.000 FF  CELL  cnt\[1\]\|q " "Info:      2.892      0.000 FF  CELL  cnt\[1\]\|q" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[1] } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 51 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.186      0.294 FF    IC  Add0~2\|dataa " "Info:      3.186      0.294 FF    IC  Add0~2\|dataa" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.738      0.552 FR  CELL  Add0~2\|cout " "Info:      3.738      0.552 FR  CELL  Add0~2\|cout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.738      0.000 RR    IC  Add0~4\|cin " "Info:      3.738      0.000 RR    IC  Add0~4\|cin" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~4 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.811      0.073 RF  CELL  Add0~4\|cout " "Info:      3.811      0.073 RF  CELL  Add0~4\|cout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~5 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.811      0.000 FF    IC  Add0~6\|cin " "Info:      3.811      0.000 FF    IC  Add0~6\|cin" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~6 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.884      0.073 FR  CELL  Add0~6\|cout " "Info:      3.884      0.073 FR  CELL  Add0~6\|cout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~7 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.884      0.000 RR    IC  Add0~8\|cin " "Info:      3.884      0.000 RR    IC  Add0~8\|cin" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~8 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.957      0.073 RF  CELL  Add0~8\|cout " "Info:      3.957      0.073 RF  CELL  Add0~8\|cout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~9 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.957      0.000 FF    IC  Add0~10\|cin " "Info:      3.957      0.000 FF    IC  Add0~10\|cin" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~10 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.030      0.073 FR  CELL  Add0~10\|cout " "Info:      4.030      0.073 FR  CELL  Add0~10\|cout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~11 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.030      0.000 RR    IC  Add0~12\|cin " "Info:      4.030      0.000 RR    IC  Add0~12\|cin" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~12 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.103      0.073 RF  CELL  Add0~12\|cout " "Info:      4.103      0.073 RF  CELL  Add0~12\|cout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~13 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.103      0.000 FF    IC  Add0~14\|cin " "Info:      4.103      0.000 FF    IC  Add0~14\|cin" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~14 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.176      0.073 FR  CELL  Add0~14\|cout " "Info:      4.176      0.073 FR  CELL  Add0~14\|cout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~15 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.176      0.000 RR    IC  Add0~16\|cin " "Info:      4.176      0.000 RR    IC  Add0~16\|cin" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~16 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.249      0.073 RF  CELL  Add0~16\|cout " "Info:      4.249      0.073 RF  CELL  Add0~16\|cout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~17 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.249      0.000 FF    IC  Add0~18\|cin " "Info:      4.249      0.000 FF    IC  Add0~18\|cin" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~18 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.322      0.073 FR  CELL  Add0~18\|cout " "Info:      4.322      0.073 FR  CELL  Add0~18\|cout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~19 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.322      0.000 RR    IC  Add0~20\|cin " "Info:      4.322      0.000 RR    IC  Add0~20\|cin" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~20 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.929      0.607 RR  CELL  Add0~20\|combout " "Info:      4.929      0.607 RR  CELL  Add0~20\|combout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~20 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.349      0.420 RR    IC  LessThan0~0\|datac " "Info:      5.349      0.420 RR    IC  LessThan0~0\|datac" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 40 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.676      0.327 RR  CELL  LessThan0~0\|combout " "Info:      5.676      0.327 RR  CELL  LessThan0~0\|combout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 40 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.059      0.383 RR    IC  LessThan0~2\|datac " "Info:      6.059      0.383 RR    IC  LessThan0~2\|datac" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LessThan0~2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 40 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.324 RR  CELL  LessThan0~2\|combout " "Info:      6.383      0.324 RR  CELL  LessThan0~2\|combout" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LessThan0~2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 40 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.000 RR    IC  clk5K\|d " "Info:      6.383      0.000 RR    IC  clk5K\|d" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5K } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.482      0.099 RR  CELL  clk5K " "Info:      6.482      0.099 RR  CELL  clk5K" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5K } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.582      2.582  R        clock network delay " "Info:      3.582      2.582  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.603      0.021     uTsu  clk5K " "Info:      3.603      0.021     uTsu  clk5K" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5K } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.482 " "Info: Data Arrival Time  :     6.482" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.603 " "Info: Data Required Time :     3.603" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.879 (VIOLATED) " "Info: Slack              :    -2.879 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 " "Warning: Following 1 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 22 " "Info: Pin clk uses I/O standard 3.3-V LVTTL at 22" {  } { { "f:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "f:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 7 -1 0 } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 09:25:08 2017 " "Info: Processing ended: Fri Jun 02 09:25:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
