{"sha": "3258c2d6fb886798b320b33b832ee5747f7c0de8", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzI1OGMyZDZmYjg4Njc5OGIzMjBiMzNiODMyZWU1NzQ3ZjdjMGRlOA==", "commit": {"author": {"name": "Andrew Stubbs", "email": "ams@codesourcery.com", "date": "2019-05-24T11:06:18Z"}, "committer": {"name": "Andrew Stubbs", "email": "ams@gcc.gnu.org", "date": "2019-05-24T11:06:18Z"}, "message": "Fix 64-bit addition in prologue.\n\n2019-05-24  Andrew Stubbs  <ams@codesourcery.com>\n\n\tgcc/\n\t* config/gcn/gcn.c (gcn_expand_prologue): Use gen_addsi3_scalar_carry\n\tfor lo-part.\n\nFrom-SVN: r271600", "tree": {"sha": "cfde6ac2e4dc106f27a3d8cedb2e3d0bc16e077e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cfde6ac2e4dc106f27a3d8cedb2e3d0bc16e077e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3258c2d6fb886798b320b33b832ee5747f7c0de8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3258c2d6fb886798b320b33b832ee5747f7c0de8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3258c2d6fb886798b320b33b832ee5747f7c0de8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3258c2d6fb886798b320b33b832ee5747f7c0de8/comments", "author": {"login": "ams-cs", "id": 2235130, "node_id": "MDQ6VXNlcjIyMzUxMzA=", "avatar_url": "https://avatars.githubusercontent.com/u/2235130?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ams-cs", "html_url": "https://github.com/ams-cs", "followers_url": "https://api.github.com/users/ams-cs/followers", "following_url": "https://api.github.com/users/ams-cs/following{/other_user}", "gists_url": "https://api.github.com/users/ams-cs/gists{/gist_id}", "starred_url": "https://api.github.com/users/ams-cs/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ams-cs/subscriptions", "organizations_url": "https://api.github.com/users/ams-cs/orgs", "repos_url": "https://api.github.com/users/ams-cs/repos", "events_url": "https://api.github.com/users/ams-cs/events{/privacy}", "received_events_url": "https://api.github.com/users/ams-cs/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "1ec77eedd529f81b1dc99cda9818f1ef9e952b96", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1ec77eedd529f81b1dc99cda9818f1ef9e952b96", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1ec77eedd529f81b1dc99cda9818f1ef9e952b96"}], "stats": {"total": 11, "additions": 8, "deletions": 3}, "files": [{"sha": "9c7cd73cd8bd2f1f997416dc64a4a6c12202deaa", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3258c2d6fb886798b320b33b832ee5747f7c0de8/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3258c2d6fb886798b320b33b832ee5747f7c0de8/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3258c2d6fb886798b320b33b832ee5747f7c0de8", "patch": "@@ -1,3 +1,8 @@\n+2019-05-24  Andrew Stubbs  <ams@codesourcery.com>\n+\n+\t* config/gcn/gcn.c (gcn_expand_prologue): Use gen_addsi3_scalar_carry\n+\tfor lo-part.\n+\n 2019-05-24  Matthew Malcomson  <matthew.malcomson@arm.com>\n \n \tPR target/90588"}, {"sha": "71f4b4ce35a708011ef1613a80769219801133b4", "filename": "gcc/config/gcn/gcn.c", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3258c2d6fb886798b320b33b832ee5747f7c0de8/gcc%2Fconfig%2Fgcn%2Fgcn.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3258c2d6fb886798b320b33b832ee5747f7c0de8/gcc%2Fconfig%2Fgcn%2Fgcn.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fgcn%2Fgcn.c?ref=3258c2d6fb886798b320b33b832ee5747f7c0de8", "patch": "@@ -2824,9 +2824,9 @@ gcn_expand_prologue ()\n       emit_move_insn (fp_lo, gen_rtx_REG (SImode, 0));\n       emit_insn (gen_andsi3_scc (fp_hi, gen_rtx_REG (SImode, 1),\n \t\t\t\t gen_int_mode (0xffff, SImode)));\n-      emit_insn (gen_addsi3_scc (fp_lo, fp_lo, wave_offset));\n-      emit_insn (gen_addcsi3_scalar_zero (fp_hi, fp_hi,\n-\t\t\t\t\t  gen_rtx_REG (BImode, SCC_REG)));\n+      rtx scc = gen_rtx_REG (BImode, SCC_REG);\n+      emit_insn (gen_addsi3_scalar_carry (fp_lo, fp_lo, wave_offset, scc));\n+      emit_insn (gen_addcsi3_scalar_zero (fp_hi, fp_hi, scc));\n \n       if (sp_adjust > 0)\n \temit_insn (gen_adddi3_scc (sp, fp, gen_int_mode (sp_adjust, DImode)));"}]}