

================================================================
== Vitis HLS Report for 'case_1'
================================================================
* Date:           Mon Sep 29 16:58:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_sol_3_directive
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    298|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|   6981|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    125|    -|
|Register         |        -|    -|    1012|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1012|   7404|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |mul_10ns_10ns_19_1_1_U86  |mul_10ns_10ns_19_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U10  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U32  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U36  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U60  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U67  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U95  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_13ns_15_1_1_U68  |mul_10ns_13ns_15_1_1  |        0|   0|  0|  192|    0|
    |mul_10ns_5s_15_1_1_U77    |mul_10ns_5s_15_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_5s_15_1_1_U82    |mul_10ns_5s_15_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_13_1_1_U85   |mul_10ns_8ns_13_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_15_1_1_U23   |mul_10ns_8ns_15_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_15_1_1_U58   |mul_10ns_8ns_15_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_17_1_1_U21   |mul_10ns_8ns_17_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_17_1_1_U94   |mul_10ns_8ns_17_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8s_17_1_1_U88    |mul_10ns_8s_17_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_8s_17_1_1_U98    |mul_10ns_8s_17_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_8s_18_1_1_U38    |mul_10ns_8s_18_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_8s_18_1_1_U79    |mul_10ns_8s_18_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_9ns_11_1_1_U45   |mul_10ns_9ns_11_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_9s_19_1_1_U12    |mul_10ns_9s_19_1_1    |        0|   0|  0|  114|    0|
    |mul_10s_10s_10_1_1_U7     |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U16    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U31    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U63    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U91    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_20_1_1_U2     |mul_10s_10s_20_1_1    |        0|   0|  0|  114|    0|
    |mul_10s_4s_10_1_1_U1      |mul_10s_4s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_6s_16_1_1_U89     |mul_10s_6s_16_1_1     |        0|   0|  0|  114|    0|
    |mul_10s_7s_10_1_1_U84     |mul_10s_7s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_7s_13_1_1_U53     |mul_10s_7s_13_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_8s_18_1_1_U48     |mul_10s_8s_18_1_1     |        0|   0|  0|  114|    0|
    |mul_10s_8s_18_1_1_U59     |mul_10s_8s_18_1_1     |        0|   0|  0|  114|    0|
    |mul_10s_9s_10_1_1_U69     |mul_10s_9s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_9s_19_1_1_U50     |mul_10s_9s_19_1_1     |        0|   0|  0|  114|    0|
    |mul_13ns_6s_19_1_1_U65    |mul_13ns_6s_19_1_1    |        0|   0|  0|  192|    0|
    |mul_16ns_9ns_19_1_1_U4    |mul_16ns_9ns_19_1_1   |        0|   0|  0|  270|    0|
    |mul_3ns_3ns_6_1_1_U3      |mul_3ns_3ns_6_1_1     |        0|   0|  0|   13|    0|
    |mul_3ns_3ns_6_1_1_U8      |mul_3ns_3ns_6_1_1     |        0|   0|  0|   13|    0|
    |mul_3ns_7s_7_1_1_U15      |mul_3ns_7s_7_1_1      |        0|   0|  0|   52|    0|
    |mul_3ns_7s_7_1_1_U18      |mul_3ns_7s_7_1_1      |        0|   0|  0|   52|    0|
    |mul_3s_3s_3_1_1_U30       |mul_3s_3s_3_1_1       |        0|   0|  0|    9|    0|
    |mul_4ns_3s_7_1_1_U40      |mul_4ns_3s_7_1_1      |        0|   0|  0|   24|    0|
    |mul_4ns_8ns_9_1_1_U93     |mul_4ns_8ns_9_1_1     |        0|   0|  0|   62|    0|
    |mul_4s_4s_4_1_1_U39       |mul_4s_4s_4_1_1       |        0|   0|  0|   13|    0|
    |mul_4s_4s_4_1_1_U55       |mul_4s_4s_4_1_1       |        0|   0|  0|   13|    0|
    |mul_4s_4s_4_1_1_U87       |mul_4s_4s_4_1_1       |        0|   0|  0|   13|    0|
    |mul_5ns_3s_7_1_1_U27      |mul_5ns_3s_7_1_1      |        0|   0|  0|   33|    0|
    |mul_5ns_4s_9_1_1_U34      |mul_5ns_4s_9_1_1      |        0|   0|  0|   33|    0|
    |mul_5ns_5s_10_1_1_U52     |mul_5ns_5s_10_1_1     |        0|   0|  0|   33|    0|
    |mul_5s_2s_7_1_1_U44       |mul_5s_2s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_5s_3s_5_1_1_U25       |mul_5s_3s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_3s_8_1_1_U29       |mul_5s_3s_8_1_1       |        0|   0|  0|   33|    0|
    |mul_5s_5s_5_1_1_U19       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U26       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U42       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U56       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U75       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_6s_5s_6_1_1_U41       |mul_6s_5s_6_1_1       |        0|   0|  0|   26|    0|
    |mul_6s_6s_6_1_1_U6        |mul_6s_6s_6_1_1       |        0|   0|  0|   26|    0|
    |mul_7ns_5s_11_1_1_U22     |mul_7ns_5s_11_1_1     |        0|   0|  0|   52|    0|
    |mul_7ns_5s_12_1_1_U24     |mul_7ns_5s_12_1_1     |        0|   0|  0|   52|    0|
    |mul_7ns_7ns_14_1_1_U64    |mul_7ns_7ns_14_1_1    |        0|   0|  0|   52|    0|
    |mul_7s_4s_7_1_1_U96       |mul_7s_4s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_14_1_1_U76      |mul_7s_7s_14_1_1      |        0|   0|  0|   52|    0|
    |mul_7s_7s_7_1_1_U9        |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U17       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U72       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U74       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U78       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U81       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_8ns_11ns_17_1_1_U49   |mul_8ns_11ns_17_1_1   |        0|   0|  0|  140|    0|
    |mul_8ns_4s_9_1_1_U37      |mul_8ns_4s_9_1_1      |        0|   0|  0|   62|    0|
    |mul_8ns_5ns_11_1_1_U73    |mul_8ns_5ns_11_1_1    |        0|   0|  0|   62|    0|
    |mul_8ns_5s_13_1_1_U57     |mul_8ns_5s_13_1_1     |        0|   0|  0|   62|    0|
    |mul_8ns_7s_15_1_1_U51     |mul_8ns_7s_15_1_1     |        0|   0|  0|   62|    0|
    |mul_8ns_8s_16_1_1_U80     |mul_8ns_8s_16_1_1     |        0|   0|  0|   62|    0|
    |mul_8ns_9ns_15_1_1_U70    |mul_8ns_9ns_15_1_1    |        0|   0|  0|   88|    0|
    |mul_8s_3s_11_1_1_U33      |mul_8s_3s_11_1_1      |        0|   0|  0|   62|    0|
    |mul_8s_5s_8_1_1_U28       |mul_8s_5s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_6s_13_1_1_U61      |mul_8s_6s_13_1_1      |        0|   0|  0|   41|    0|
    |mul_8s_7s_11_1_1_U35      |mul_8s_7s_11_1_1      |        0|   0|  0|   41|    0|
    |mul_8s_7s_15_1_1_U92      |mul_8s_7s_15_1_1      |        0|   0|  0|   62|    0|
    |mul_8s_7s_8_1_1_U83       |mul_8s_7s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U54       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U62       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U66       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U90       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_9ns_10ns_11_1_1_U14   |mul_9ns_10ns_11_1_1   |        0|   0|  0|  114|    0|
    |mul_9ns_10ns_19_1_1_U11   |mul_9ns_10ns_19_1_1   |        0|   0|  0|  114|    0|
    |mul_9ns_10ns_19_1_1_U13   |mul_9ns_10ns_19_1_1   |        0|   0|  0|  114|    0|
    |mul_9ns_4s_13_1_1_U99     |mul_9ns_4s_13_1_1     |        0|   0|  0|   88|    0|
    |mul_9ns_5s_14_1_1_U43     |mul_9ns_5s_14_1_1     |        0|   0|  0|   88|    0|
    |mul_9s_4s_13_1_1_U46      |mul_9s_4s_13_1_1      |        0|   0|  0|   88|    0|
    |mul_9s_4s_13_1_1_U47      |mul_9s_4s_13_1_1      |        0|   0|  0|   88|    0|
    |mul_9s_8s_9_1_1_U97       |mul_9s_8s_9_1_1       |        0|   0|  0|   51|    0|
    |mul_9s_9s_9_1_1_U5        |mul_9s_9s_9_1_1       |        0|   0|  0|   51|    0|
    |mul_9s_9s_9_1_1_U20       |mul_9s_9s_9_1_1       |        0|   0|  0|   51|    0|
    |mul_9s_9s_9_1_1_U71       |mul_9s_9s_9_1_1       |        0|   0|  0|   51|    0|
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |Total                     |                      |        0|   0|  0| 6981|    0|
    +--------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln189_fu_627_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln191_fu_650_p2   |         +|   0|  0|  13|          10|          10|
    |add_ln226_fu_1006_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln235_fu_1212_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln255_fu_1423_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln258_fu_1576_p2  |         +|   0|  0|  14|           9|           9|
    |add_ln304_fu_2080_p2  |         +|   0|  0|   8|           8|           8|
    |m107_fu_1647_p2       |         +|   0|  0|  15|           8|           8|
    |m125_fu_1805_p2       |         +|   0|  0|  13|          10|          10|
    |m138_fu_1969_p2       |         +|   0|  0|  14|           9|           9|
    |m142_fu_2085_p2       |         +|   0|  0|   8|           8|           8|
    |m25_fu_618_p2         |         +|   0|  0|  13|           5|           5|
    |m31_fu_656_p2         |         +|   0|  0|  13|          10|          10|
    |m32_fu_662_p2         |         +|   0|  0|  13|          10|          10|
    |m42_fu_713_p2         |         +|   0|  0|  15|           8|           8|
    |m54_fu_946_p2         |         +|   0|  0|  13|           4|           4|
    |m55_fu_951_p2         |         +|   0|  0|  14|           7|           7|
    |m57_fu_1077_p2        |         +|   0|  0|  13|          10|          10|
    |m60_fu_972_p2         |         +|   0|  0|  10|           2|           2|
    |m61_fu_984_p2         |         +|   0|  0|  15|           8|           8|
    |m71_fu_1146_p2        |         +|   0|  0|  13|          10|          10|
    |m82_fu_1348_p2        |         +|   0|  0|  13|          10|          10|
    |m90_fu_1415_p2        |         +|   0|  0|  15|           8|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 298|         193|         193|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  125|         28|    1|         28|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  125|         28|    1|         28|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln191_reg_2174      |  10|   0|   10|          0|
    |add_ln235_reg_2418      |  10|   0|   10|          0|
    |add_ln255_reg_2525      |  10|   0|   10|          0|
    |add_ln258_reg_2599      |   9|   0|    9|          0|
    |ap_CS_fsm               |  27|   0|   27|          0|
    |in18_reg_2156           |   9|   0|    9|          0|
    |m100_reg_2573           |  10|   0|   10|          0|
    |m102_reg_2611           |   8|   0|    8|          0|
    |m103_reg_2530           |   5|   0|    5|          0|
    |m104_reg_2617           |  10|   0|   10|          0|
    |m105_reg_2622           |   7|   0|    7|          0|
    |m107_reg_2644           |   8|   0|    8|          0|
    |m108_reg_2672           |   8|   0|    8|          0|
    |m111_reg_2666           |   5|   0|    5|          0|
    |m113_reg_2655           |   9|   0|    9|          0|
    |m114_reg_2694           |   7|   0|    7|          0|
    |m117_reg_2683           |  10|   0|   10|          0|
    |m118_reg_2699           |  10|   0|   10|          0|
    |m120_reg_2710           |   8|   0|    8|          0|
    |m121_reg_2717           |   7|   0|    7|          0|
    |m122_reg_2723           |  10|   0|   10|          0|
    |m123_reg_2779           |   8|   0|    8|          0|
    |m124_reg_2800           |   8|   0|    8|          0|
    |m125_reg_2736           |  10|   0|   10|          0|
    |m127_reg_2752           |  10|   0|   10|          0|
    |m128_reg_2806           |   9|   0|    9|          0|
    |m130_reg_2784           |  10|   0|   10|          0|
    |m132_reg_2763           |   4|   0|    4|          0|
    |m133_reg_2768           |   8|   0|    8|          0|
    |m134_reg_2789           |  10|   0|   10|          0|
    |m137_reg_2794           |   4|   0|    4|          0|
    |m19_reg_2100            |  10|   0|   10|          0|
    |m21_reg_2105            |   9|   0|    9|          0|
    |m22_reg_2116            |   9|   0|    9|          0|
    |m23_reg_2121            |   9|   0|    9|          0|
    |m24_reg_2126            |   6|   0|    6|          0|
    |m25_reg_2161            |   5|   0|    5|          0|
    |m26_reg_2131            |  10|   0|   10|          0|
    |m28_reg_2166            |   7|   0|    7|          0|
    |m30_reg_2141            |   3|   0|    3|          0|
    |m31_reg_2179            |  10|   0|   10|          0|
    |m32_reg_2184            |  10|   0|   10|          0|
    |m34_reg_2207            |  10|   0|   10|          0|
    |m39_reg_2223            |   3|   0|    3|          0|
    |m40_reg_2246            |   7|   0|    7|          0|
    |m41_reg_2251            |   3|   0|    3|          0|
    |m42_reg_2201            |   8|   0|    8|          0|
    |m43_reg_2228            |  10|   0|   10|          0|
    |m44_reg_2258            |   5|   0|    5|          0|
    |m45_reg_2271            |   8|   0|    8|          0|
    |m48_reg_2347            |  10|   0|   10|          0|
    |m49_reg_2278            |   7|   0|    7|          0|
    |m50_reg_2284            |   7|   0|    7|          0|
    |m51_reg_2352            |  10|   0|   10|          0|
    |m52_reg_2266            |   9|   0|    9|          0|
    |m53_reg_2290            |   5|   0|    5|          0|
    |m54_reg_2318            |   4|   0|    4|          0|
    |m58_reg_2306            |   3|   0|    3|          0|
    |m59_reg_2324            |   5|   0|    5|          0|
    |m60_reg_2332            |   2|   0|    2|          0|
    |m61_reg_2337            |   8|   0|    8|          0|
    |m62_reg_2364            |  11|   0|   11|          0|
    |m63_reg_2342            |   3|   0|    3|          0|
    |m65_reg_2369            |  10|   0|   10|          0|
    |m67_reg_2358            |   8|   0|    8|          0|
    |m69_reg_2384            |   9|   0|    9|          0|
    |m70_reg_2413            |   5|   0|    5|          0|
    |m71_reg_2392            |  10|   0|   10|          0|
    |m72_reg_2398            |   4|   0|    4|          0|
    |m74_reg_2403            |   4|   0|    4|          0|
    |m76_reg_2424            |   7|   0|    7|          0|
    |m77_reg_2430            |   5|   0|    5|          0|
    |m78_reg_2436            |   8|   0|    8|          0|
    |m79_reg_2442            |   9|   0|    9|          0|
    |m80_reg_2462            |   8|   0|    8|          0|
    |m81_reg_2469            |  10|   0|   10|          0|
    |m82_reg_2474            |  10|   0|   10|          0|
    |m84_reg_2482            |   8|   0|    8|          0|
    |m85_reg_2447            |  10|   0|   10|          0|
    |m88_reg_2540            |   7|   0|    7|          0|
    |m89_reg_2492            |   6|   0|    6|          0|
    |m90_reg_2519            |   8|   0|    8|          0|
    |m92_reg_2562            |  13|   0|   13|          0|
    |m94_reg_2568            |   8|   0|    8|          0|
    |m95_reg_2545            |   7|   0|    7|          0|
    |m98_reg_2550            |  10|   0|   10|          0|
    |m99_reg_2639            |  10|   0|   10|          0|
    |mul_ln285_reg_2747      |   8|   0|    8|          0|
    |sext_ln230_reg_2379     |  18|   0|   18|          0|
    |sext_ln279_reg_2678     |  15|   0|   15|          0|
    |trunc_ln188_reg_2111    |  10|   0|   10|          0|
    |trunc_ln190_reg_2136    |   7|   0|    7|          0|
    |trunc_ln200_reg_2196    |   3|   0|    3|          0|
    |trunc_ln202_reg_2151    |   7|   0|    7|          0|
    |trunc_ln206_1_reg_2236  |   5|   0|    5|          0|
    |trunc_ln206_reg_2218    |   5|   0|    5|          0|
    |trunc_ln210_reg_2190    |  10|   0|   10|          0|
    |trunc_ln214_1_reg_2241  |   9|   0|    9|          0|
    |trunc_ln214_reg_2213    |   9|   0|    9|          0|
    |trunc_ln215_reg_2146    |   5|   0|    5|          0|
    |trunc_ln216_reg_2296    |   4|   0|    4|          0|
    |trunc_ln222_reg_2301    |   2|   0|    2|          0|
    |trunc_ln225_reg_2313    |   3|   0|    3|          0|
    |trunc_ln228_reg_2374    |   6|   0|    6|          0|
    |trunc_ln245_reg_2408    |   8|   0|    8|          0|
    |trunc_ln252_1_reg_2452  |   8|   0|    8|          0|
    |trunc_ln252_reg_2499    |   8|   0|    8|          0|
    |trunc_ln253_1_reg_2509  |   4|   0|    4|          0|
    |trunc_ln253_reg_2504    |   4|   0|    4|          0|
    |trunc_ln255_reg_2514    |  10|   0|   10|          0|
    |trunc_ln256_1_reg_2457  |   8|   0|    8|          0|
    |trunc_ln256_reg_2535    |   8|   0|    8|          0|
    |trunc_ln262_reg_2557    |   8|   0|    8|          0|
    |trunc_ln264_reg_2578    |   8|   0|    8|          0|
    |trunc_ln265_reg_2487    |   5|   0|    5|          0|
    |trunc_ln269_reg_2628    |   8|   0|    8|          0|
    |trunc_ln273_reg_2660    |   5|   0|    5|          0|
    |trunc_ln274_1_reg_2589  |   7|   0|    7|          0|
    |trunc_ln274_reg_2650    |   7|   0|    7|          0|
    |trunc_ln275_reg_2606    |   9|   0|    9|          0|
    |trunc_ln276_1_reg_2594  |   7|   0|    7|          0|
    |trunc_ln276_reg_2583    |   7|   0|    7|          0|
    |trunc_ln281_reg_2633    |   7|   0|    7|          0|
    |trunc_ln283_reg_2689    |   7|   0|    7|          0|
    |trunc_ln285_reg_2731    |   8|   0|    8|          0|
    |trunc_ln290_reg_2705    |   9|   0|    9|          0|
    |trunc_ln294_1_reg_2742  |   4|   0|    4|          0|
    |trunc_ln300_reg_2758    |   9|   0|    9|          0|
    |trunc_ln301_reg_2811    |   8|   0|    8|          0|
    |trunc_ln306_reg_2774    |   7|   0|    7|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |1012|   0| 1012|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|        case_1|  return value|
|in_data_0           |   in|   16|     ap_none|     in_data_0|       pointer|
|in_data_1           |   in|   16|     ap_none|     in_data_1|       pointer|
|in_data_2           |   in|   16|     ap_none|     in_data_2|       pointer|
|in_data_3           |   in|   16|     ap_none|     in_data_3|       pointer|
|in_data_4           |   in|   16|     ap_none|     in_data_4|       pointer|
|in_data_5           |   in|   16|     ap_none|     in_data_5|       pointer|
|in_data_6           |   in|   16|     ap_none|     in_data_6|       pointer|
|in_data_7           |   in|   16|     ap_none|     in_data_7|       pointer|
|in_data_8           |   in|   16|     ap_none|     in_data_8|       pointer|
|in_data_9           |   in|   16|     ap_none|     in_data_9|       pointer|
|in_data_10          |   in|   16|     ap_none|    in_data_10|       pointer|
|in_data_11          |   in|   16|     ap_none|    in_data_11|       pointer|
|in_data_12          |   in|   16|     ap_none|    in_data_12|       pointer|
|in_data_13          |   in|   16|     ap_none|    in_data_13|       pointer|
|in_data_14          |   in|   16|     ap_none|    in_data_14|       pointer|
|in_data_15          |   in|   16|     ap_none|    in_data_15|       pointer|
|in_data_16          |   in|   16|     ap_none|    in_data_16|       pointer|
|in_data_17          |   in|   16|     ap_none|    in_data_17|       pointer|
|out_data_0          |  out|   16|      ap_vld|    out_data_0|       pointer|
|out_data_0_ap_vld   |  out|    1|      ap_vld|    out_data_0|       pointer|
|out_data_1          |  out|   16|      ap_vld|    out_data_1|       pointer|
|out_data_1_ap_vld   |  out|    1|      ap_vld|    out_data_1|       pointer|
|out_data_2          |  out|   16|      ap_vld|    out_data_2|       pointer|
|out_data_2_ap_vld   |  out|    1|      ap_vld|    out_data_2|       pointer|
|out_data_3          |  out|   16|      ap_vld|    out_data_3|       pointer|
|out_data_3_ap_vld   |  out|    1|      ap_vld|    out_data_3|       pointer|
|out_data_4          |  out|   16|      ap_vld|    out_data_4|       pointer|
|out_data_4_ap_vld   |  out|    1|      ap_vld|    out_data_4|       pointer|
|out_data_5          |  out|   16|      ap_vld|    out_data_5|       pointer|
|out_data_5_ap_vld   |  out|    1|      ap_vld|    out_data_5|       pointer|
|out_data_6          |  out|   16|      ap_vld|    out_data_6|       pointer|
|out_data_6_ap_vld   |  out|    1|      ap_vld|    out_data_6|       pointer|
|out_data_7          |  out|   16|      ap_vld|    out_data_7|       pointer|
|out_data_7_ap_vld   |  out|    1|      ap_vld|    out_data_7|       pointer|
|out_data_8          |  out|   16|      ap_vld|    out_data_8|       pointer|
|out_data_8_ap_vld   |  out|    1|      ap_vld|    out_data_8|       pointer|
|out_data_9          |  out|   16|      ap_vld|    out_data_9|       pointer|
|out_data_9_ap_vld   |  out|    1|      ap_vld|    out_data_9|       pointer|
|out_data_10         |  out|   16|      ap_vld|   out_data_10|       pointer|
|out_data_10_ap_vld  |  out|    1|      ap_vld|   out_data_10|       pointer|
|out_data_11         |  out|   16|      ap_vld|   out_data_11|       pointer|
|out_data_11_ap_vld  |  out|    1|      ap_vld|   out_data_11|       pointer|
|out_data_12         |  out|   16|      ap_vld|   out_data_12|       pointer|
|out_data_12_ap_vld  |  out|    1|      ap_vld|   out_data_12|       pointer|
|out_data_13         |  out|   16|      ap_vld|   out_data_13|       pointer|
|out_data_13_ap_vld  |  out|    1|      ap_vld|   out_data_13|       pointer|
|out_data_14         |  out|   16|      ap_vld|   out_data_14|       pointer|
|out_data_14_ap_vld  |  out|    1|      ap_vld|   out_data_14|       pointer|
|out_data_15         |  out|   16|      ap_vld|   out_data_15|       pointer|
|out_data_15_ap_vld  |  out|    1|      ap_vld|   out_data_15|       pointer|
|out_data_16         |  out|   16|      ap_vld|   out_data_16|       pointer|
|out_data_16_ap_vld  |  out|    1|      ap_vld|   out_data_16|       pointer|
|out_data_17         |  out|   16|      ap_vld|   out_data_17|       pointer|
|out_data_17_ap_vld  |  out|    1|      ap_vld|   out_data_17|       pointer|
|out_data_18         |  out|   16|      ap_vld|   out_data_18|       pointer|
|out_data_18_ap_vld  |  out|    1|      ap_vld|   out_data_18|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

