URL: http://www-csag.cs.uiuc.edu/papers/morph.ps
Refering-URL: http://www-csag.cs.uiuc.edu/papers/index.html
Root-URL: http://www.cs.uiuc.edu
Title: "Integrating networks and memory hierarchies in a multicomputer node architecture," "Design of a self-timed vlsi
Author: [] L. Choi and A. A. Chien, [] W. J. Dally and P. Song, [] W. Dally, A. Chien, J. Fiske, G. Fyler, W. Horwat, J. Keen, R. Lethin, M. Noakes, P. Nuth, and D. Wills, [] E. Spertus, S. C. Goldstein, K. E. Schauser, T. von Eicken, D. E. Culler, and W. J. Dally, tve/ucb papers/isca.ps. [] S. Borkar, et. al., [] T. H. Szymanski and H. S. Hinton, [] B. Falsafi, et. al., [] J. Plevyak and A. A. Chien, J. Plevyak, V. Karamcheti, X. Zhang, and A. Chien, [] J. Plevyak and A. Chien, [] K. D. Cooper, M. W. Hall, and K. Kennedy, [] M. W. Hall, J. M. Mellor-Crummey, A. Clarle, and R. G. Rodr iguez, "FIAT: [] M. W. Hall, K. Kennedy, and K. S. McKinley, "In-terprocedural [] J.-D. Choi, M. Burke, and P. Carini, G. Agrawal, J. Saltz, and R. Das, [] A. Aho and M. Corasick, [] F. Bodin and A. Seznec, N. P. Jouppi, pp. -, . [] Z. Zhang and J. Torrellas, . [] P. Stenstrom, T. Joe, and A. Gupta, M. D. Hill and A. J. Smith, [] K. L. Johnson, M. F. Kaashoek, and D. A. Wal-lach, [] P. Keleher, A. L. Cox, S. Dwarkadas, and W. Zwaenopol, ference, pp. -, Jan. . [] J. Bennett, J. B. Carter, and W. Zwaenepoel, [] S. Eggers, [] P. M. Kogge, 
Address: 245 First Street, Cambridge, MA 02154-1264,  Englewood Cliffs, NJ: Prentice Hall, 1991.  Berkeley, 1989.  
Affiliation: [30] Cray Research, Inc., Eagan, Minnesota 55121, CRAY  [31] Thinking Machines Corporation,  sity of California at  
Date: 23-39, April 1992.  June 1994.  October 1991.  105-118, April 1993.  522-545, August 1993.  424-434, Nov. 1991.  June 1995.  333-340, June 1975.  63-79, Mar 1992.  Apr. 1996.  
Web: http://www-csag.cs.uiuc.edu/papers/ipps94.ps.  http://www.cs.cornell.edu/Info/People/  
Note: in Proceedings of the International Parallel Processing Symposium, April 1994. Available from  in Proceedings of the International Conference on Computer De sign, pp. 230-4, IEEE Computer Society, 1987. [24] W. J. Dally, et. al., "The message-driven processor," IEEE Micro, pp.  1992 IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 416-19,  and the CM-5," in Proceedings of the 20th Annual International Symposium on Computer Architecture, pp. 302-313, IEEE Computer Society, 1993. Availabe from  in Proceedings of the 17th International Symposium on Computer Architecture, pp. 70-81, IEEE Computer Society, 1990. [28] S. Borkar, et. al., "iWarp: An integrated solution to high-speed parallel computing," in Proceedings of Supercomputing '88, pp. 330-341, IEEE Press, 1988. Or  The Connection Machine CM-5 Technical Summary,  computing '94, (Washington, D.C.), 1994. [33] Snir, et. al., MPI: The Complete Reference. MIT Press, 1995. [34] D. E. Comer, Internetworking with TCP/IP Vol I: Principles Protocols, and Architecture, 2nd edition.  Languages and Architectures, pp. 324-340, 1994. [36]  guages, vol. 19, no. 2, pp.  pp.  ation," in Proceedings of the 4 th Annual Conference on High-Performance Computing (Supercomputing '91), pp.  pp. 232-245, ACM SIGPLAN, 1993. [42]  the 1995 ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 258-269,  tions ACM, vol. 18, no. 6, pp.  the International Symposium on Computer Architec ture, 1995. [45]  and coma architectures," in Proceedings of the 19th International Symposium on Computer Architecture, pp. 80-91, IEEE Computer Society, IEEE Press, 1992. [48]  in Proceedings of the Second ACM SIGPLAN Symposium on the Principles and Practice of Parallel Programming, 1990. [52] D. Lenoski and et al., "The Stanford DASH Multipro cessor," IEEE Computer, pp.  PhD thesis, Univer  
Pubnum: ICPAT-94,  Technical Note, 1992.  (PAWS),  
Abstract-found: 0
Intro-found: 1
Reference: [1] <institution> "Seminconductor technology workshop conclusions," Roadmap, Semiconductor Industry Association, </institution> <year> 1993. </year>
Reference: [2] <author> P. P. Gelsinger, et. al., </author> <title> "Microprocessor Circa 2000," </title> <journal> IEEE Spectrum, </journal> <volume> vol. 26, no. 10, </volume> <pages> pp. 43-47, </pages> <month> Oct. </month> <year> 1989. </year>
Reference: [3] <author> C. Hu, </author> <title> "Low-voltage cmos device scaling," </title> <booktitle> in Proceedings of the IEEE International Solid State Circuits Conference, </booktitle> <year> 1994. </year>
Reference: [4] <author> R. Weiss, "64-Gbit DRAMs, </author> <title> 1-GHz Microprocessors Expected by 2010," </title> <booktitle> Computer Design, </booktitle> <month> May </month> <year> 1995. </year>
Reference: [5] <author> J. M. Rabaey, </author> <title> Digital Integrated Circuits, ch. 8. </title> <publisher> Prentice-Hall, </publisher> <year> 1996. </year>
Reference: [6] <author> R. K. Gupta, </author> <title> Co-Synthesis of Hardware and Software for Digital Embedded Systems. </title> <publisher> Kluwer Academic Publishers, </publisher> <address> Boston, </address> <year> 1995. </year>
Reference: [7] <author> C. Coelho and G. D. </author> <title> Micheli, "Dynamic scheduling and synchronization synthesis of concurrent digital systems under system-level constraints," </title> <booktitle> in Proceedings of the IEEE International Conference on Computer-Aided Design, </booktitle> <pages> pp. 175-181, </pages> <month> Nov. </month> <year> 1994. </year>
Reference: [8] <author> K.-S. Chung, R. K. Gupta, and C. L. Liu, </author> <title> "An algorithm for synthesis of system-level interface circuits," </title> <booktitle> in Proceedings of the IEEE International Conference on Computer-Aided Design, </booktitle> <month> Nov. </month> <year> 1996. </year>
Reference: [9] <author> G. Borriello and R. Katz, </author> <title> "Synthesis and Optimization of Interface Transducer Logic," </title> <booktitle> in Proceedings of the IEEE International Conference on Computer-Aided Design, </booktitle> <pages> pp. 274-277, </pages> <month> Nov. </month> <year> 1987. </year>
Reference: [10] <author> P. Chou, R. Ortega, and G. Borriello, </author> <booktitle> "Synthesis of the Hardware/Software Interface in Microcontroller-Based Systems," in Proceedings of the IEEE International Conference on Computer-Aided Design, </booktitle> <address> (Santa Clara), </address> <pages> pp. 488-495, </pages> <month> Nov. </month> <year> 1992. </year>
Reference: [11] <author> E. Anderson et. al., </author> <title> LAPACK Users' Guide. </title> <address> Philadel-phia, PA: </address> <publisher> SIAM, </publisher> <year> 1992. </year>
Reference: [12] <author> J. J. Dongarra, R. Pozo, and D. W. Walker, "LA-PACK++: </author> <title> A design overview of object-oriented extensions for high performance linear algebra," </title> <booktitle> in Proceedings of Supercomputing'93, </booktitle> <pages> pp. 162-171, </pages> <year> 1993. </year>
Reference: [13] <editor> T. Keffer, ed., </editor> <booktitle> Proceedings of the SIAM Object-oriented Numerics Conference. Rogue Wave Software, </booktitle> <year> 1993. </year>
Reference: [14] <editor> T. Keffer, ed., </editor> <booktitle> Proceedings of the SIAM Object-oriented Numerics Conference. Rogue Wave Software, </booktitle> <year> 1994. </year>
Reference: [15] <author> S. Baden, </author> <title> "Programming abstractions for run-time partitioning of scientific continuum calculations running on multiprocessors," </title> <type> Tech. Rep. </type> <institution> LBL-24643, University of California, Lawrence Berkely Laboratory, </institution> <year> 1988. </year> <booktitle> Also in Proceedings of the Third SIAM Conference on Parallel Processing for Scientific Computing, </booktitle> <month> December </month> <year> 1987, </year> <institution> Los Angeles, Calfornia. </institution>
Reference: [16] <editor> Various, ed., </editor> <booktitle> Proceedings of the SIGPLAN Conference on Object Oriented Programming, Systems, Languages, and Applications. </booktitle> <publisher> ACM Press, </publisher> <year> 1986-. </year> <title> [17] "Common object request broker: Architecture and specification," </title> <type> Tech. Rep. </type> <institution> Document Number 93-, The Object Management Group, </institution> <year> 1993. </year> <title> [18] "Orb 2.0 rfp submission," </title> <type> Tech. Rep. </type> <institution> Document 94.9.41, The Object Management Group, </institution> <year> 1994. </year>
Reference: [19] <author> W. Wulf and S. McKee, </author> <title> "Hitting the memory wall: Implications of the obvious," Computer Architecture News, </title> <year> 1995. </year>
Reference: [20] <author> C. L. Seitz, </author> <title> "Let's route packets instead of wires," </title> <booktitle> in Proceedings of the 6th MIT Conference on Advanced Research in VLSI (W. </booktitle> <editor> J. Dally, </editor> <publisher> ed.), </publisher> <pages> pp. 133-37, </pages> <publisher> MIT Press, </publisher> <year> 1990. </year>

References-found: 18

