<html><body><samp><pre>
<!@TC:1738817037>
#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: batman.ece.northwestern.edu

# Wed Feb  5 22:43:57 2025

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: batman.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126625
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1738817041> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: batman.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126625
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1738817041> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1738817041> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1738817041> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1738817041> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1738817041> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1738817041> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv" (library work)
@I::"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv" (library work)
@I::"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/gray_scale.sv" (library work)
@I::"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/manage_fifo.sv" (library work)
@I::"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv" (library work)
Verilog syntax check successful!
Selecting top level module edge_detect_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:2:7:2:11:@N:CG364:@XP_MSG">fifo.sv(2)</a><!@TM:1738817041> | Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000011000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000000100
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = fifo_24s_4s_3s
Running optimization stage 1 on fifo_24s_4s_3s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/manage_fifo.sv:1:7:1:18:@N:CG364:@XP_MSG">manage_fifo.sv(1)</a><!@TM:1738817041> | Synthesizing module manage_fifo in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	NUM_INPUTS=32'b00000000000000000000000000000001
	NUM_OUTPUTS=32'b00000000000000000000000000000001
   Generated name = manage_fifo_8s_1s_1s
Running optimization stage 1 on manage_fifo_8s_1s_1s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/gray_scale.sv:1:7:1:17:@N:CG364:@XP_MSG">gray_scale.sv(1)</a><!@TM:1738817041> | Synthesizing module gray_scale in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = gray_scale_8s
Running optimization stage 1 on gray_scale_8s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:2:7:2:11:@N:CG364:@XP_MSG">fifo.sv(2)</a><!@TM:1738817041> | Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000000100
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = fifo_8s_4s_3s
Running optimization stage 1 on fifo_8s_4s_3s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:2:7:2:12:@N:CG364:@XP_MSG">sobel.sv(2)</a><!@TM:1738817041> | Synthesizing module sobel in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	IMAGE_WIDTH=32'b00000000000000000000001011010000
	IMAGE_HEIGHT=32'b00000000000000000000001000011100
	KERNEL_LEN=32'b00000000000000000000000000000011
   Generated name = sobel_8s_720s_540s_3s
Running optimization stage 1 on sobel_8s_720s_540s_3s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv:1:7:1:22:@N:CG364:@XP_MSG">edge_detect_top.sv(1)</a><!@TM:1738817041> | Synthesizing module edge_detect_top in library work.
Running optimization stage 1 on edge_detect_top .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  5 22:43:57 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: batman.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126625
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1738817041> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv:1:7:1:22:@N:NF107:@XP_MSG">edge_detect_top.sv(1)</a><!@TM:1738817041> | Selected library: work cell: edge_detect_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv:1:7:1:22:@N:NF107:@XP_MSG">edge_detect_top.sv(1)</a><!@TM:1738817041> | Selected library: work cell: edge_detect_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  5 22:43:57 2025

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
Log file for distribution node work.edge_detect_top.verilog  <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/synwork//distcomp/distcomp0/distcomp0.log:@XP_FILE">distcomp0.log</a>
Compiling work_edge_detect_top_verilog as a separate process
Compilation of node work.edge_detect_top finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:02s, Total real run time = 0h:00m:02s

Distributed Compiler Report
***************************

DP Name                          Status      Start time     End Time       Total Real Time     Log File                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.edge_detect_top.verilog     Success     0h:00m:00s     0h:00m:02s     0h:00m:02s          /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/synwork//distcomp/distcomp0/distcomp0.log
==============================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: batman.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126625
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1738817041> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  5 22:44:00 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  5 22:44:01 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1738817037>
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: batman.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126625
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1738817042> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv:1:7:1:22:@N:NF107:@XP_MSG">edge_detect_top.sv(1)</a><!@TM:1738817042> | Selected library: work cell: edge_detect_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv:1:7:1:22:@N:NF107:@XP_MSG">edge_detect_top.sv(1)</a><!@TM:1738817042> | Selected library: work cell: edge_detect_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  5 22:44:02 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1738817037>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1738817037>
# Wed Feb  5 22:44:02 2025


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: batman.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126625
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport6></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1738817043> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1738817043> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel_scck.rpt:@XP_FILE">sobel_scck.rpt</a>
Printing clock  summary report in "/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel_scck.rpt" file 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1738817043> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1738817043> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1738817043> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1738817043> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1738817043> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 126MB)

@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1738817043> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1738817043> | UMR3 is only supported for HAPS-80. 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                   Requested     Requested     Clock        Clock                     Clock
Level     Clock                   Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------
0 -       System                  1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                          
0 -       edge_detect_top|clk     180.5 MHz     5.540         inferred     Autoconstr_clkgroup_0     279  
==========================================================================================================



Clock Load Summary
***********************

                        Clock     Source        Clock Pin                            Non-clock Pin     Non-clock Pin
Clock                   Load      Pin           Seq Example                          Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------
System                  0         -             -                                    -                 -            
                                                                                                                    
edge_detect_top|clk     279       clk(port)     sobel_out_fifo.fifo_buf[7:0].CLK     -                 -            
====================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:63:4:63:13:@W:MT529:@XP_MSG">fifo.sv(63)</a><!@TM:1738817043> | Found inferred clock edge_detect_top|clk which controls 279 sequential elements including in_to_gray_fifo.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1738817043> | Writing default property annotation file /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 126MB)

Encoding state machine out_ff_state[1:0] (in view: work.manage_fifo_8s_1s_1s(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/manage_fifo.sv:63:2:63:11:@N:MO225:@XP_MSG">manage_fifo.sv(63)</a><!@TM:1738817043> | There are no possible illegal states for state machine out_ff_state[1:0] (in view: work.manage_fifo_8s_1s_1s(verilog)); safe FSM implementation is not required.
Encoding state machine sobel_state[3:0] (in view: work.sobel_8s_720s_540s_3s(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
   100 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:MO225:@XP_MSG">sobel.sv(138)</a><!@TM:1738817043> | There are no possible illegal states for state machine sobel_state[3:0] (in view: work.sobel_8s_720s_540s_3s(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 155MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 155MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 49MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb  5 22:44:03 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1738817037>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1738817037>
# Wed Feb  5 22:44:03 2025


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: batman.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126625
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport8></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1738817046> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1738817046> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1738817046> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1738817046> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1738817046> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1738817046> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1738817046> | Auto Constrain mode is enabled 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/gray_scale.sv:18:49:19:75:@N:MF236:@XP_MSG">gray_scale.sv(18)</a><!@TM:1738817046> | Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

Encoding state machine out_ff_state[1:0] (in view: work.manage_fifo_8s_1s_1s(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/manage_fifo.sv:63:2:63:11:@N:MO225:@XP_MSG">manage_fifo.sv(63)</a><!@TM:1738817046> | There are no possible illegal states for state machine out_ff_state[1:0] (in view: work.manage_fifo_8s_1s_1s(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:MO231:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Found counter in view:work.sobel_8s_720s_540s_3s(verilog) instance shift_reg_1_addr_cntr_reg[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:MO231:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Found counter in view:work.sobel_8s_720s_540s_3s(verilog) instance shift_reg_addr_cntr_reg[9:0] 
Encoding state machine sobel_state[3:0] (in view: work.sobel_8s_720s_540s_3s(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
   100 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:MO225:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | There are no possible illegal states for state machine sobel_state[3:0] (in view: work.sobel_8s_720s_540s_3s(verilog)); safe FSM implementation is not required.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[0] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[1] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[2] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[3] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[4] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[5] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[6] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[7] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[8] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[9] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[10] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[11] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[12] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[13] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[14] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[15] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[16] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[17] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[18] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[19] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[20] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[21] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[22] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance in_to_gray_fifo.dout[23] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[0] (in view: work.fifo_8s_4s_3s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[1] (in view: work.fifo_8s_4s_3s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[2] (in view: work.fifo_8s_4s_3s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[3] (in view: work.fifo_8s_4s_3s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[4] (in view: work.fifo_8s_4s_3s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[5] (in view: work.fifo_8s_4s_3s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[6] (in view: work.fifo_8s_4s_3s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[7] (in view: work.fifo_8s_4s_3s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg[0] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg[1] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg[2] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg[3] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg[4] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg[5] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg[6] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg[7] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg_1[0] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg_1[1] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg_1[2] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg_1[3] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg_1[4] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg_1[5] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg_1[6] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg_1[7] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg[0] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg[1] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg[2] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg[3] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg[4] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg[5] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg[6] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg[7] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg_1[0] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg_1[1] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg_1[2] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg_1[3] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg_1[4] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg_1[5] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg_1[6] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg_1[7] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[0] (in view: work.fifo_8s_4s_3s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Boundary register dout[0] (in view: work.fifo_8s_4s_3s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[1] (in view: work.fifo_8s_4s_3s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Boundary register dout[1] (in view: work.fifo_8s_4s_3s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[2] (in view: work.fifo_8s_4s_3s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Boundary register dout[2] (in view: work.fifo_8s_4s_3s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[3] (in view: work.fifo_8s_4s_3s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Boundary register dout[3] (in view: work.fifo_8s_4s_3s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[4] (in view: work.fifo_8s_4s_3s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Boundary register dout[4] (in view: work.fifo_8s_4s_3s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[5] (in view: work.fifo_8s_4s_3s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Boundary register dout[5] (in view: work.fifo_8s_4s_3s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[6] (in view: work.fifo_8s_4s_3s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Boundary register dout[6] (in view: work.fifo_8s_4s_3s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Removing sequential instance dout[7] (in view: work.fifo_8s_4s_3s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Boundary register dout[7] (in view: work.fifo_8s_4s_3s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@W:FX107:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | RAM shift_reg_0[7:0] (in view: work.sobel_8s_720s_540s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@W:FX107:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | RAM shift_reg_2[7:0] (in view: work.sobel_8s_720s_540s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_1_reg[7:0] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance shift_reg_reg[7:0] (in view: work.sobel_8s_720s_540s_3s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance sobel_unit.vertical_product_ff\[2\][8:0] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance sobel_unit.vertical_product_ff\[0\][8:0] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance sobel_unit.horizontal_product_ff\[2\][8:0] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance sobel_unit.horizontal_product_ff\[0\][8:0] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@W:BN132:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance sobel_unit.horizontal_product_ff[1][9] because it is equivalent to instance sobel_unit.horizontal_product_ff[1][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@W:BN132:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance sobel_unit.vertical_product_ff[1][9] because it is equivalent to instance sobel_unit.vertical_product_ff[1][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@W:BN132:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance sobel_unit.vertical_product_ff[1][0] because it is equivalent to instance sobel_unit.horizontal_product_ff[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance sobel_unit.vertical_product_ff\[1\][9:0] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@N:BN362:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Removing sequential instance sobel_unit.horizontal_product_ff\[1\][9:0] (in view: work.edge_detect_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1738817046> | Boundary register sobel_out_fifo.dout_0[0] (in view: work.edge_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:35:4:35:13:@N:MF135:@XP_MSG">fifo.sv(35)</a><!@TM:1738817046> | RAM sobel_out_fifo.fifo_buf[7:0] (in view: work.edge_detect_top(verilog)) is 4 words by 8 bits.
<font color=#A52A2A>@W:<a href="@W:FA365:@XP_HELP">FA365</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:35:4:35:13:@W:FA365:@XP_MSG">fifo.sv(35)</a><!@TM:1738817046> | Ram sobel_out_fifo.fifo_buf[7:0] will be mapped into logic and will consume around 32 register resources.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:35:4:35:13:@N:MF135:@XP_MSG">fifo.sv(35)</a><!@TM:1738817046> | RAM gray_in_fifo.fifo_buf[7:0] (in view: work.edge_detect_top(verilog)) is 4 words by 8 bits.
<font color=#A52A2A>@W:<a href="@W:FA365:@XP_HELP">FA365</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:35:4:35:13:@W:FA365:@XP_MSG">fifo.sv(35)</a><!@TM:1738817046> | Ram gray_in_fifo.fifo_buf[7:0] will be mapped into logic and will consume around 32 register resources.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:35:4:35:13:@N:MF135:@XP_MSG">fifo.sv(35)</a><!@TM:1738817046> | RAM in_to_gray_fifo.fifo_buf[23:0] (in view: work.edge_detect_top(verilog)) is 4 words by 24 bits.
<font color=#A52A2A>@W:<a href="@W:FA365:@XP_HELP">FA365</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv:35:4:35:13:@W:FA365:@XP_MSG">fifo.sv(35)</a><!@TM:1738817046> | Ram in_to_gray_fifo.fifo_buf[23:0] will be mapped into logic and will consume around 96 register resources.</font>
<font color=#A52A2A>@W:<a href="@W:FA197:@XP_HELP">FA197</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@W:FA197:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} </font>
<font color=#A52A2A>@W:<a href="@W:FA197:@XP_HELP">FA197</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@W:FA197:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} </font>

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 124MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 124MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 124MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 124MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 124MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 124MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 124MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 124MB)

@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1738817046> | RAM fifo_buf[7:0] required 160 registers during mapping  

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 124MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 141MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 143MB)



@S |Clock Optimization Summary


<a name=clockReport9></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 406 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     
--------------------------------------------------------------------------------------------
<a href="@|S:clk_in@|E:sobel_out_fifo.empty@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk_in              cycloneive_io_ibuf     406        sobel_out_fifo.empty
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 127MB peak: 143MB)

Writing Analyst data base /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/synwork/sobel_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 143MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 143MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1738817046> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1738817046> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 143MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@W:MT246:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Blackbox synplicity_altsyncram_RAM_RW_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv:138:2:138:11:@W:MT246:@XP_MSG">sobel.sv(138)</a><!@TM:1738817046> | Blackbox synplicity_altsyncram_RAM_RW is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1738817046> | Found inferred clock edge_detect_top|clk with period 8.97ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport10></a>##### START OF TIMING REPORT #####[</a>
<a name=11></a># Timing Report written on Wed Feb  5 22:44:06 2025</a>
#


Top view:               edge_detect_top
Requested Frequency:    111.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1738817046> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1738817046> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary12></a>Performance Summary</a>
*******************


Worst slack in design: -2.155

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
edge_detect_top|clk     111.4 MHz     89.8 MHz      8.975         11.130        -2.155     inferred     Autoconstr_clkgroup_0
System                  1.0 MHz       1.0 MHz       1000.000      992.572       7.428      system       system_clkgroup      
=============================================================================================================================





<a name=clockRelationships13></a>Clock Relationships</a>
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
System               edge_detect_top|clk  |  8.975       7.428   |  No paths    -      |  No paths    -      |  No paths    -    
edge_detect_top|clk  System               |  8.975       4.123   |  No paths    -      |  No paths    -      |  No paths    -    
edge_detect_top|clk  edge_detect_top|clk  |  8.975       -2.155  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo14></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport15></a>Detailed Report for Clock: edge_detect_top|clk</a>
====================================



<a name=startingSlack16></a>Starting Points with Worst Slack</a>
********************************

                                               Starting                                                                       Arrival           
Instance                                       Reference               Type       Pin     Net                                 Time        Slack 
                                               Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------
sobel_unit.vertical_product_ff\[2\]_0[0]       edge_detect_top|clk     dffeas     q       vertical_product_ff\[2\]_0[0]       0.845       -2.155
sobel_unit.horizontal_product_ff\[2\]_0[0]     edge_detect_top|clk     dffeas     q       horizontal_product_ff\[2\]_0[0]     0.845       -2.144
sobel_unit.vertical_product_ff\[1\]_0[0]       edge_detect_top|clk     dffeas     q       vertical_product_ff\[1\]_0[0]       0.845       -2.144
sobel_unit.horizontal_product_ff\[1\]_0[0]     edge_detect_top|clk     dffeas     q       horizontal_product_ff\[1\]_0[0]     0.845       -2.133
sobel_unit.vertical_product_ff\[2\]_0[1]       edge_detect_top|clk     dffeas     q       vertical_product_ff\[2\]_0[1]       0.845       -2.089
sobel_unit.horizontal_product_ff\[2\]_0[1]     edge_detect_top|clk     dffeas     q       horizontal_product_ff\[2\]_0[1]     0.845       -2.078
sobel_unit.vertical_product_ff\[1\]_0[1]       edge_detect_top|clk     dffeas     q       vertical_product_ff\[1\]_0[1]       0.845       -2.078
sobel_unit.horizontal_product_ff\[1\]_0[1]     edge_detect_top|clk     dffeas     q       horizontal_product_ff\[1\]_0[1]     0.845       -2.067
sobel_unit.vertical_product_ff\[2\]_0[2]       edge_detect_top|clk     dffeas     q       vertical_product_ff\[2\]_0[2]       0.845       -2.023
sobel_unit.vertical_product_ff\[1\]_0[2]       edge_detect_top|clk     dffeas     q       vertical_product_ff\[1\]_0[2]       0.845       -2.017
================================================================================================================================================


<a name=endingSlack17></a>Ending Points with Worst Slack</a>
******************************

                                                             Starting                                                                Required           
Instance                                                     Reference               Type       Pin     Net                          Time         Slack 
                                                             Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0]     edge_detect_top|clk     dffeas     d       muxe0__0_0__g4_combout       9.502        -2.155
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[1]     edge_detect_top|clk     dffeas     d       muxe0__0_1__g4_combout       9.502        -2.155
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[2]     edge_detect_top|clk     dffeas     d       muxe0__0_2__g4_combout       9.502        -2.155
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[3]     edge_detect_top|clk     dffeas     d       muxe0__0_3__g4_combout       9.502        -2.155
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram1_[0]     edge_detect_top|clk     dffeas     d       muxe0__0_0__g4_0_combout     9.502        -2.155
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram1_[1]     edge_detect_top|clk     dffeas     d       muxe0__0_1__g4_0_combout     9.502        -2.155
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram1_[2]     edge_detect_top|clk     dffeas     d       muxe0__0_2__g4_0_combout     9.502        -2.155
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram1_[3]     edge_detect_top|clk     dffeas     d       muxe0__0_3__g4_0_combout     9.502        -2.155
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram2_[0]     edge_detect_top|clk     dffeas     d       muxe0__0_0__g4_1_combout     9.502        -2.155
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram2_[1]     edge_detect_top|clk     dffeas     d       muxe0__0_1__g4_1_combout     9.502        -2.155
========================================================================================================================================================



<a name=worstPaths18></a>Worst Path Information</a>
<a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srr:srsf/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srs:fp:63627:71634:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.975
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.502

    - Propagation time:                      11.044
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.155

    Number of logic level(s):                16
    Starting point:                          sobel_unit.vertical_product_ff\[2\]_0[0] / q
    Ending point:                            sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0] / d
    The start point is clocked by            edge_detect_top|clk [rising] on pin clk
    The end   point is clocked by            edge_detect_top|clk [rising] on pin clk

Instance / Net                                                                                        Pin           Pin               Arrival     No. of    
Name                                                         Type                                     Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
sobel_unit.vertical_product_ff\[2\]_0[0]                     dffeas                                   q             Out     0.232     0.845       -         
vertical_product_ff\[2\]_0[0]                                Net                                      -             -       0.326     -           1         
sobel_unit.vertical_sum_0_add0                               cycloneive_lcell_comb                    datab         In      -         1.171       -         
sobel_unit.vertical_sum_0_add0                               cycloneive_lcell_comb                    cout          Out     0.509     1.680       -         
vertical_sum_0_carry_0                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add1                               cycloneive_lcell_comb                    cin           In      -         1.680       -         
sobel_unit.vertical_sum_0_add1                               cycloneive_lcell_comb                    cout          Out     0.066     1.746       -         
vertical_sum_0_carry_1                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add2                               cycloneive_lcell_comb                    cin           In      -         1.746       -         
sobel_unit.vertical_sum_0_add2                               cycloneive_lcell_comb                    cout          Out     0.066     1.812       -         
vertical_sum_0_carry_2                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add3                               cycloneive_lcell_comb                    cin           In      -         1.812       -         
sobel_unit.vertical_sum_0_add3                               cycloneive_lcell_comb                    cout          Out     0.066     1.878       -         
vertical_sum_0_carry_3                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add4                               cycloneive_lcell_comb                    cin           In      -         1.878       -         
sobel_unit.vertical_sum_0_add4                               cycloneive_lcell_comb                    cout          Out     0.066     1.944       -         
vertical_sum_0_carry_4                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add5                               cycloneive_lcell_comb                    cin           In      -         1.944       -         
sobel_unit.vertical_sum_0_add5                               cycloneive_lcell_comb                    cout          Out     0.066     2.010       -         
vertical_sum_0_carry_5                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add6                               cycloneive_lcell_comb                    cin           In      -         2.010       -         
sobel_unit.vertical_sum_0_add6                               cycloneive_lcell_comb                    cout          Out     0.066     2.076       -         
vertical_sum_0_carry_6                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add7                               cycloneive_lcell_comb                    cin           In      -         2.076       -         
sobel_unit.vertical_sum_0_add7                               cycloneive_lcell_comb                    cout          Out     0.066     2.142       -         
vertical_sum_0_carry_7                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add8                               cycloneive_lcell_comb                    cin           In      -         2.142       -         
sobel_unit.vertical_sum_0_add8                               cycloneive_lcell_comb                    cout          Out     0.066     2.208       -         
vertical_sum_0_carry_8                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add9                               cycloneive_lcell_comb                    cin           In      -         2.208       -         
sobel_unit.vertical_sum_0_add9                               cycloneive_lcell_comb                    combout       Out     0.000     2.208       -         
vertical_sum_0_add9                                          Net                                      -             -       0.652     -           1         
sobel_unit.vertical_sum_add8                                 cycloneive_lcell_comb                    dataa         In      -         2.859       -         
sobel_unit.vertical_sum_add8                                 cycloneive_lcell_comb                    combout       Out     0.437     3.296       -         
vertical_sum_add8                                            Net                                      -             -       0.432     -           2         
sobel_unit.abs_vertical_sum[9:0]                             edge_detect_top_SYN_UMULT_10_10_20_2     dataa[9]      In      -         3.728       -         
sobel_unit.abs_vertical_sum[9:0]                             edge_detect_top_SYN_UMULT_10_10_20_2     result[9]     Out     4.302     8.030       -         
abs_vertical_sum[9]                                          Net                                      -             -       0.935     -           1         
sobel_unit.abs_vertical_sum_1[9]                             cycloneive_lcell_comb                    datac         In      -         8.965       -         
sobel_unit.abs_vertical_sum_1[9]                             cycloneive_lcell_comb                    combout       Out     0.429     9.394       -         
abs_vertical_sum_1[9]                                        Net                                      -             -       0.326     -           1         
sobel_unit.total_avg_add9                                    cycloneive_lcell_comb                    datab         In      -         9.720       -         
sobel_unit.total_avg_add9                                    cycloneive_lcell_comb                    cout          Out     0.509     10.229      -         
total_avg_add9_cout                                          Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add9_term                               cycloneive_lcell_comb                    cin           In      -         10.229      -         
sobel_unit.total_avg_add9_term                               cycloneive_lcell_comb                    combout       Out     0.000     10.229      -         
total_avg_0                                                  Net                                      -             -       0.985     -           32        
retretsobel_out_fifo.fifo_buf.muxe0__0_0__g4                 cycloneive_lcell_comb                    datab         In      -         11.214      -         
retretsobel_out_fifo.fifo_buf.muxe0__0_0__g4                 cycloneive_lcell_comb                    combout       Out     0.443     11.657      -         
muxe0__0_0__g4_combout                                       Net                                      -             -       0.000     -           1         
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0]     dffeas                                   d             In      -         11.657      -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.130 is 7.475(67.2%) logic and 3.655(32.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      8.975
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.502

    - Propagation time:                      11.044
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.155

    Number of logic level(s):                16
    Starting point:                          sobel_unit.vertical_product_ff\[2\]_0[0] / q
    Ending point:                            sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0] / d
    The start point is clocked by            edge_detect_top|clk [rising] on pin clk
    The end   point is clocked by            edge_detect_top|clk [rising] on pin clk

Instance / Net                                                                                        Pin           Pin               Arrival     No. of    
Name                                                         Type                                     Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
sobel_unit.vertical_product_ff\[2\]_0[0]                     dffeas                                   q             Out     0.232     0.845       -         
vertical_product_ff\[2\]_0[0]                                Net                                      -             -       0.326     -           1         
sobel_unit.vertical_sum_0_add0                               cycloneive_lcell_comb                    datab         In      -         1.171       -         
sobel_unit.vertical_sum_0_add0                               cycloneive_lcell_comb                    cout          Out     0.509     1.680       -         
vertical_sum_0_carry_0                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add1                               cycloneive_lcell_comb                    cin           In      -         1.680       -         
sobel_unit.vertical_sum_0_add1                               cycloneive_lcell_comb                    cout          Out     0.066     1.746       -         
vertical_sum_0_carry_1                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add2                               cycloneive_lcell_comb                    cin           In      -         1.746       -         
sobel_unit.vertical_sum_0_add2                               cycloneive_lcell_comb                    combout       Out     0.000     1.746       -         
vertical_sum_0_add2                                          Net                                      -             -       0.652     -           1         
sobel_unit.vertical_sum_add1                                 cycloneive_lcell_comb                    dataa         In      -         2.397       -         
sobel_unit.vertical_sum_add1                                 cycloneive_lcell_comb                    combout       Out     0.437     2.834       -         
vertical_sum_add1                                            Net                                      -             -       0.432     -           2         
sobel_unit.abs_vertical_sum[9:0]                             edge_detect_top_SYN_UMULT_10_10_20_2     dataa[2]      In      -         3.266       -         
sobel_unit.abs_vertical_sum[9:0]                             edge_detect_top_SYN_UMULT_10_10_20_2     result[2]     Out     4.302     7.568       -         
abs_vertical_sum[2]                                          Net                                      -             -       0.935     -           1         
sobel_unit.abs_vertical_sum_1[2]                             cycloneive_lcell_comb                    datac         In      -         8.503       -         
sobel_unit.abs_vertical_sum_1[2]                             cycloneive_lcell_comb                    combout       Out     0.429     8.932       -         
abs_vertical_sum_1[2]                                        Net                                      -             -       0.326     -           1         
sobel_unit.total_avg_add2                                    cycloneive_lcell_comb                    datab         In      -         9.258       -         
sobel_unit.total_avg_add2                                    cycloneive_lcell_comb                    cout          Out     0.509     9.767       -         
total_avg_carry_2                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add3                                    cycloneive_lcell_comb                    cin           In      -         9.767       -         
sobel_unit.total_avg_add3                                    cycloneive_lcell_comb                    cout          Out     0.066     9.833       -         
total_avg_carry_3                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add4                                    cycloneive_lcell_comb                    cin           In      -         9.833       -         
sobel_unit.total_avg_add4                                    cycloneive_lcell_comb                    cout          Out     0.066     9.899       -         
total_avg_carry_4                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add5                                    cycloneive_lcell_comb                    cin           In      -         9.899       -         
sobel_unit.total_avg_add5                                    cycloneive_lcell_comb                    cout          Out     0.066     9.965       -         
total_avg_carry_5                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add6                                    cycloneive_lcell_comb                    cin           In      -         9.965       -         
sobel_unit.total_avg_add6                                    cycloneive_lcell_comb                    cout          Out     0.066     10.031      -         
total_avg_carry_6                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add7                                    cycloneive_lcell_comb                    cin           In      -         10.031      -         
sobel_unit.total_avg_add7                                    cycloneive_lcell_comb                    cout          Out     0.066     10.097      -         
total_avg_carry_7                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add8                                    cycloneive_lcell_comb                    cin           In      -         10.097      -         
sobel_unit.total_avg_add8                                    cycloneive_lcell_comb                    cout          Out     0.066     10.163      -         
total_avg_carry_8                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add9                                    cycloneive_lcell_comb                    cin           In      -         10.163      -         
sobel_unit.total_avg_add9                                    cycloneive_lcell_comb                    cout          Out     0.066     10.229      -         
total_avg_add9_cout                                          Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add9_term                               cycloneive_lcell_comb                    cin           In      -         10.229      -         
sobel_unit.total_avg_add9_term                               cycloneive_lcell_comb                    combout       Out     0.000     10.229      -         
total_avg_0                                                  Net                                      -             -       0.985     -           32        
retretsobel_out_fifo.fifo_buf.muxe0__0_0__g4                 cycloneive_lcell_comb                    datab         In      -         11.214      -         
retretsobel_out_fifo.fifo_buf.muxe0__0_0__g4                 cycloneive_lcell_comb                    combout       Out     0.443     11.657      -         
muxe0__0_0__g4_combout                                       Net                                      -             -       0.000     -           1         
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0]     dffeas                                   d             In      -         11.657      -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.130 is 7.475(67.2%) logic and 3.655(32.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      8.975
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.502

    - Propagation time:                      11.044
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.155

    Number of logic level(s):                16
    Starting point:                          sobel_unit.vertical_product_ff\[2\]_0[0] / q
    Ending point:                            sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0] / d
    The start point is clocked by            edge_detect_top|clk [rising] on pin clk
    The end   point is clocked by            edge_detect_top|clk [rising] on pin clk

Instance / Net                                                                                        Pin           Pin               Arrival     No. of    
Name                                                         Type                                     Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
sobel_unit.vertical_product_ff\[2\]_0[0]                     dffeas                                   q             Out     0.232     0.845       -         
vertical_product_ff\[2\]_0[0]                                Net                                      -             -       0.326     -           1         
sobel_unit.vertical_sum_0_add0                               cycloneive_lcell_comb                    datab         In      -         1.171       -         
sobel_unit.vertical_sum_0_add0                               cycloneive_lcell_comb                    cout          Out     0.509     1.680       -         
vertical_sum_0_carry_0                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add1                               cycloneive_lcell_comb                    cin           In      -         1.680       -         
sobel_unit.vertical_sum_0_add1                               cycloneive_lcell_comb                    cout          Out     0.066     1.746       -         
vertical_sum_0_carry_1                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add2                               cycloneive_lcell_comb                    cin           In      -         1.746       -         
sobel_unit.vertical_sum_0_add2                               cycloneive_lcell_comb                    cout          Out     0.066     1.812       -         
vertical_sum_0_carry_2                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add3                               cycloneive_lcell_comb                    cin           In      -         1.812       -         
sobel_unit.vertical_sum_0_add3                               cycloneive_lcell_comb                    combout       Out     0.000     1.812       -         
vertical_sum_0_add3                                          Net                                      -             -       0.652     -           1         
sobel_unit.vertical_sum_add2                                 cycloneive_lcell_comb                    dataa         In      -         2.463       -         
sobel_unit.vertical_sum_add2                                 cycloneive_lcell_comb                    combout       Out     0.437     2.900       -         
vertical_sum_add2                                            Net                                      -             -       0.432     -           2         
sobel_unit.abs_vertical_sum[9:0]                             edge_detect_top_SYN_UMULT_10_10_20_2     dataa[3]      In      -         3.332       -         
sobel_unit.abs_vertical_sum[9:0]                             edge_detect_top_SYN_UMULT_10_10_20_2     result[3]     Out     4.302     7.634       -         
abs_vertical_sum[3]                                          Net                                      -             -       0.935     -           1         
sobel_unit.abs_vertical_sum_1[3]                             cycloneive_lcell_comb                    datac         In      -         8.569       -         
sobel_unit.abs_vertical_sum_1[3]                             cycloneive_lcell_comb                    combout       Out     0.429     8.998       -         
abs_vertical_sum_1[3]                                        Net                                      -             -       0.326     -           1         
sobel_unit.total_avg_add3                                    cycloneive_lcell_comb                    datab         In      -         9.324       -         
sobel_unit.total_avg_add3                                    cycloneive_lcell_comb                    cout          Out     0.509     9.833       -         
total_avg_carry_3                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add4                                    cycloneive_lcell_comb                    cin           In      -         9.833       -         
sobel_unit.total_avg_add4                                    cycloneive_lcell_comb                    cout          Out     0.066     9.899       -         
total_avg_carry_4                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add5                                    cycloneive_lcell_comb                    cin           In      -         9.899       -         
sobel_unit.total_avg_add5                                    cycloneive_lcell_comb                    cout          Out     0.066     9.965       -         
total_avg_carry_5                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add6                                    cycloneive_lcell_comb                    cin           In      -         9.965       -         
sobel_unit.total_avg_add6                                    cycloneive_lcell_comb                    cout          Out     0.066     10.031      -         
total_avg_carry_6                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add7                                    cycloneive_lcell_comb                    cin           In      -         10.031      -         
sobel_unit.total_avg_add7                                    cycloneive_lcell_comb                    cout          Out     0.066     10.097      -         
total_avg_carry_7                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add8                                    cycloneive_lcell_comb                    cin           In      -         10.097      -         
sobel_unit.total_avg_add8                                    cycloneive_lcell_comb                    cout          Out     0.066     10.163      -         
total_avg_carry_8                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add9                                    cycloneive_lcell_comb                    cin           In      -         10.163      -         
sobel_unit.total_avg_add9                                    cycloneive_lcell_comb                    cout          Out     0.066     10.229      -         
total_avg_add9_cout                                          Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add9_term                               cycloneive_lcell_comb                    cin           In      -         10.229      -         
sobel_unit.total_avg_add9_term                               cycloneive_lcell_comb                    combout       Out     0.000     10.229      -         
total_avg_0                                                  Net                                      -             -       0.985     -           32        
retretsobel_out_fifo.fifo_buf.muxe0__0_0__g4                 cycloneive_lcell_comb                    datab         In      -         11.214      -         
retretsobel_out_fifo.fifo_buf.muxe0__0_0__g4                 cycloneive_lcell_comb                    combout       Out     0.443     11.657      -         
muxe0__0_0__g4_combout                                       Net                                      -             -       0.000     -           1         
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0]     dffeas                                   d             In      -         11.657      -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.130 is 7.475(67.2%) logic and 3.655(32.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      8.975
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.502

    - Propagation time:                      11.044
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.155

    Number of logic level(s):                16
    Starting point:                          sobel_unit.vertical_product_ff\[2\]_0[0] / q
    Ending point:                            sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0] / d
    The start point is clocked by            edge_detect_top|clk [rising] on pin clk
    The end   point is clocked by            edge_detect_top|clk [rising] on pin clk

Instance / Net                                                                                        Pin           Pin               Arrival     No. of    
Name                                                         Type                                     Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
sobel_unit.vertical_product_ff\[2\]_0[0]                     dffeas                                   q             Out     0.232     0.845       -         
vertical_product_ff\[2\]_0[0]                                Net                                      -             -       0.326     -           1         
sobel_unit.vertical_sum_0_add0                               cycloneive_lcell_comb                    datab         In      -         1.171       -         
sobel_unit.vertical_sum_0_add0                               cycloneive_lcell_comb                    cout          Out     0.509     1.680       -         
vertical_sum_0_carry_0                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add1                               cycloneive_lcell_comb                    cin           In      -         1.680       -         
sobel_unit.vertical_sum_0_add1                               cycloneive_lcell_comb                    cout          Out     0.066     1.746       -         
vertical_sum_0_carry_1                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add2                               cycloneive_lcell_comb                    cin           In      -         1.746       -         
sobel_unit.vertical_sum_0_add2                               cycloneive_lcell_comb                    cout          Out     0.066     1.812       -         
vertical_sum_0_carry_2                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add3                               cycloneive_lcell_comb                    cin           In      -         1.812       -         
sobel_unit.vertical_sum_0_add3                               cycloneive_lcell_comb                    cout          Out     0.066     1.878       -         
vertical_sum_0_carry_3                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add4                               cycloneive_lcell_comb                    cin           In      -         1.878       -         
sobel_unit.vertical_sum_0_add4                               cycloneive_lcell_comb                    combout       Out     0.000     1.878       -         
vertical_sum_0_add4                                          Net                                      -             -       0.652     -           1         
sobel_unit.vertical_sum_add3                                 cycloneive_lcell_comb                    dataa         In      -         2.529       -         
sobel_unit.vertical_sum_add3                                 cycloneive_lcell_comb                    combout       Out     0.437     2.966       -         
vertical_sum_add3                                            Net                                      -             -       0.432     -           2         
sobel_unit.abs_vertical_sum[9:0]                             edge_detect_top_SYN_UMULT_10_10_20_2     dataa[4]      In      -         3.398       -         
sobel_unit.abs_vertical_sum[9:0]                             edge_detect_top_SYN_UMULT_10_10_20_2     result[4]     Out     4.302     7.700       -         
abs_vertical_sum[4]                                          Net                                      -             -       0.935     -           1         
sobel_unit.abs_vertical_sum_1[4]                             cycloneive_lcell_comb                    datac         In      -         8.635       -         
sobel_unit.abs_vertical_sum_1[4]                             cycloneive_lcell_comb                    combout       Out     0.429     9.064       -         
abs_vertical_sum_1[4]                                        Net                                      -             -       0.326     -           1         
sobel_unit.total_avg_add4                                    cycloneive_lcell_comb                    datab         In      -         9.390       -         
sobel_unit.total_avg_add4                                    cycloneive_lcell_comb                    cout          Out     0.509     9.899       -         
total_avg_carry_4                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add5                                    cycloneive_lcell_comb                    cin           In      -         9.899       -         
sobel_unit.total_avg_add5                                    cycloneive_lcell_comb                    cout          Out     0.066     9.965       -         
total_avg_carry_5                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add6                                    cycloneive_lcell_comb                    cin           In      -         9.965       -         
sobel_unit.total_avg_add6                                    cycloneive_lcell_comb                    cout          Out     0.066     10.031      -         
total_avg_carry_6                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add7                                    cycloneive_lcell_comb                    cin           In      -         10.031      -         
sobel_unit.total_avg_add7                                    cycloneive_lcell_comb                    cout          Out     0.066     10.097      -         
total_avg_carry_7                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add8                                    cycloneive_lcell_comb                    cin           In      -         10.097      -         
sobel_unit.total_avg_add8                                    cycloneive_lcell_comb                    cout          Out     0.066     10.163      -         
total_avg_carry_8                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add9                                    cycloneive_lcell_comb                    cin           In      -         10.163      -         
sobel_unit.total_avg_add9                                    cycloneive_lcell_comb                    cout          Out     0.066     10.229      -         
total_avg_add9_cout                                          Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add9_term                               cycloneive_lcell_comb                    cin           In      -         10.229      -         
sobel_unit.total_avg_add9_term                               cycloneive_lcell_comb                    combout       Out     0.000     10.229      -         
total_avg_0                                                  Net                                      -             -       0.985     -           32        
retretsobel_out_fifo.fifo_buf.muxe0__0_0__g4                 cycloneive_lcell_comb                    datab         In      -         11.214      -         
retretsobel_out_fifo.fifo_buf.muxe0__0_0__g4                 cycloneive_lcell_comb                    combout       Out     0.443     11.657      -         
muxe0__0_0__g4_combout                                       Net                                      -             -       0.000     -           1         
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0]     dffeas                                   d             In      -         11.657      -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.130 is 7.475(67.2%) logic and 3.655(32.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      8.975
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.502

    - Propagation time:                      11.044
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.155

    Number of logic level(s):                16
    Starting point:                          sobel_unit.vertical_product_ff\[2\]_0[0] / q
    Ending point:                            sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0] / d
    The start point is clocked by            edge_detect_top|clk [rising] on pin clk
    The end   point is clocked by            edge_detect_top|clk [rising] on pin clk

Instance / Net                                                                                        Pin           Pin               Arrival     No. of    
Name                                                         Type                                     Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
sobel_unit.vertical_product_ff\[2\]_0[0]                     dffeas                                   q             Out     0.232     0.845       -         
vertical_product_ff\[2\]_0[0]                                Net                                      -             -       0.326     -           1         
sobel_unit.vertical_sum_0_add0                               cycloneive_lcell_comb                    datab         In      -         1.171       -         
sobel_unit.vertical_sum_0_add0                               cycloneive_lcell_comb                    cout          Out     0.509     1.680       -         
vertical_sum_0_carry_0                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add1                               cycloneive_lcell_comb                    cin           In      -         1.680       -         
sobel_unit.vertical_sum_0_add1                               cycloneive_lcell_comb                    cout          Out     0.066     1.746       -         
vertical_sum_0_carry_1                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add2                               cycloneive_lcell_comb                    cin           In      -         1.746       -         
sobel_unit.vertical_sum_0_add2                               cycloneive_lcell_comb                    cout          Out     0.066     1.812       -         
vertical_sum_0_carry_2                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add3                               cycloneive_lcell_comb                    cin           In      -         1.812       -         
sobel_unit.vertical_sum_0_add3                               cycloneive_lcell_comb                    cout          Out     0.066     1.878       -         
vertical_sum_0_carry_3                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add4                               cycloneive_lcell_comb                    cin           In      -         1.878       -         
sobel_unit.vertical_sum_0_add4                               cycloneive_lcell_comb                    cout          Out     0.066     1.944       -         
vertical_sum_0_carry_4                                       Net                                      -             -       0.000     -           1         
sobel_unit.vertical_sum_0_add5                               cycloneive_lcell_comb                    cin           In      -         1.944       -         
sobel_unit.vertical_sum_0_add5                               cycloneive_lcell_comb                    combout       Out     0.000     1.944       -         
vertical_sum_0_add5                                          Net                                      -             -       0.652     -           1         
sobel_unit.vertical_sum_add4                                 cycloneive_lcell_comb                    dataa         In      -         2.595       -         
sobel_unit.vertical_sum_add4                                 cycloneive_lcell_comb                    combout       Out     0.437     3.032       -         
vertical_sum_add4                                            Net                                      -             -       0.432     -           2         
sobel_unit.abs_vertical_sum[9:0]                             edge_detect_top_SYN_UMULT_10_10_20_2     dataa[5]      In      -         3.464       -         
sobel_unit.abs_vertical_sum[9:0]                             edge_detect_top_SYN_UMULT_10_10_20_2     result[5]     Out     4.302     7.766       -         
abs_vertical_sum[5]                                          Net                                      -             -       0.935     -           1         
sobel_unit.abs_vertical_sum_1[5]                             cycloneive_lcell_comb                    datac         In      -         8.701       -         
sobel_unit.abs_vertical_sum_1[5]                             cycloneive_lcell_comb                    combout       Out     0.429     9.130       -         
abs_vertical_sum_1[5]                                        Net                                      -             -       0.326     -           1         
sobel_unit.total_avg_add5                                    cycloneive_lcell_comb                    datab         In      -         9.456       -         
sobel_unit.total_avg_add5                                    cycloneive_lcell_comb                    cout          Out     0.509     9.965       -         
total_avg_carry_5                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add6                                    cycloneive_lcell_comb                    cin           In      -         9.965       -         
sobel_unit.total_avg_add6                                    cycloneive_lcell_comb                    cout          Out     0.066     10.031      -         
total_avg_carry_6                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add7                                    cycloneive_lcell_comb                    cin           In      -         10.031      -         
sobel_unit.total_avg_add7                                    cycloneive_lcell_comb                    cout          Out     0.066     10.097      -         
total_avg_carry_7                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add8                                    cycloneive_lcell_comb                    cin           In      -         10.097      -         
sobel_unit.total_avg_add8                                    cycloneive_lcell_comb                    cout          Out     0.066     10.163      -         
total_avg_carry_8                                            Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add9                                    cycloneive_lcell_comb                    cin           In      -         10.163      -         
sobel_unit.total_avg_add9                                    cycloneive_lcell_comb                    cout          Out     0.066     10.229      -         
total_avg_add9_cout                                          Net                                      -             -       0.000     -           1         
sobel_unit.total_avg_add9_term                               cycloneive_lcell_comb                    cin           In      -         10.229      -         
sobel_unit.total_avg_add9_term                               cycloneive_lcell_comb                    combout       Out     0.000     10.229      -         
total_avg_0                                                  Net                                      -             -       0.985     -           32        
retretsobel_out_fifo.fifo_buf.muxe0__0_0__g4                 cycloneive_lcell_comb                    datab         In      -         11.214      -         
retretsobel_out_fifo.fifo_buf.muxe0__0_0__g4                 cycloneive_lcell_comb                    combout       Out     0.443     11.657      -         
muxe0__0_0__g4_combout                                       Net                                      -             -       0.000     -           1         
sobel_out_fifo.fifo_buf.sobel_out_fifo.fifo_buf_ram0_[0]     dffeas                                   d             In      -         11.657      -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.130 is 7.475(67.2%) logic and 3.655(32.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport19></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack20></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                                       Arrival          
Instance                   Reference     Type                               Pin        Net                Time        Slack
                           Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------
sobel_unit.shift_reg_0     System        synplicity_altsyncram_RAM_RW       q_a[0]     shift_reg_1[0]     0.000       7.428
sobel_unit.shift_reg_0     System        synplicity_altsyncram_RAM_RW       q_a[0]     shift_reg_1[0]     0.000       7.428
sobel_unit.shift_reg_2     System        synplicity_altsyncram_RAM_RW_0     q_a[0]     shift_reg[0]       0.000       7.446
sobel_unit.shift_reg_2     System        synplicity_altsyncram_RAM_RW_0     q_a[0]     shift_reg[0]       0.000       7.446
sobel_unit.shift_reg_0     System        synplicity_altsyncram_RAM_RW       q_a[1]     shift_reg_1[1]     0.000       7.494
sobel_unit.shift_reg_0     System        synplicity_altsyncram_RAM_RW       q_a[1]     shift_reg_1[1]     0.000       7.494
sobel_unit.shift_reg_2     System        synplicity_altsyncram_RAM_RW_0     q_a[1]     shift_reg[1]       0.000       7.512
sobel_unit.shift_reg_2     System        synplicity_altsyncram_RAM_RW_0     q_a[1]     shift_reg[1]       0.000       7.512
sobel_unit.shift_reg_0     System        synplicity_altsyncram_RAM_RW       q_a[2]     shift_reg_1[2]     0.000       7.560
sobel_unit.shift_reg_0     System        synplicity_altsyncram_RAM_RW       q_a[2]     shift_reg_1[2]     0.000       7.560
===========================================================================================================================


<a name=endingSlack21></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                             Required          
Instance                                       Reference     Type       Pin     Net                                 Time         Slack
                                               Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------
sobel_unit.vertical_product_ff\[0\]_0[8]       System        dffeas     d       un6_vertical_product_carry_7        9.502        7.428
sobel_unit.horizontal_product_ff\[2\]_0[8]     System        dffeas     d       un22_horizontal_product_carry_7     9.502        7.439
sobel_unit.horizontal_product_ff\[1\]_0[9]     System        dffeas     d       un15_horizontal_product_carry_7     9.502        7.446
sobel_unit.vertical_product_ff\[1\]_0[7]       System        dffeas     d       un6_vertical_product_add7           9.502        7.494
sobel_unit.horizontal_product_ff\[2\]_0[7]     System        dffeas     d       un22_horizontal_product_add7        9.502        7.505
sobel_unit.horizontal_product_ff\[1\]_0[8]     System        dffeas     d       un15_horizontal_product_add7        9.502        7.512
sobel_unit.vertical_product_ff\[1\]_0[6]       System        dffeas     d       un6_vertical_product_add6           9.502        7.560
sobel_unit.horizontal_product_ff\[2\]_0[6]     System        dffeas     d       un22_horizontal_product_add6        9.502        7.571
sobel_unit.horizontal_product_ff\[0\]_0[7]     System        dffeas     d       un15_horizontal_product_add6        9.502        7.578
sobel_unit.vertical_product_ff\[1\]_0[5]       System        dffeas     d       un6_vertical_product_add5           9.502        7.626
======================================================================================================================================



<a name=worstPaths22></a>Worst Path Information</a>
<a href="/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srr:srsf/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srs:fp:117270:121626:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.975
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.502

    - Propagation time:                      2.074
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.428

    Number of logic level(s):                10
    Starting point:                          sobel_unit.shift_reg_0 / q_a[0]
    Ending point:                            sobel_unit.vertical_product_ff\[0\]_0[8] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            edge_detect_top|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                          Type                             Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sobel_unit.shift_reg_0                        synplicity_altsyncram_RAM_RW     q_a[0]      Out     0.000     0.000       -         
shift_reg_1[0]                                Net                              -           -       0.333     -           2         
sobel_unit.un22_horizontal_product_m[0]       cycloneive_lcell_comb            dataa       In      -         0.333       -         
sobel_unit.un22_horizontal_product_m[0]       cycloneive_lcell_comb            combout     Out     0.437     0.770       -         
un22_horizontal_product_m[0]                  Net                              -           -       0.333     -           2         
sobel_unit.un6_vertical_product_add0          cycloneive_lcell_comb            datab       In      -         1.103       -         
sobel_unit.un6_vertical_product_add0          cycloneive_lcell_comb            cout        Out     0.509     1.612       -         
un6_vertical_product_carry_0                  Net                              -           -       0.000     -           1         
sobel_unit.un6_vertical_product_add1          cycloneive_lcell_comb            cin         In      -         1.612       -         
sobel_unit.un6_vertical_product_add1          cycloneive_lcell_comb            cout        Out     0.066     1.678       -         
un6_vertical_product_carry_1                  Net                              -           -       0.000     -           1         
sobel_unit.un6_vertical_product_add2          cycloneive_lcell_comb            cin         In      -         1.678       -         
sobel_unit.un6_vertical_product_add2          cycloneive_lcell_comb            cout        Out     0.066     1.744       -         
un6_vertical_product_carry_2                  Net                              -           -       0.000     -           1         
sobel_unit.un6_vertical_product_add3          cycloneive_lcell_comb            cin         In      -         1.744       -         
sobel_unit.un6_vertical_product_add3          cycloneive_lcell_comb            cout        Out     0.066     1.810       -         
un6_vertical_product_carry_3                  Net                              -           -       0.000     -           1         
sobel_unit.un6_vertical_product_add4          cycloneive_lcell_comb            cin         In      -         1.810       -         
sobel_unit.un6_vertical_product_add4          cycloneive_lcell_comb            cout        Out     0.066     1.876       -         
un6_vertical_product_carry_4                  Net                              -           -       0.000     -           1         
sobel_unit.un6_vertical_product_add5          cycloneive_lcell_comb            cin         In      -         1.876       -         
sobel_unit.un6_vertical_product_add5          cycloneive_lcell_comb            cout        Out     0.066     1.942       -         
un6_vertical_product_carry_5                  Net                              -           -       0.000     -           1         
sobel_unit.un6_vertical_product_add6          cycloneive_lcell_comb            cin         In      -         1.942       -         
sobel_unit.un6_vertical_product_add6          cycloneive_lcell_comb            cout        Out     0.066     2.008       -         
un6_vertical_product_carry_6                  Net                              -           -       0.000     -           1         
sobel_unit.un6_vertical_product_add7          cycloneive_lcell_comb            cin         In      -         2.008       -         
sobel_unit.un6_vertical_product_add7          cycloneive_lcell_comb            cout        Out     0.066     2.074       -         
un6_vertical_product_add7_cout                Net                              -           -       0.000     -           1         
sobel_unit.un6_vertical_product_add7_term     cycloneive_lcell_comb            cin         In      -         2.074       -         
sobel_unit.un6_vertical_product_add7_term     cycloneive_lcell_comb            combout     Out     0.000     2.074       -         
un6_vertical_product_carry_7                  Net                              -           -       0.000     -           1         
sobel_unit.vertical_product_ff\[0\]_0[8]      dffeas                           d           In      -         2.074       -         
===================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 1.547 is 0.881(56.9%) logic and 0.666(43.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 143MB)

<a name=areaReport23></a>##### START OF AREA REPORT #####[</a>
Design view:work.edge_detect_top(verilog)
Selecting part EP4CE115F29I7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1738817046> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 518 of 114480 ( 0%)
Logic element usage by number of inputs
		  4 input functions 	 80
		  3 input functions 	 217
		  [=2 input functions 	 221
Logic elements by mode
		  normal mode            329
		  arithmetic mode        189
Total registers 404 of 114480 ( 0%)
I/O pins 38 of 529 ( 7%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 2
DSP Blocks:     2  (4 nine-bit DSP elements).
DSP Utilization: 0.75% of available 266 blocks (532 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             272
Sload:           40
Sclr:            54
Total ESB:      11440 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 143MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Wed Feb  5 22:44:06 2025

###########################################################]

</pre></samp></body></html>
