{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II " "Info: Running Quartus II Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 23:49:48 2013 " "Info: Processing started: Tue Dec 17 23:49:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_file -c reg_file --convert_bdf_to_vhdl=\"C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf\" " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg_file -c reg_file --convert_bdf_to_vhdl=\"C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Info: Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "8dffe " "Warning: Found Altera-specific megafunction, primitive or component \"8dffe\"" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 264 94 214 488 "inst10" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "8dffe " "Warning: Found Altera-specific megafunction, primitive or component \"8dffe\"" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 264 356 476 488 "inst11" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "8dffe " "Warning: Found Altera-specific megafunction, primitive or component \"8dffe\"" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 264 620 740 488 "inst12" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "8dffe " "Warning: Found Altera-specific megafunction, primitive or component \"8dffe\"" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 264 884 1004 488 "inst13" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "8dffe " "Warning: Found Altera-specific megafunction, primitive or component \"8dffe\"" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "8dffe " "Warning: Found Altera-specific megafunction, primitive or component \"8dffe\"" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 16 358 478 240 "inst7" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "8dffe " "Warning: Found Altera-specific megafunction, primitive or component \"8dffe\"" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 16 622 742 240 "inst8" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "8dffe " "Warning: Found Altera-specific megafunction, primitive or component \"8dffe\"" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 16 886 1006 240 "inst9" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "8dffe_0 " "Warning: Design name for \"8dffe_0\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "8dffe_1 " "Warning: Design name for \"8dffe_1\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "8dffe_2 " "Warning: Design name for \"8dffe_2\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "8dffe_3 " "Warning: Design name for \"8dffe_3\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "8dffe_4 " "Warning: Design name for \"8dffe_4\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "8dffe_5 " "Warning: Design name for \"8dffe_5\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "8dffe_6 " "Warning: Design name for \"8dffe_6\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "8dffe_7 " "Warning: Design name for \"8dffe_7\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 16 s Quartus II " "Info: Quartus II Create VHDL File was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 23:49:48 2013 " "Info: Processing ended: Tue Dec 17 23:49:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
