OpenROAD e9d88df58cd6e61dec17d0cd7d355f7d6ec25778 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/DFFRAM/runs/RUN_2021.12.26_22.11.38/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/DFFRAM/runs/RUN_2021.12.26_22.11.38/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/DFFRAM/runs/RUN_2021.12.26_22.11.38/tmp/routing/19-global.def
[INFO ODB-0128] Design: DFFRAM
[INFO ODB-0130]     Created 80 pins.
[INFO ODB-0131]     Created 50877 components and 269451 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 192868 connections.
[INFO ODB-0133]     Created 13534 nets and 76551 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/DFFRAM/runs/RUN_2021.12.26_22.11.38/tmp/routing/19-global.def
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   DFFRAM
Die area:                 ( 0 0 ) ( 550000 740000 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     50877
Number of terminals:      80
Number of snets:          2
Number of nets:           13534

[INFO DRT-0151] Reading guide.
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     161044

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: M4M5_PR_C
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 95.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1033809.
[INFO DRT-0033] mcon shape region query size = 677872.
[INFO DRT-0033] met1 shape region query size = 269986.
[INFO DRT-0033] via shape region query size = 4635.
[INFO DRT-0033] met2 shape region query size = 1919.
[INFO DRT-0033] via2 shape region query size = 3708.
[INFO DRT-0033] met3 shape region query size = 1867.
[INFO DRT-0033] via3 shape region query size = 3708.
[INFO DRT-0033] met4 shape region query size = 1026.
[INFO DRT-0033] via4 shape region query size = 77.
[INFO DRT-0033] met5 shape region query size = 105.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 252 pins.
[INFO DRT-0081]   Complete 89 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11655 groups.
#scanned instances     = 50877
#unique  instances     = 95
#stdCellGenAp          = 2205
#stdCellValidPlanarAp  = 48
#stdCellValidViaAp     = 1453
#stdCellPinNoAp        = 4
#stdCellPinCnt         = 76551
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:07, memory = 333.32 (MB), peak = 357.97 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 107 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 79 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 58083.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 46383.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 26971.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 988.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 312.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 85366 vertical wires in 2 frboxes and 47371 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14883 vertical wires in 2 frboxes and 19609 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:08, memory = 549.51 (MB), peak = 848.93 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 549.57 (MB), peak = 848.93 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:12, memory = 1463.64 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:23, memory = 2188.34 (MB).
    Completing 30% with 4113 violations.
    elapsed time = 00:00:39, memory = 2274.84 (MB).
    Completing 40% with 4113 violations.
    elapsed time = 00:00:55, memory = 2276.67 (MB).
    Completing 50% with 4113 violations.
    elapsed time = 00:01:07, memory = 2328.24 (MB).
    Completing 60% with 8254 violations.
    elapsed time = 00:01:23, memory = 2329.42 (MB).
    Completing 70% with 8254 violations.
    elapsed time = 00:01:37, memory = 2415.92 (MB).
    Completing 80% with 11681 violations.
    elapsed time = 00:01:52, memory = 2417.93 (MB).
    Completing 90% with 11681 violations.
    elapsed time = 00:02:07, memory = 2443.29 (MB).
    Completing 100% with 14972 violations.
    elapsed time = 00:02:21, memory = 2454.32 (MB).
[INFO DRT-0199]   Number of violations = 34555.
[INFO DRT-0267] cpu time = 00:16:35, elapsed time = 00:02:22, memory = 2611.73 (MB), peak = 2611.73 (MB)
Total wire length = 803652 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 347620 um.
Total wire length on LAYER met2 = 369550 um.
Total wire length on LAYER met3 = 54161 um.
Total wire length on LAYER met4 = 32319 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 166586.
Up-via summary (total 166586):.

-------------------------
 FR_MASTERSLICE         0
            li1     75548
           met1     86704
           met2      3733
           met3       601
           met4         0
-------------------------
                   166586


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 34555 violations.
    elapsed time = 00:00:10, memory = 2611.83 (MB).
    Completing 20% with 34555 violations.
    elapsed time = 00:00:20, memory = 2617.24 (MB).
    Completing 30% with 27058 violations.
    elapsed time = 00:00:32, memory = 2624.98 (MB).
    Completing 40% with 27058 violations.
    elapsed time = 00:00:45, memory = 2624.98 (MB).
    Completing 50% with 27058 violations.
    elapsed time = 00:00:58, memory = 2624.99 (MB).
    Completing 60% with 20156 violations.
    elapsed time = 00:01:10, memory = 2624.99 (MB).
    Completing 70% with 20156 violations.
    elapsed time = 00:01:20, memory = 2625.01 (MB).
    Completing 80% with 13569 violations.
    elapsed time = 00:01:30, memory = 2625.01 (MB).
    Completing 90% with 13569 violations.
    elapsed time = 00:01:40, memory = 2625.01 (MB).
    Completing 100% with 6996 violations.
    elapsed time = 00:01:48, memory = 2625.01 (MB).
[INFO DRT-0199]   Number of violations = 6997.
[INFO DRT-0267] cpu time = 00:12:13, elapsed time = 00:01:49, memory = 2625.01 (MB), peak = 2635.01 (MB)
Total wire length = 792940 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 345608 um.
Total wire length on LAYER met2 = 362869 um.
Total wire length on LAYER met3 = 52406 um.
Total wire length on LAYER met4 = 32057 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 165058.
Up-via summary (total 165058):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     85364
           met2      3610
           met3       557
           met4         0
-------------------------
                   165058


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6997 violations.
    elapsed time = 00:00:07, memory = 2625.01 (MB).
    Completing 20% with 6997 violations.
    elapsed time = 00:00:16, memory = 2625.01 (MB).
    Completing 30% with 6921 violations.
    elapsed time = 00:00:26, memory = 2625.01 (MB).
    Completing 40% with 6921 violations.
    elapsed time = 00:00:35, memory = 2625.01 (MB).
    Completing 50% with 6921 violations.
    elapsed time = 00:00:46, memory = 2636.04 (MB).
    Completing 60% with 6716 violations.
    elapsed time = 00:00:58, memory = 2636.04 (MB).
    Completing 70% with 6716 violations.
    elapsed time = 00:01:08, memory = 2636.04 (MB).
    Completing 80% with 6450 violations.
    elapsed time = 00:01:20, memory = 2636.51 (MB).
    Completing 90% with 6450 violations.
    elapsed time = 00:01:30, memory = 2636.51 (MB).
    Completing 100% with 6139 violations.
    elapsed time = 00:01:40, memory = 2673.75 (MB).
[INFO DRT-0199]   Number of violations = 6142.
[INFO DRT-0267] cpu time = 00:11:19, elapsed time = 00:01:41, memory = 2673.75 (MB), peak = 2697.75 (MB)
Total wire length = 788041 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 344911 um.
Total wire length on LAYER met2 = 359505 um.
Total wire length on LAYER met3 = 51578 um.
Total wire length on LAYER met4 = 32046 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 164245.
Up-via summary (total 164245):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84762
           met2      3380
           met3       576
           met4         0
-------------------------
                   164245


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6142 violations.
    elapsed time = 00:00:06, memory = 2673.75 (MB).
    Completing 20% with 6142 violations.
    elapsed time = 00:00:12, memory = 2741.88 (MB).
    Completing 30% with 4527 violations.
    elapsed time = 00:00:21, memory = 2696.50 (MB).
    Completing 40% with 4527 violations.
    elapsed time = 00:00:27, memory = 2719.68 (MB).
    Completing 50% with 4527 violations.
    elapsed time = 00:00:33, memory = 2766.36 (MB).
    Completing 60% with 3068 violations.
    elapsed time = 00:00:39, memory = 2696.50 (MB).
    Completing 70% with 3068 violations.
    elapsed time = 00:00:43, memory = 2759.04 (MB).
    Completing 80% with 1744 violations.
    elapsed time = 00:00:53, memory = 2765.77 (MB).
    Completing 90% with 1744 violations.
    elapsed time = 00:01:00, memory = 2771.57 (MB).
    Completing 100% with 386 violations.
    elapsed time = 00:01:09, memory = 2771.59 (MB).
[INFO DRT-0199]   Number of violations = 386.
[INFO DRT-0267] cpu time = 00:06:59, elapsed time = 00:01:10, memory = 2771.59 (MB), peak = 2786.45 (MB)
Total wire length = 785069 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 316516 um.
Total wire length on LAYER met2 = 358806 um.
Total wire length on LAYER met3 = 76390 um.
Total wire length on LAYER met4 = 33355 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 167520.
Up-via summary (total 167520):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84339
           met2      6930
           met3       724
           met4         0
-------------------------
                   167520


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 386 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 20% with 386 violations.
    elapsed time = 00:00:01, memory = 2771.59 (MB).
    Completing 30% with 293 violations.
    elapsed time = 00:00:03, memory = 2771.59 (MB).
    Completing 40% with 293 violations.
    elapsed time = 00:00:04, memory = 2771.59 (MB).
    Completing 50% with 293 violations.
    elapsed time = 00:00:06, memory = 2771.59 (MB).
    Completing 60% with 112 violations.
    elapsed time = 00:00:07, memory = 2771.59 (MB).
    Completing 70% with 112 violations.
    elapsed time = 00:00:07, memory = 2771.59 (MB).
    Completing 80% with 84 violations.
    elapsed time = 00:00:08, memory = 2771.59 (MB).
    Completing 90% with 84 violations.
    elapsed time = 00:00:09, memory = 2771.59 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:11, memory = 2771.59 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:11, memory = 2771.59 (MB), peak = 2786.45 (MB)
Total wire length = 784920 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315754 um.
Total wire length on LAYER met2 = 358749 um.
Total wire length on LAYER met3 = 77073 um.
Total wire length on LAYER met4 = 33342 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 167522.
Up-via summary (total 167522):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84304
           met2      6973
           met3       718
           met4         0
-------------------------
                   167522


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2771.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2771.59 (MB), peak = 2786.45 (MB)
Total wire length = 784913 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315750 um.
Total wire length on LAYER met2 = 358748 um.
Total wire length on LAYER met3 = 77071 um.
Total wire length on LAYER met4 = 33342 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 167519.
Up-via summary (total 167519):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84303
           met2      6971
           met3       718
           met4         0
-------------------------
                   167519


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2771.59 (MB), peak = 2786.45 (MB)
Total wire length = 784913 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315750 um.
Total wire length on LAYER met2 = 358748 um.
Total wire length on LAYER met3 = 77071 um.
Total wire length on LAYER met4 = 33342 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 167519.
Up-via summary (total 167519):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84303
           met2      6971
           met3       718
           met4         0
-------------------------
                   167519


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2771.59 (MB), peak = 2786.45 (MB)
Total wire length = 784913 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315750 um.
Total wire length on LAYER met2 = 358748 um.
Total wire length on LAYER met3 = 77071 um.
Total wire length on LAYER met4 = 33342 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 167519.
Up-via summary (total 167519):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84303
           met2      6971
           met3       718
           met4         0
-------------------------
                   167519


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2771.59 (MB), peak = 2786.45 (MB)
Total wire length = 784913 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315750 um.
Total wire length on LAYER met2 = 358748 um.
Total wire length on LAYER met3 = 77071 um.
Total wire length on LAYER met4 = 33342 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 167519.
Up-via summary (total 167519):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84303
           met2      6971
           met3       718
           met4         0
-------------------------
                   167519


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2771.59 (MB), peak = 2786.45 (MB)
Total wire length = 784913 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315750 um.
Total wire length on LAYER met2 = 358748 um.
Total wire length on LAYER met3 = 77071 um.
Total wire length on LAYER met4 = 33342 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 167519.
Up-via summary (total 167519):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84303
           met2      6971
           met3       718
           met4         0
-------------------------
                   167519


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2771.59 (MB), peak = 2786.45 (MB)
Total wire length = 784913 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315750 um.
Total wire length on LAYER met2 = 358748 um.
Total wire length on LAYER met3 = 77071 um.
Total wire length on LAYER met4 = 33342 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 167519.
Up-via summary (total 167519):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84303
           met2      6971
           met3       718
           met4         0
-------------------------
                   167519


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2771.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2771.59 (MB), peak = 2786.45 (MB)
Total wire length = 784913 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315750 um.
Total wire length on LAYER met2 = 358748 um.
Total wire length on LAYER met3 = 77071 um.
Total wire length on LAYER met4 = 33342 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 167519.
Up-via summary (total 167519):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84303
           met2      6971
           met3       718
           met4         0
-------------------------
                   167519


[INFO DRT-0198] Complete detail routing.
Total wire length = 784913 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315750 um.
Total wire length on LAYER met2 = 358748 um.
Total wire length on LAYER met3 = 77071 um.
Total wire length on LAYER met4 = 33342 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 167519.
Up-via summary (total 167519):.

-------------------------
 FR_MASTERSLICE         0
            li1     75527
           met1     84303
           met2      6971
           met3       718
           met4         0
-------------------------
                   167519


[INFO DRT-0267] cpu time = 00:48:10, elapsed time = 00:07:18, memory = 2771.59 (MB), peak = 2786.45 (MB)

[INFO DRT-0180] Post processing.
Saving to /project/openlane/DFFRAM/runs/RUN_2021.12.26_22.11.38/results/routing/DFFRAM.def
