library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity andPort is

	Port ( 
		branchControl			: in  STD_LOGIC;
		zeroULA					: in  STD_LOGIC;
		and_out					: out STD_LOGIC
	);
	
end andPort;

architecture Behavioral of andPort is

begin
    and_out <= branchControl and zeroULA;
	 
end Behavioral;