--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 519 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.132ns.
--------------------------------------------------------------------------------

Paths for end point CntTest/count_25 (SLICE_X68Y155.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.944ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y143.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X68Y143.G1     net (fanout=1)        0.566   CntTest/count<1>
    SLICE_X68Y143.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X68Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X68Y144.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (2.378ns logic, 0.566ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_3 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.YQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X68Y144.G1     net (fanout=1)        0.566   CntTest/count<3>
    SLICE_X68Y144.COUT   Topcyg                0.561   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (2.289ns logic, 0.566ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.842ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X68Y144.F2     net (fanout=3)        0.538   CntTest/count<2>
    SLICE_X68Y144.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (2.304ns logic, 0.538ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_24 (SLICE_X68Y155.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y143.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X68Y143.G1     net (fanout=1)        0.566   CntTest/count<1>
    SLICE_X68Y143.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X68Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X68Y144.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (2.323ns logic, 0.566ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_3 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.YQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X68Y144.G1     net (fanout=1)        0.566   CntTest/count<3>
    SLICE_X68Y144.COUT   Topcyg                0.561   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (2.234ns logic, 0.566ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.787ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X68Y144.F2     net (fanout=3)        0.538   CntTest/count<2>
    SLICE_X68Y144.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X68Y155.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.787ns (2.249ns logic, 0.538ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_23 (SLICE_X68Y154.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y143.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X68Y143.G1     net (fanout=1)        0.566   CntTest/count<1>
    SLICE_X68Y143.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X68Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X68Y144.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (2.289ns logic, 0.566ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_3 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.YQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X68Y144.G1     net (fanout=1)        0.566   CntTest/count<3>
    SLICE_X68Y144.COUT   Topcyg                0.561   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (2.200ns logic, 0.566ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.753ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X68Y144.F2     net (fanout=3)        0.538   CntTest/count<2>
    SLICE_X68Y144.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X68Y145.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X68Y146.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X68Y147.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X68Y148.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X68Y149.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X68Y150.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X68Y151.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X68Y152.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X68Y153.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X68Y154.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (2.215ns logic, 0.538ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point CntTest/count_8 (SLICE_X68Y147.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_8 (FF)
  Destination:          CntTest/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_8 to CntTest/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y147.XQ     Tcko                  0.331   CntTest/count<8>
                                                       CntTest/count_8
    SLICE_X68Y147.F4     net (fanout=1)        0.308   CntTest/count<8>
    SLICE_X68Y147.CLK    Tckf        (-Th)    -0.157   CntTest/count<8>
                                                       CntTest/count<8>_rt
                                                       CntTest/Mcount_count_xor<8>
                                                       CntTest/count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_10 (SLICE_X68Y148.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_10 (FF)
  Destination:          CntTest/count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_10 to CntTest/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y148.XQ     Tcko                  0.331   CntTest/count<10>
                                                       CntTest/count_10
    SLICE_X68Y148.F4     net (fanout=1)        0.308   CntTest/count<10>
    SLICE_X68Y148.CLK    Tckf        (-Th)    -0.157   CntTest/count<10>
                                                       CntTest/count<10>_rt
                                                       CntTest/Mcount_count_xor<10>
                                                       CntTest/count_10
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_14 (SLICE_X68Y150.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_14 (FF)
  Destination:          CntTest/count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_14 to CntTest/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y150.XQ     Tcko                  0.331   CntTest/count<14>
                                                       CntTest/count_14
    SLICE_X68Y150.F4     net (fanout=1)        0.308   CntTest/count<14>
    SLICE_X68Y150.CLK    Tckf        (-Th)    -0.157   CntTest/count<14>
                                                       CntTest/count<14>_rt
                                                       CntTest/Mcount_count_xor<14>
                                                       CntTest/count_14
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/Sync_TRG1/CLK
  Logical resource: PhaseSwitch/Sync_TRG1/CK
  Location pin: SLICE_X51Y155.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X68Y143.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_1/CK
  Location pin: SLICE_X68Y143.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y5.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y5.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y5.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.089ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_0 (SLICE_X4Y97.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[2].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.465ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (1.897 - 1.977)
  Source Clock:         adc_deser_i/DCO<0> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[2].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y95.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[2].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/IDDR_inst/FF1
    SLICE_X4Y97.BY       net (fanout=1)        0.624   adc_deser_i/LVDS_buf_ADC[2].SERDES/Data_n
    SLICE_X4Y97.CLK      Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.465ns (0.841ns logic, 0.624ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_0 (SLICE_X4Y123.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[1].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.465ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.994 - 1.013)
  Source Clock:         adc_deser_i/DCO<0> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[1].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y121.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[1].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/IDDR_inst/FF1
    SLICE_X4Y123.BY      net (fanout=1)        0.624   adc_deser_i/LVDS_buf_ADC[1].SERDES/Data_n
    SLICE_X4Y123.CLK     Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.465ns (0.841ns logic, 0.624ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_0 (SLICE_X0Y76.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[3].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.458ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.988 - 1.012)
  Source Clock:         adc_deser_i/DCO<0> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[3].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y71.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[3].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/IDDR_inst/FF1
    SLICE_X0Y76.BY       net (fanout=1)        0.617   adc_deser_i/LVDS_buf_ADC[3].SERDES/Data_n
    SLICE_X0Y76.CLK      Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.841ns logic, 0.617ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1 (SLICE_X23Y98.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<0> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1
    SLICE_X23Y98.G4      net (fanout=2)        0.317   adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv<1>
    SLICE_X23Y98.CLK     Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.188ns logic, 0.317ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv_1 (SLICE_X41Y138.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<0> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y138.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv_1
    SLICE_X41Y138.G4     net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv<1>
    SLICE_X41Y138.CLK    Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1 (SLICE_X43Y100.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<0> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<0> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y100.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1
    SLICE_X43Y100.G4     net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv<1>
    SLICE_X43Y100.CLK    Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[2].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[3].SERDES/clkdiv_1/CK
  Location pin: SLICE_X23Y98.CLK
  Clock network: adc_deser_i/DCO<0>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[0].SERDES/clkdiv_1/CK
  Location pin: SLICE_X58Y156.CLK
  Clock network: adc_deser_i/DCO<0>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[1].SERDES/clkdiv_1/CK
  Location pin: SLICE_X41Y138.CLK
  Clock network: adc_deser_i/DCO<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.001ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_0 (SLICE_X6Y107.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[7].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.472ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.980 - 1.009)
  Source Clock:         adc_deser_i/DCO<1> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[7].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y107.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[7].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/IDDR_inst/FF1
    SLICE_X6Y107.BY      net (fanout=1)        0.631   adc_deser_i/LVDS_buf_ADC[7].SERDES/Data_n
    SLICE_X6Y107.CLK     Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.841ns logic, 0.631ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_0 (SLICE_X5Y125.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[6].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.475ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.993 - 1.016)
  Source Clock:         adc_deser_i/DCO<1> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[6].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y123.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[6].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/IDDR_inst/FF1
    SLICE_X5Y125.BY      net (fanout=1)        0.622   adc_deser_i/LVDS_buf_ADC[6].SERDES/Data_n
    SLICE_X5Y125.CLK     Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.853ns logic, 0.622ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_0 (SLICE_X2Y92.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[4].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.467ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.996 - 1.011)
  Source Clock:         adc_deser_i/DCO<1> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[4].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[4].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/IDDR_inst/FF1
    SLICE_X2Y92.BY       net (fanout=1)        0.626   adc_deser_i/LVDS_buf_ADC[4].SERDES/Data_n
    SLICE_X2Y92.CLK      Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[4].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.841ns logic, 0.626ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1 (SLICE_X43Y140.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<1> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y140.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1
    SLICE_X43Y140.G4     net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv<1>
    SLICE_X43Y140.CLK    Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1 (SLICE_X37Y90.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<1> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y90.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1
    SLICE_X37Y90.G4      net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv<1>
    SLICE_X37Y90.CLK     Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[7].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv_a (SLICE_X27Y174.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv_a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.842 - 0.835)
  Source Clock:         adc_deser_i/DCO<1> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<1> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv_a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y175.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv_1
    SLICE_X27Y174.BY     net (fanout=2)        0.306   adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv<1>
    SLICE_X27Y174.CLK    Tckdi       (-Th)     0.097   adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv_a
                                                       adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv_a
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.216ns logic, 0.306ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[4].SERDES/clkdiv_1/CK
  Location pin: SLICE_X60Y105.CLK
  Clock network: adc_deser_i/DCO<1>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[5].SERDES/clkdiv_1/CK
  Location pin: SLICE_X29Y175.CLK
  Clock network: adc_deser_i/DCO<1>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[6].SERDES/clkdiv_1/CK
  Location pin: SLICE_X43Y140.CLK
  Clock network: adc_deser_i/DCO<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.111ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_0 (SLICE_X1Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[10].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.542ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.991 - 1.005)
  Source Clock:         adc_deser_i/DCO<2> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[10].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y83.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[10].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/IDDR_inst/FF1
    SLICE_X1Y85.BY       net (fanout=1)        0.689   adc_deser_i/LVDS_buf_ADC[10].SERDES/Data_n
    SLICE_X1Y85.CLK      Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (0.853ns logic, 0.689ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_0 (SLICE_X0Y96.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[11].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.458ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (1.909 - 1.974)
  Source Clock:         adc_deser_i/DCO<2> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[11].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y91.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[11].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[11].SERDES/IDDR_inst/FF1
    SLICE_X0Y96.BY       net (fanout=1)        0.617   adc_deser_i/LVDS_buf_ADC[11].SERDES/Data_n
    SLICE_X0Y96.CLK      Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[11].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.841ns logic, 0.617ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_0 (SLICE_X1Y120.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[8].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<2> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[8].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y115.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[8].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/IDDR_inst/FF1
    SLICE_X1Y120.BY      net (fanout=1)        0.618   adc_deser_i/LVDS_buf_ADC[8].SERDES/Data_n
    SLICE_X1Y120.CLK     Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.853ns logic, 0.618ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1 (SLICE_X19Y100.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<2> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y100.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1
    SLICE_X19Y100.G4     net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv<1>
    SLICE_X19Y100.CLK    Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[11].SERDES/clkdiv_1 (SLICE_X19Y72.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[11].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[11].SERDES/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<2> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[11].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[11].SERDES/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y72.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[11].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[11].SERDES/clkdiv_1
    SLICE_X19Y72.G4      net (fanout=2)        0.325   adc_deser_i/LVDS_buf_ADC[11].SERDES/clkdiv<1>
    SLICE_X19Y72.CLK     Tckg        (-Th)     0.125   adc_deser_i/LVDS_buf_ADC[11].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[11].SERDES/Mcount_clkdiv_xor<1>11
                                                       adc_deser_i/LVDS_buf_ADC[11].SERDES/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_a (SLICE_X12Y163.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<2> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<2> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.YQ     Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_1
    SLICE_X12Y163.BY     net (fanout=2)        0.312   adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv<1>
    SLICE_X12Y163.CLK    Tckdi       (-Th)     0.109   adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_a
                                                       adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_a
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.204ns logic, 0.312ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[8].SERDES/clkdiv_1/CK
  Location pin: SLICE_X13Y163.CLK
  Clock network: adc_deser_i/DCO<2>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[9].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[9].SERDES/clkdiv_1/CK
  Location pin: SLICE_X4Y101.CLK
  Clock network: adc_deser_i/DCO<2>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[10].SERDES/clkdiv_1/CK
  Location pin: SLICE_X19Y100.CLK
  Clock network: adc_deser_i/DCO<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.989ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_0 (SLICE_X3Y102.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[13].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (1.001 - 1.019)
  Source Clock:         adc_deser_i/DCO<3> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[13].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y99.Q2      Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[13].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/IDDR_inst/FF1
    SLICE_X3Y102.BY      net (fanout=1)        0.624   adc_deser_i/LVDS_buf_ADC[13].SERDES/Data_n
    SLICE_X3Y102.CLK     Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (0.853ns logic, 0.624ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[14].SERDES/DataN_0 (SLICE_X6Y109.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[14].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[14].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.472ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.998 - 1.008)
  Source Clock:         adc_deser_i/DCO<3> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[14].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[14].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y109.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[14].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/IDDR_inst/FF1
    SLICE_X6Y109.BY      net (fanout=1)        0.631   adc_deser_i/LVDS_buf_ADC[14].SERDES/Data_n
    SLICE_X6Y109.CLK     Tdick                 0.280   adc_deser_i/LVDS_buf_ADC[14].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[14].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.841ns logic, 0.631ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_0 (SLICE_X1Y110.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_deser_i/LVDS_buf_ADC[12].SERDES/IDDR_inst/FF1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_0 (FF)
  Requirement:          1.563ns
  Data Path Delay:      1.471ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (1.004 - 1.014)
  Source Clock:         adc_deser_i/DCO<3> falling at 1.562ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_deser_i/LVDS_buf_ADC[12].SERDES/IDDR_inst/FF1 to adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y105.Q2     Tickq                 0.561   adc_deser_i/LVDS_buf_ADC[12].SERDES/Data_p
                                                       adc_deser_i/LVDS_buf_ADC[12].SERDES/IDDR_inst/FF1
    SLICE_X1Y110.BY      net (fanout=1)        0.618   adc_deser_i/LVDS_buf_ADC[12].SERDES/Data_n
    SLICE_X1Y110.CLK     Tdick                 0.292   adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[12].SERDES/DataN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.853ns logic, 0.618ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv_a (SLICE_X11Y76.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv_1 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv_a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<3> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv_1 to adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv_a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y77.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv<1>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv_1
    SLICE_X11Y76.BY      net (fanout=2)        0.306   adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv<1>
    SLICE_X11Y76.CLK     Tckdi       (-Th)     0.097   adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv_a
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv_a
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.216ns logic, 0.306ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1 (SLICE_X3Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_0 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<3> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_0 to adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y102.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_0
    SLICE_X3Y102.BX      net (fanout=2)        0.296   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN<0>
    SLICE_X3Y102.CLK     Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN<1>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.234ns logic, 0.296ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP_1 (SLICE_X7Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP_0 (FF)
  Destination:          adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_deser_i/DCO<3> rising at 3.125ns
  Destination Clock:    adc_deser_i/DCO<3> rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP_0 to adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y102.YQ      Tcko                  0.313   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP<1>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP_0
    SLICE_X7Y102.BX      net (fanout=2)        0.296   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP<0>
    SLICE_X7Y102.CLK     Tckdi       (-Th)     0.079   adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP<1>
                                                       adc_deser_i/LVDS_buf_ADC[13].SERDES/DataP_1
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.234ns logic, 0.296ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[13].SERDES/clkdiv_1/CK
  Location pin: SLICE_X11Y77.CLK
  Clock network: adc_deser_i/DCO<3>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[14].SERDES/clkdiv_1/CK
  Location pin: SLICE_X1Y79.CLK
  Clock network: adc_deser_i/DCO<3>
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/LVDS_buf_ADC[15].SERDES/clkdiv<1>/CLK
  Logical resource: adc_deser_i/LVDS_buf_ADC[15].SERDES/clkdiv_1/CK
  Location pin: SLICE_X8Y145.CLK
  Clock network: adc_deser_i/DCO<3>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.613ns.
--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X69Y144.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.361ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.116 - 0.120)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp1/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y140.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X69Y144.F1     net (fanout=4)        0.790   PowerUp1/Trig
    SLICE_X69Y144.X      Tilo                  0.194   PowerUp2/Trig
                                                       PowerUp2/Trig_not00011
    SLICE_X69Y144.CE     net (fanout=1)        0.484   PowerUp2/Trig_not0001
    SLICE_X69Y144.CLK    Tceck                 0.553   PowerUp2/Trig
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (1.087ns logic, 1.274ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X69Y140.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y140.YQ     Tcko                  0.360   PowerUp0
                                                       PowerUp0
    SLICE_X68Y141.G1     net (fanout=3)        0.590   PowerUp0
    SLICE_X68Y141.Y      Tilo                  0.195   PowerUp1/Trig_not0001
                                                       PowerUp1/Trig_not00011
    SLICE_X69Y140.CE     net (fanout=1)        0.429   PowerUp1/Trig_not0001
    SLICE_X69Y140.CLK    Tceck                 0.553   PowerUp1/Trig
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (1.108ns logic, 1.019ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X69Y140.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y140.YQ     Tcko                  0.360   PowerUp0
                                                       PowerUp0
    SLICE_X69Y140.G4     net (fanout=3)        0.359   PowerUp0
    SLICE_X69Y140.CLK    Tgck                  0.563   PowerUp1/Trig
                                                       PowerUp1/Trig_mux00002
                                                       PowerUp1/Trig_mux0000_f5
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.923ns logic, 0.359ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X69Y144.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp2/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp2/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y144.YQ     Tcko                  0.313   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X69Y144.G3     net (fanout=2)        0.386   PowerUp2/Trig
    SLICE_X69Y144.CLK    Tckg        (-Th)     0.125   PowerUp2/Trig
                                                       PowerUp2/Trig_mux00001
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.188ns logic, 0.386ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X69Y144.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.116 - 0.120)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp1/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y140.XQ     Tcko                  0.313   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X69Y144.G4     net (fanout=4)        0.511   PowerUp1/Trig
    SLICE_X69Y144.CLK    Tckg        (-Th)     0.125   PowerUp2/Trig
                                                       PowerUp2/Trig_mux00001
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.188ns logic, 0.511ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X69Y140.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp1/Trig to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y140.XQ     Tcko                  0.313   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X69Y140.BX     net (fanout=4)        0.313   PowerUp1/Trig
    SLICE_X69Y140.CLK    Tckdi       (-Th)    -0.123   PowerUp1/Trig
                                                       PowerUp1/Trig_mux0000_f5
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.436ns logic, 0.313ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp1/Trig/CLK
  Logical resource: PowerUp1/Trig/CK
  Location pin: SLICE_X69Y140.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp2/Trig/CLK
  Logical resource: PowerUp2/Trig/CK
  Location pin: SLICE_X69Y144.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp0/CLK
  Logical resource: PowerUp0/CK
  Location pin: SLICE_X68Y140.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.502ns.
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X51Y180.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/FastTrig_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FindMaxAmp_i/FastTrig_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y152.YQ     Tcko                  0.340   FindMaxAmp_i/FastTrig_o
                                                       FindMaxAmp_i/FastTrig_o
    SLICE_X51Y180.BY     net (fanout=3)        1.191   FindMaxAmp_i/FastTrig_o
    SLICE_X51Y180.CLK    Tdick                 0.292   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      1.823ns (0.632ns logic, 1.191ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X51Y181.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y180.XQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X51Y181.F1     net (fanout=2)        0.575   Led_B/ES1/Trig1
    SLICE_X51Y181.X      Tilo                  0.194   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X51Y181.CE     net (fanout=1)        0.430   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X51Y181.CLK    Tceck                 0.553   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (1.087ns logic, 1.005ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y180.YQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X51Y181.F4     net (fanout=3)        0.356   Led_B/ES1/Trig0
    SLICE_X51Y181.X      Tilo                  0.194   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X51Y181.CE     net (fanout=1)        0.430   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X51Y181.CLK    Tceck                 0.553   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (1.087ns logic, 0.786ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X51Y181.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y180.XQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X51Y181.G1     net (fanout=2)        0.575   Led_B/ES1/Trig1
    SLICE_X51Y181.CLK    Tgck                  0.231   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.571ns logic, 0.575ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X51Y181.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y180.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X51Y181.G4     net (fanout=3)        0.328   Led_B/ES1/Trig0
    SLICE_X51Y181.CLK    Tckg        (-Th)     0.125   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.188ns logic, 0.328ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig1 (SLICE_X51Y180.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/ES1/Trig1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/ES1/Trig1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y180.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X51Y180.BX     net (fanout=3)        0.311   Led_B/ES1/Trig0
    SLICE_X51Y180.CLK    Tckdi       (-Th)     0.079   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.234ns logic, 0.311ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X51Y181.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/DurTrig_SRFF/Trig (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/DurTrig_SRFF/Trig to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y181.YQ     Tcko                  0.313   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    SLICE_X51Y181.G3     net (fanout=2)        0.392   Led_B/DurTrig_SRFF/Trig
    SLICE_X51Y181.CLK    Tckg        (-Th)     0.125   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.188ns logic, 0.392ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/DurTrig_SRFF/Trig/CLK
  Logical resource: Led_B/DurTrig_SRFF/Trig/CK
  Location pin: SLICE_X51Y181.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig1/CK
  Location pin: SLICE_X51Y180.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig0/CK
  Location pin: SLICE_X51Y180.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" 
TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 118 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.632ns.
--------------------------------------------------------------------------------

Paths for end point ADCTest/count_5 (SLICE_X56Y150.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (5.351 - 5.411)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y140.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X66Y145.G4     net (fanout=4)        0.770   PowerUp1/Trig
    SLICE_X66Y145.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y150.SR     net (fanout=4)        0.906   PwrUpReset
    SLICE_X56Y150.CLK    Tsrck                 1.157   ADCTest/count<5>
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.692ns logic, 1.676ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (5.351 - 5.407)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y144.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X66Y145.G2     net (fanout=2)        0.531   PowerUp2/Trig
    SLICE_X66Y145.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y150.SR     net (fanout=4)        0.906   PwrUpReset
    SLICE_X56Y150.CLK    Tsrck                 1.157   ADCTest/count<5>
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (1.692ns logic, 1.437ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_4 (SLICE_X56Y151.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (5.351 - 5.411)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y140.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X66Y145.G4     net (fanout=4)        0.770   PowerUp1/Trig
    SLICE_X66Y145.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y151.SR     net (fanout=4)        0.906   PwrUpReset
    SLICE_X56Y151.CLK    Tsrck                 1.157   ADCTest/count<4>
                                                       ADCTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.692ns logic, 1.676ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (5.351 - 5.407)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y144.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X66Y145.G2     net (fanout=2)        0.531   PowerUp2/Trig
    SLICE_X66Y145.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y151.SR     net (fanout=4)        0.906   PwrUpReset
    SLICE_X56Y151.CLK    Tsrck                 1.157   ADCTest/count<4>
                                                       ADCTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (1.692ns logic, 1.437ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_3 (SLICE_X57Y150.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.249ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (5.351 - 5.411)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y140.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X66Y145.G4     net (fanout=4)        0.770   PowerUp1/Trig
    SLICE_X66Y145.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X57Y150.SR     net (fanout=4)        0.907   PwrUpReset
    SLICE_X57Y150.CLK    Tsrck                 1.037   ADCTest/count<3>
                                                       ADCTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.572ns logic, 1.677ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (5.351 - 5.407)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y144.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X66Y145.G2     net (fanout=2)        0.531   PowerUp2/Trig
    SLICE_X66Y145.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X57Y150.SR     net (fanout=4)        0.907   PwrUpReset
    SLICE_X57Y150.CLK    Tsrck                 1.037   ADCTest/count<3>
                                                       ADCTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (1.572ns logic, 1.438ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_8 (SLICE_X52Y127.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_7 (FF)
  Destination:          ShiftReg_test/tmp_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (1.578 - 1.546)
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_7 to ShiftReg_test/tmp_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y129.XQ     Tcko                  0.331   ShiftReg_test/tmp<7>
                                                       ShiftReg_test/tmp_7
    SLICE_X52Y127.BY     net (fanout=1)        0.296   ShiftReg_test/tmp<7>
    SLICE_X52Y127.CLK    Tckdi       (-Th)     0.081   ShiftReg_test/tmp<9>
                                                       ShiftReg_test/tmp_8
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.250ns logic, 0.296ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_15 (SLICE_X53Y123.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_14 (FF)
  Destination:          ShiftReg_test/tmp_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_14 to ShiftReg_test/tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y123.YQ     Tcko                  0.313   ShiftReg_test/tmp<15>
                                                       ShiftReg_test/tmp_14
    SLICE_X53Y123.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<14>
    SLICE_X53Y123.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<15>
                                                       ShiftReg_test/tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_17 (SLICE_X53Y124.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_16 (FF)
  Destination:          ShiftReg_test/tmp_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_16 to ShiftReg_test/tmp_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y124.YQ     Tcko                  0.313   ShiftReg_test/tmp<17>
                                                       ShiftReg_test/tmp_16
    SLICE_X53Y124.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<16>
    SLICE_X53Y124.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<17>
                                                       ShiftReg_test/tmp_17
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<21>/SR
  Logical resource: ShiftReg_test/tmp_21/SR
  Location pin: SLICE_X53Y125.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<21>/SR
  Logical resource: ShiftReg_test/tmp_21/SR
  Location pin: SLICE_X53Y125.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<21>/SR
  Logical resource: ShiftReg_test/tmp_20/SR
  Location pin: SLICE_X53Y125.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" 
TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10860 paths analyzed, 659 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.137ns.
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[0].Threshold/Trig (SLICE_X30Y140.F2), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_0_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.849ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_0_1 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y141.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_0_0
                                                       FindMaxAmp_i/Aver2_0_1
    SLICE_X29Y134.F1     net (fanout=2)        1.000   FindMaxAmp_i/Aver2_0_1
    SLICE_X29Y134.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X30Y137.F2     net (fanout=1)        0.529   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
    SLICE_X30Y137.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X30Y138.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X30Y138.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X31Y139.F2     net (fanout=1)        0.760   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X31Y139.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X31Y140.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X31Y140.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<6>
    SLICE_X30Y140.F2     net (fanout=1)        0.789   FindMaxAmp_i/GroupSum<0><6>
    SLICE_X30Y140.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.849ns (2.771ns logic, 3.078ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_0_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.738ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_0_1 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y141.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_0_0
                                                       FindMaxAmp_i/Aver2_0_1
    SLICE_X29Y134.F1     net (fanout=2)        1.000   FindMaxAmp_i/Aver2_0_1
    SLICE_X29Y134.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X30Y137.F2     net (fanout=1)        0.529   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
    SLICE_X30Y137.COUT   Topcyf                0.465   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X30Y138.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X30Y138.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X31Y139.F2     net (fanout=1)        0.760   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X31Y139.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X31Y140.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X31Y140.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<6>
    SLICE_X30Y140.F2     net (fanout=1)        0.789   FindMaxAmp_i/GroupSum<0><6>
    SLICE_X30Y140.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.738ns (2.660ns logic, 3.078ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_0_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.736ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_0_1 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y141.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_0_0
                                                       FindMaxAmp_i/Aver2_0_1
    SLICE_X29Y134.F1     net (fanout=2)        1.000   FindMaxAmp_i/Aver2_0_1
    SLICE_X29Y134.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X30Y137.F2     net (fanout=1)        0.529   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
    SLICE_X30Y137.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X30Y138.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X30Y138.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X31Y139.F2     net (fanout=1)        0.760   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X31Y139.COUT   Topcyf                0.460   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X31Y140.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X31Y140.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<6>
    SLICE_X30Y140.F2     net (fanout=1)        0.789   FindMaxAmp_i/GroupSum<0><6>
    SLICE_X30Y140.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.736ns (2.658ns logic, 3.078ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[6].Threshold/Trig (SLICE_X25Y122.F3), 326 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_3_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[6].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.791ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.870 - 0.927)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_3_1 to FindMaxAmp_i/Thresh_i[6].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y113.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_3_0
                                                       FindMaxAmp_i/Aver2_3_1
    SLICE_X22Y116.F1     net (fanout=2)        0.766   FindMaxAmp_i/Aver2_3_1
    SLICE_X22Y116.X      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001C1
    SLICE_X25Y119.F3     net (fanout=1)        0.652   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
    SLICE_X25Y119.YMUX   Topy                  0.777   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_xor<3>
    SLICE_X24Y119.G2     net (fanout=1)        0.794   FindMaxAmp_i/GroupSum_6_addsub0001<3>
    SLICE_X24Y119.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<3>
    SLICE_X24Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<3>
    SLICE_X24Y120.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_xor<5>
    SLICE_X25Y122.G4     net (fanout=1)        0.542   FindMaxAmp_i/GroupSum<6><5>
    SLICE_X25Y122.Y      Tilo                  0.194   FindMaxAmp_i/Thresh_i[6].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[6].Threshold/Trig_rstpot_SW1
    SLICE_X25Y122.F3     net (fanout=1)        0.222   N63
    SLICE_X25Y122.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[6].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[6].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[6].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.791ns (2.815ns logic, 2.976ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_3_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[6].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.786ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.870 - 0.927)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_3_1 to FindMaxAmp_i/Thresh_i[6].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y113.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_3_0
                                                       FindMaxAmp_i/Aver2_3_1
    SLICE_X22Y116.F1     net (fanout=2)        0.766   FindMaxAmp_i/Aver2_3_1
    SLICE_X22Y116.X      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001C1
    SLICE_X25Y119.F3     net (fanout=1)        0.652   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
    SLICE_X25Y119.YMUX   Topy                  0.772   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_xor<3>
    SLICE_X24Y119.G2     net (fanout=1)        0.794   FindMaxAmp_i/GroupSum_6_addsub0001<3>
    SLICE_X24Y119.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<3>
    SLICE_X24Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<3>
    SLICE_X24Y120.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_xor<5>
    SLICE_X25Y122.G4     net (fanout=1)        0.542   FindMaxAmp_i/GroupSum<6><5>
    SLICE_X25Y122.Y      Tilo                  0.194   FindMaxAmp_i/Thresh_i[6].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[6].Threshold/Trig_rstpot_SW1
    SLICE_X25Y122.F3     net (fanout=1)        0.222   N63
    SLICE_X25Y122.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[6].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[6].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[6].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (2.810ns logic, 2.976ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_3_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[6].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.777ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.870 - 0.927)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_3_1 to FindMaxAmp_i/Thresh_i[6].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y113.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_3_0
                                                       FindMaxAmp_i/Aver2_3_1
    SLICE_X22Y116.F1     net (fanout=2)        0.766   FindMaxAmp_i/Aver2_3_1
    SLICE_X22Y116.X      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001C1
    SLICE_X25Y119.F3     net (fanout=1)        0.652   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
    SLICE_X25Y119.YMUX   Topy                  0.777   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_xor<3>
    SLICE_X24Y119.G2     net (fanout=1)        0.794   FindMaxAmp_i/GroupSum_6_addsub0001<3>
    SLICE_X24Y119.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<3>
    SLICE_X24Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<3>
    SLICE_X24Y120.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_xor<4>
    SLICE_X25Y122.G3     net (fanout=1)        0.606   FindMaxAmp_i/GroupSum<6><4>
    SLICE_X25Y122.Y      Tilo                  0.194   FindMaxAmp_i/Thresh_i[6].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[6].Threshold/Trig_rstpot_SW1
    SLICE_X25Y122.F3     net (fanout=1)        0.222   N63
    SLICE_X25Y122.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[6].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[6].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[6].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.777ns (2.737ns logic, 3.040ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[8].Threshold/Trig (SLICE_X14Y122.F1), 326 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_11_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[8].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.833ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_11_2 to FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y111.XQ     Tcko                  0.360   FindMaxAmp_i/Aver2_11_2
                                                       FindMaxAmp_i/Aver2_11_2
    SLICE_X14Y116.G2     net (fanout=3)        0.983   FindMaxAmp_i/Aver2_11_2
    SLICE_X14Y116.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_5_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001C11
    SLICE_X14Y119.G3     net (fanout=1)        0.603   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C1
    SLICE_X14Y119.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X14Y120.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_xor<5>
    SLICE_X15Y121.G3     net (fanout=1)        0.683   FindMaxAmp_i/GroupSum_8_addsub0001<5>
    SLICE_X15Y121.YMUX   Topgy                 0.557   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_xor<5>
    SLICE_X14Y122.G4     net (fanout=1)        0.418   FindMaxAmp_i/GroupSum<8><5>
    SLICE_X14Y122.Y      Tilo                  0.195   FindMaxAmp_i/Thresh_i[8].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig_rstpot_SW1
    SLICE_X14Y122.F1     net (fanout=1)        0.550   N69
    SLICE_X14Y122.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[8].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (2.596ns logic, 3.237ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_11_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[8].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.831ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_11_2 to FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y111.XQ     Tcko                  0.360   FindMaxAmp_i/Aver2_11_2
                                                       FindMaxAmp_i/Aver2_11_2
    SLICE_X14Y116.G2     net (fanout=3)        0.983   FindMaxAmp_i/Aver2_11_2
    SLICE_X14Y116.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_5_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001C11
    SLICE_X14Y119.G3     net (fanout=1)        0.603   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C1
    SLICE_X14Y119.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X14Y120.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_xor<4>
    SLICE_X15Y121.F2     net (fanout=1)        0.539   FindMaxAmp_i/GroupSum_8_addsub0001<4>
    SLICE_X15Y121.YMUX   Topy                  0.777   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_xor<5>
    SLICE_X14Y122.G4     net (fanout=1)        0.418   FindMaxAmp_i/GroupSum<8><5>
    SLICE_X14Y122.Y      Tilo                  0.195   FindMaxAmp_i/Thresh_i[8].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig_rstpot_SW1
    SLICE_X14Y122.F1     net (fanout=1)        0.550   N69
    SLICE_X14Y122.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[8].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (2.738ns logic, 3.093ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_11_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[8].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.741ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_11_2 to FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y111.XQ     Tcko                  0.360   FindMaxAmp_i/Aver2_11_2
                                                       FindMaxAmp_i/Aver2_11_2
    SLICE_X14Y116.G2     net (fanout=3)        0.983   FindMaxAmp_i/Aver2_11_2
    SLICE_X14Y116.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_5_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001C11
    SLICE_X14Y119.G3     net (fanout=1)        0.603   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C1
    SLICE_X14Y119.COUT   Topcyg                0.469   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X14Y120.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_xor<5>
    SLICE_X15Y121.G3     net (fanout=1)        0.683   FindMaxAmp_i/GroupSum_8_addsub0001<5>
    SLICE_X15Y121.YMUX   Topgy                 0.557   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_xor<5>
    SLICE_X14Y122.G4     net (fanout=1)        0.418   FindMaxAmp_i/GroupSum<8><5>
    SLICE_X14Y122.Y      Tilo                  0.195   FindMaxAmp_i/Thresh_i[8].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig_rstpot_SW1
    SLICE_X14Y122.F1     net (fanout=1)        0.550   N69
    SLICE_X14Y122.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[8].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[8].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.741ns (2.504ns logic, 3.237ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_6_5 (SLICE_X20Y127.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_6_5 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_6_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.959 - 0.937)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_6_5 to FindMaxAmp_i/Sub_ped_delay_6_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y126.XQ     Tcko                  0.331   FindMaxAmp_i/Sub_ped_6_5
                                                       FindMaxAmp_i/Sub_ped_6_5
    SLICE_X20Y127.BX     net (fanout=2)        0.307   FindMaxAmp_i/Sub_ped_6_5
    SLICE_X20Y127.CLK    Tckdi       (-Th)     0.082   FindMaxAmp_i/Sub_ped_delay_6_5
                                                       FindMaxAmp_i/Sub_ped_delay_6_5
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.249ns logic, 0.307ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_15_7 (SLICE_X7Y129.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_15_7 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_15_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.993 - 0.997)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_15_7 to FindMaxAmp_i/Sub_ped_delay_15_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y129.XQ      Tcko                  0.313   FindMaxAmp_i/Sub_ped_15_7
                                                       FindMaxAmp_i/Sub_ped_15_7
    SLICE_X7Y129.BX      net (fanout=2)        0.307   FindMaxAmp_i/Sub_ped_15_7
    SLICE_X7Y129.CLK     Tckdi       (-Th)     0.079   FindMaxAmp_i/Sub_ped_delay_15_7
                                                       FindMaxAmp_i/Sub_ped_delay_15_7
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.234ns logic, 0.307ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_15_2 (SLICE_X6Y126.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_15_2 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_15_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.570ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (1.015 - 0.993)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_15_2 to FindMaxAmp_i/Sub_ped_delay_15_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y126.YQ      Tcko                  0.313   FindMaxAmp_i/Sub_ped_15_3
                                                       FindMaxAmp_i/Sub_ped_15_2
    SLICE_X6Y126.BY      net (fanout=2)        0.338   FindMaxAmp_i/Sub_ped_15_2
    SLICE_X6Y126.CLK     Tckdi       (-Th)     0.081   FindMaxAmp_i/Sub_ped_delay_15_3
                                                       FindMaxAmp_i/Sub_ped_delay_15_2
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.232ns logic, 0.338ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X70Y152.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayReset<5>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X36Y135.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.878ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X70Y152.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     24.548ns|            0|            0|            0|        10992|
| TS_DLL_CLK0_BUF               |     25.000ns|      2.613ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      4.502ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLKDV_BUF              |     50.000ns|      7.632ns|          N/A|            0|            0|          118|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      6.137ns|          N/A|            0|            0|        10860|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.965|    1.545|         |         |
ADC_DCO_LVDS_n<0>|    2.965|    1.545|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS<1>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<1>  |    2.923|    1.501|         |         |
ADC_DCO_LVDS_n<1>|    2.923|    1.501|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS<2>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<2>  |    2.880|    1.556|         |         |
ADC_DCO_LVDS_n<2>|    2.880|    1.556|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS<3>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<3>  |    2.848|    1.495|         |         |
ADC_DCO_LVDS_n<3>|    2.848|    1.495|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.965|    1.545|         |         |
ADC_DCO_LVDS_n<0>|    2.965|    1.545|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<1>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<1>  |    2.923|    1.501|         |         |
ADC_DCO_LVDS_n<1>|    2.923|    1.501|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<2>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<2>  |    2.880|    1.556|         |         |
ADC_DCO_LVDS_n<2>|    2.880|    1.556|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<3>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<3>  |    2.848|    1.495|         |         |
ADC_DCO_LVDS_n<3>|    2.848|    1.495|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    6.137|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    3.132|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12023 paths, 0 nets, and 2369 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 02 18:26:18 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



