

================================================================
== Vitis HLS Report for 'svdPairs_12_12_svdTraits_float_float_Pipeline_diag_index_update'
================================================================
* Date:           Tue Apr  4 19:45:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.407 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- diag_index_update  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      77|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|       34|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       34|     194|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln1279_fu_261_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln1294_1_fu_295_p2  |         +|   0|  0|  12|           4|           4|
    |add_ln1294_fu_271_p2    |         +|   0|  0|  12|           4|           4|
    |add_ln1295_1_fu_309_p2  |         +|   0|  0|   7|           4|           4|
    |add_ln1295_fu_304_p2    |         +|   0|  0|   7|           4|           2|
    |icmp_ln1279_fu_255_p2   |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1282_fu_283_p2   |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln1287_fu_289_p2   |      icmp|   0|  0|   9|           5|           5|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  77|          33|          25|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  14|          3|    1|          3|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_px_2  |   9|          2|    4|          8|
    |diag1_i_address0       |  31|          6|    4|         24|
    |diag1_i_d0             |  14|          3|   32|         96|
    |diag2_i_address0       |  31|          6|    4|         24|
    |px_fu_44               |   9|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 117|         24|   50|        165|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |add_ln1279_reg_385      |  4|   0|    4|          0|
    |ap_CS_fsm               |  2|   0|    2|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |diag1_i_addr_3_reg_361  |  4|   0|    4|          0|
    |diag1_i_addr_4_reg_371  |  4|   0|    4|          0|
    |diag2_i_addr_4_reg_351  |  4|   0|    4|          0|
    |diag2_i_addr_reg_341    |  4|   0|    4|          0|
    |icmp_ln1279_reg_381     |  1|   0|    1|          0|
    |icmp_ln1282_reg_401     |  1|   0|    1|          0|
    |icmp_ln1287_reg_405     |  1|   0|    1|          0|
    |px_2_reg_336            |  4|   0|    4|          0|
    |px_fu_44                |  4|   0|    4|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 34|   0|   34|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_diag_index_update|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_diag_index_update|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_diag_index_update|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_diag_index_update|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_diag_index_update|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_diag_index_update|  return value|
|diag2_i_address0  |  out|    4|   ap_memory|                                                           diag2_i|         array|
|diag2_i_ce0       |  out|    1|   ap_memory|                                                           diag2_i|         array|
|diag2_i_we0       |  out|    1|   ap_memory|                                                           diag2_i|         array|
|diag2_i_d0        |  out|   32|   ap_memory|                                                           diag2_i|         array|
|diag2_i_q0        |   in|   32|   ap_memory|                                                           diag2_i|         array|
|diag2_i_address1  |  out|    4|   ap_memory|                                                           diag2_i|         array|
|diag2_i_ce1       |  out|    1|   ap_memory|                                                           diag2_i|         array|
|diag2_i_we1       |  out|    1|   ap_memory|                                                           diag2_i|         array|
|diag2_i_d1        |  out|   32|   ap_memory|                                                           diag2_i|         array|
|empty_114         |   in|    4|     ap_none|                                                         empty_114|        scalar|
|empty_115         |   in|    4|     ap_none|                                                         empty_115|        scalar|
|empty_116         |   in|    4|     ap_none|                                                         empty_116|        scalar|
|diag1_i_address0  |  out|    4|   ap_memory|                                                           diag1_i|         array|
|diag1_i_ce0       |  out|    1|   ap_memory|                                                           diag1_i|         array|
|diag1_i_we0       |  out|    1|   ap_memory|                                                           diag1_i|         array|
|diag1_i_d0        |  out|   32|   ap_memory|                                                           diag1_i|         array|
|diag1_i_q0        |   in|   32|   ap_memory|                                                           diag1_i|         array|
|diag1_i_address1  |  out|    4|   ap_memory|                                                           diag1_i|         array|
|diag1_i_ce1       |  out|    1|   ap_memory|                                                           diag1_i|         array|
|diag1_i_we1       |  out|    1|   ap_memory|                                                           diag1_i|         array|
|diag1_i_d1        |  out|   32|   ap_memory|                                                           diag1_i|         array|
|empty_117         |   in|    4|     ap_none|                                                         empty_117|        scalar|
|empty_118         |   in|    4|     ap_none|                                                         empty_118|        scalar|
|empty             |   in|    4|     ap_none|                                                             empty|        scalar|
|num_processors    |   in|    4|     ap_none|                                                    num_processors|        scalar|
|idxprom135_cast   |   in|    4|     ap_none|                                                   idxprom135_cast|        scalar|
+------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

