

================================================================
== Vitis HLS Report for 'cancellation_unit_top_0_s'
================================================================
* Date:           Wed Aug 14 16:55:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.465 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_231  |cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      58|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     270|     314|    -|
|Memory           |        6|     -|      32|       2|    0|
|Multiplexer      |        -|     -|       -|     411|    -|
|Register         |        -|     -|     100|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        6|     0|     402|     785|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_231  |cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1  |        0|   0|  270|  314|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                  |        0|   0|  270|  314|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                     Memory                     |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |cancellation_unit_buffer_event_data_V_U         |cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   32|     1|         2048|
    |cancellation_unit_buffer_event_send_time_V_U    |cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   32|     1|         2048|
    |cancellation_unit_buffer_event_recv_time_V_U    |cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTObkb  |        1|   0|   0|    0|    64|   32|     1|         2048|
    |cancellation_unit_buffer_event_sender_id_V_U    |cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |cancellation_unit_buffer_event_receiver_id_V_U  |cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |cancellation_unit_buffer_next_V_U               |cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_RAM_AUTO_1R1W           |        1|   0|   0|    0|    64|   16|     1|         1024|
    |cancellation_unit_lp_heads_V_U                  |event_queue_top_0_s_event_queue_lp_oldest_unissued_V_RAM_AUTO_1R1W                |        0|  16|   1|    0|     4|   16|     1|           64|
    |cancellation_unit_lp_sizes_V_U                  |state_buffer_top_0_s_state_buffer_lp_sizes_V_RAM_AUTO_1R1W                        |        0|  16|   1|    0|     4|   16|     1|           64|
    +------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                           |                                                                                  |        6|  32|   2|    0|   392|  176|     8|         9344|
    +------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln886_3_fu_354_p2            |         +|   0|  0|  14|           7|           1|
    |add_ln886_fu_395_p2              |         +|   0|  0|  23|          16|           1|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op13_read_state1    |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_90_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_s_nbreadreq_fu_98_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln1077_fu_327_p2            |      icmp|   0|  0|  11|          10|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  58|          38|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                              |  31|          6|    1|          6|
    |ap_done                                                |   9|          2|    1|          2|
    |cancellation_unit_buffer_event_data_V_address0         |  14|          3|    6|         18|
    |cancellation_unit_buffer_event_data_V_ce0              |  14|          3|    1|          3|
    |cancellation_unit_buffer_event_receiver_id_V_address0  |  14|          3|    6|         18|
    |cancellation_unit_buffer_event_receiver_id_V_ce0       |  14|          3|    1|          3|
    |cancellation_unit_buffer_event_recv_time_V_address0    |  14|          3|    6|         18|
    |cancellation_unit_buffer_event_recv_time_V_ce0         |  14|          3|    1|          3|
    |cancellation_unit_buffer_event_send_time_V_address0    |  14|          3|    6|         18|
    |cancellation_unit_buffer_event_send_time_V_ce0         |  14|          3|    1|          3|
    |cancellation_unit_buffer_event_sender_id_V_address0    |  14|          3|    6|         18|
    |cancellation_unit_buffer_event_sender_id_V_ce0         |  14|          3|    1|          3|
    |cancellation_unit_buffer_next_V_address0               |  20|          4|    6|         24|
    |cancellation_unit_buffer_next_V_ce0                    |  14|          3|    1|          3|
    |cancellation_unit_buffer_next_V_d0                     |  14|          3|   16|         48|
    |cancellation_unit_buffer_next_V_we0                    |  14|          3|    1|          3|
    |cancellation_unit_free_head_V                          |   9|          2|   16|         32|
    |cancellation_unit_input_stream_blk_n                   |   9|          2|    1|          2|
    |cancellation_unit_lp_heads_V_address0                  |  20|          4|    2|          8|
    |cancellation_unit_lp_heads_V_ce0                       |  14|          3|    1|          3|
    |cancellation_unit_lp_heads_V_d0                        |  14|          3|   16|         48|
    |cancellation_unit_lp_heads_V_we0                       |  14|          3|    1|          3|
    |cancellation_unit_lp_sizes_V_address0                  |  20|          4|    2|          8|
    |cancellation_unit_lp_sizes_V_ce0                       |  14|          3|    1|          3|
    |cancellation_unit_lp_sizes_V_d0                        |  14|          3|   16|         48|
    |cancellation_unit_lp_sizes_V_we0                       |  14|          3|    1|          3|
    |cancellation_unit_output_stream_write                  |   9|          2|    1|          2|
    |cancellation_unit_rollback_info_stream_blk_n           |   9|          2|    1|          2|
    |cancellation_unit_total_size_V                         |   9|          2|   16|         32|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 411|         87|  136|        385|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   5|   0|    5|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |cancellation_unit_buffer_next_V_addr_reg_414                              |   6|   0|    6|          0|
    |cancellation_unit_free_head_V                                             |  16|   0|   16|          0|
    |cancellation_unit_lp_sizes_V_addr_reg_424                                 |   2|   0|    2|          0|
    |cancellation_unit_total_size_V                                            |  16|   0|   16|          0|
    |current_V_reg_444                                                         |  16|   0|   16|          0|
    |grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_231_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1077_reg_410                                                       |   1|   0|    1|          0|
    |tmp_lp_id_V_reg_429                                                       |   2|   0|    2|          0|
    |tmp_reg_402                                                               |   1|   0|    1|          0|
    |tmp_s_reg_406                                                             |   1|   0|    1|          0|
    |tmp_to_time_V_reg_434                                                     |  32|   0|   32|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 100|   0|  100|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                       RTL Ports                       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                                 |   in|    1|  ap_ctrl_hs|                cancellation_unit_top<0>|  return value|
|ap_rst                                                 |   in|    1|  ap_ctrl_hs|                cancellation_unit_top<0>|  return value|
|ap_start                                               |   in|    1|  ap_ctrl_hs|                cancellation_unit_top<0>|  return value|
|ap_done                                                |  out|    1|  ap_ctrl_hs|                cancellation_unit_top<0>|  return value|
|ap_continue                                            |   in|    1|  ap_ctrl_hs|                cancellation_unit_top<0>|  return value|
|ap_idle                                                |  out|    1|  ap_ctrl_hs|                cancellation_unit_top<0>|  return value|
|ap_ready                                               |  out|    1|  ap_ctrl_hs|                cancellation_unit_top<0>|  return value|
|cancellation_unit_rollback_info_stream_dout            |   in|   48|     ap_fifo|  cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_num_data_valid  |   in|    2|     ap_fifo|  cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_fifo_cap        |   in|    2|     ap_fifo|  cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_empty_n         |   in|    1|     ap_fifo|  cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_read            |  out|    1|     ap_fifo|  cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_input_stream_dout                    |   in|  129|     ap_fifo|          cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_num_data_valid          |   in|    2|     ap_fifo|          cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_fifo_cap                |   in|    2|     ap_fifo|          cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_empty_n                 |   in|    1|     ap_fifo|          cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_read                    |  out|    1|     ap_fifo|          cancellation_unit_input_stream|       pointer|
|cancellation_unit_output_stream_din                    |  out|  129|     ap_fifo|         cancellation_unit_output_stream|       pointer|
|cancellation_unit_output_stream_full_n                 |   in|    1|     ap_fifo|         cancellation_unit_output_stream|       pointer|
|cancellation_unit_output_stream_write                  |  out|    1|     ap_fifo|         cancellation_unit_output_stream|       pointer|
+-------------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

