{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 22:17:51 2019 " "Info: Processing started: Sat Oct 05 22:17:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW -c HW --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HW -c HW --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_teste1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bloco_teste1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_teste1 " "Info: Found entity 1: bloco_teste1" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 IorD " "Info: Found entity 1: IorD" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Info: Found entity 1: Controlador" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ulasrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULAsrcA " "Info: Found entity 1: ULAsrcA" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ulasrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULAsrcB " "Info: Found entity 1: ULAsrcB" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend16to32 " "Info: Found entity 1: SignExtend16to32" {  } { { "SignExtend16to32.v" "" { Text "C:/Users/dcc4/Desktop/hw/SignExtend16to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeregmux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file writeregmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteRegMux " "Info: Found entity 1: WriteRegMux" {  } { { "WriteRegMux.v" "" { Text "C:/Users/dcc4/Desktop/hw/WriteRegMux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writedatamux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file writedatamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteDataMux " "Info: Found entity 1: WriteDataMux" {  } { { "WriteDataMux.v" "" { Text "C:/Users/dcc4/Desktop/hw/WriteDataMux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloco_teste1 " "Info: Elaborating entity \"bloco_teste1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador Controlador:inst17 " "Info: Elaborating entity \"Controlador\" for hierarchy \"Controlador:inst17\"" {  } { { "bloco_teste1.bdf" "inst17" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -792 -360 -152 -504 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Controlador.v(21) " "Warning (10762): Verilog HDL Case Statement warning at Controlador.v(21): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 21 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Controlador.v(21) " "Warning (10763): Verilog HDL warning at Controlador.v(21): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 21 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst1 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst1\"" {  } { { "bloco_teste1.bdf" "inst1" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -32 376 576 96 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst4 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst4\"" {  } { { "bloco_teste1.bdf" "inst4" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst4\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/dcc4/Desktop/hw/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IorD IorD:inst2 " "Info: Elaborating entity \"IorD\" for hierarchy \"IorD:inst2\"" {  } { { "bloco_teste1.bdf" "inst2" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -72 -352 -160 88 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC IorD.v(9) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(9): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ULA_Result IorD.v(10) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(10): variable \"ULA_Result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ULAOut IorD.v(11) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(11): variable \"ULAOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_opcode IorD.v(12) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(12): variable \"ex_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_overflow IorD.v(13) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(13): variable \"ex_overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_div0 IorD.v(14) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(14): variable \"ex_div0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IorD.v(8) " "Warning (10270): Verilog HDL Case Statement warning at IorD.v(8): incomplete case statement has no default case item" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out IorD.v(7) " "Warning (10240): Verilog HDL Always Construct warning at IorD.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[0\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[1\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[2\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[3\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[4\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[5\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[6\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[7\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[8\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[9\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[10\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[11\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[12\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[13\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[14\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[15\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[16\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[17\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[18\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[19\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[20\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[21\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[22\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[23\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[24\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[25\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[26\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[27\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[28\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[29\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[30\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[31\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "bloco_teste1.bdf" "PC" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -216 -800 -616 -88 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst8 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst8\"" {  } { { "bloco_teste1.bdf" "inst8" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 128 1544 1704 288 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAsrcA ULAsrcA:inst7 " "Info: Elaborating entity \"ULAsrcA\" for hierarchy \"ULAsrcA:inst7\"" {  } { { "bloco_teste1.bdf" "inst7" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 88 1192 1352 216 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC ULAsrcA.v(9) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcA.v(9): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ULAsrcA.v(10) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcA.v(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR ULAsrcA.v(11) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcA.v(11): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULAsrcA.v(8) " "Warning (10270): Verilog HDL Case Statement warning at ULAsrcA.v(8): incomplete case statement has no default case item" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ULAsrcA.v(7) " "Warning (10240): Verilog HDL Always Construct warning at ULAsrcA.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[0\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[1\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[2\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[3\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[4\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[5\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[6\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[7\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[8\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[9\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[10\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[11\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[12\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[13\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[14\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[15\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[16\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[17\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[18\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[19\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[20\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[21\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[22\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[23\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[24\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[25\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[26\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[27\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[28\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[29\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[30\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[31\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst\"" {  } { { "bloco_teste1.bdf" "inst" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 208 400 624 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteDataMux WriteDataMux:inst14 " "Info: Elaborating entity \"WriteDataMux\" for hierarchy \"WriteDataMux:inst14\"" {  } { { "bloco_teste1.bdf" "inst14" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 400 144 312 496 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ULAOut WriteDataMux.v(9) " "Warning (10235): Verilog HDL Always Construct warning at WriteDataMux.v(9): variable \"ULAOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteDataMux.v" "" { Text "C:/Users/dcc4/Desktop/hw/WriteDataMux.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteRegMux WriteRegMux:inst15 " "Info: Elaborating entity \"WriteRegMux\" for hierarchy \"WriteRegMux:inst15\"" {  } { { "bloco_teste1.bdf" "inst15" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 288 144 320 384 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr25_21 WriteRegMux.v(9) " "Warning (10235): Verilog HDL Always Construct warning at WriteRegMux.v(9): variable \"Instr25_21\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteRegMux.v" "" { Text "C:/Users/dcc4/Desktop/hw/WriteRegMux.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAsrcB ULAsrcB:inst12 " "Info: Elaborating entity \"ULAsrcB\" for hierarchy \"ULAsrcB:inst12\"" {  } { { "bloco_teste1.bdf" "inst12" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 232 1192 1392 360 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ULAsrcB.v(10) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcB.v(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SignExtended ULAsrcB.v(12) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcB.v(12): variable \"SignExtended\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ShiftLeft2 ULAsrcB.v(13) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcB.v(13): variable \"ShiftLeft2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULAsrcB.v(9) " "Warning (10270): Verilog HDL Case Statement warning at ULAsrcB.v(9): incomplete case statement has no default case item" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ULAsrcB.v(7) " "Warning (10240): Verilog HDL Always Construct warning at ULAsrcB.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[0\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[1\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[2\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[3\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[4\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[5\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[6\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[7\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[8\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[9\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[10\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[11\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[12\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[13\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[14\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[15\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[16\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[17\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[18\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[19\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[20\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[21\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[22\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[23\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[24\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[25\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[26\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[27\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[28\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[29\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[30\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ULAsrcB.v(7) " "Info (10041): Inferred latch for \"out\[31\]\" at ULAsrcB.v(7)" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend16to32 SignExtend16to32:inst11 " "Info: Elaborating entity \"SignExtend16to32\" for hierarchy \"SignExtend16to32:inst11\"" {  } { { "bloco_teste1.bdf" "inst11" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 592 -64 80 688 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[0\] " "Warning: LATCH primitive \"IorD:inst2\|out\[0\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[1\] " "Warning: LATCH primitive \"IorD:inst2\|out\[1\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[2\] " "Warning: LATCH primitive \"IorD:inst2\|out\[2\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[3\] " "Warning: LATCH primitive \"IorD:inst2\|out\[3\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[4\] " "Warning: LATCH primitive \"IorD:inst2\|out\[4\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[5\] " "Warning: LATCH primitive \"IorD:inst2\|out\[5\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[6\] " "Warning: LATCH primitive \"IorD:inst2\|out\[6\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[7\] " "Warning: LATCH primitive \"IorD:inst2\|out\[7\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/dcc4/Desktop/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "130 " "Info: Inferred 130 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux0\"" {  } { { "ULAsrcB.v" "Mux0" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux1\"" {  } { { "ULAsrcB.v" "Mux1" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux2\"" {  } { { "ULAsrcB.v" "Mux2" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux3\"" {  } { { "ULAsrcB.v" "Mux3" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux4\"" {  } { { "ULAsrcB.v" "Mux4" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux5\"" {  } { { "ULAsrcB.v" "Mux5" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux6\"" {  } { { "ULAsrcB.v" "Mux6" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux7\"" {  } { { "ULAsrcB.v" "Mux7" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux8\"" {  } { { "ULAsrcB.v" "Mux8" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux9\"" {  } { { "ULAsrcB.v" "Mux9" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux10\"" {  } { { "ULAsrcB.v" "Mux10" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux11\"" {  } { { "ULAsrcB.v" "Mux11" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux12\"" {  } { { "ULAsrcB.v" "Mux12" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux13\"" {  } { { "ULAsrcB.v" "Mux13" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux14\"" {  } { { "ULAsrcB.v" "Mux14" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux15\"" {  } { { "ULAsrcB.v" "Mux15" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux16\"" {  } { { "ULAsrcB.v" "Mux16" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux17\"" {  } { { "ULAsrcB.v" "Mux17" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux18\"" {  } { { "ULAsrcB.v" "Mux18" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux19\"" {  } { { "ULAsrcB.v" "Mux19" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux20\"" {  } { { "ULAsrcB.v" "Mux20" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux21\"" {  } { { "ULAsrcB.v" "Mux21" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux22\"" {  } { { "ULAsrcB.v" "Mux22" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux23\"" {  } { { "ULAsrcB.v" "Mux23" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux24\"" {  } { { "ULAsrcB.v" "Mux24" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux25\"" {  } { { "ULAsrcB.v" "Mux25" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux26\"" {  } { { "ULAsrcB.v" "Mux26" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux27\"" {  } { { "ULAsrcB.v" "Mux27" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux28\"" {  } { { "ULAsrcB.v" "Mux28" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux29\"" {  } { { "ULAsrcB.v" "Mux29" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux30\"" {  } { { "ULAsrcB.v" "Mux30" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux31\"" {  } { { "ULAsrcB.v" "Mux31" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcB:inst12\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcB:inst12\|Mux32\"" {  } { { "ULAsrcB.v" "Mux32" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux0\"" {  } { { "Banco_reg.vhd" "Mux0" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux1\"" {  } { { "Banco_reg.vhd" "Mux1" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux2\"" {  } { { "Banco_reg.vhd" "Mux2" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux3\"" {  } { { "Banco_reg.vhd" "Mux3" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux4\"" {  } { { "Banco_reg.vhd" "Mux4" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux5\"" {  } { { "Banco_reg.vhd" "Mux5" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux6\"" {  } { { "Banco_reg.vhd" "Mux6" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux7\"" {  } { { "Banco_reg.vhd" "Mux7" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux8\"" {  } { { "Banco_reg.vhd" "Mux8" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux9\"" {  } { { "Banco_reg.vhd" "Mux9" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux10\"" {  } { { "Banco_reg.vhd" "Mux10" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux11\"" {  } { { "Banco_reg.vhd" "Mux11" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux12\"" {  } { { "Banco_reg.vhd" "Mux12" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux13\"" {  } { { "Banco_reg.vhd" "Mux13" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux14\"" {  } { { "Banco_reg.vhd" "Mux14" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux15\"" {  } { { "Banco_reg.vhd" "Mux15" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux16\"" {  } { { "Banco_reg.vhd" "Mux16" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux17\"" {  } { { "Banco_reg.vhd" "Mux17" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux18\"" {  } { { "Banco_reg.vhd" "Mux18" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux19\"" {  } { { "Banco_reg.vhd" "Mux19" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux20\"" {  } { { "Banco_reg.vhd" "Mux20" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux21\"" {  } { { "Banco_reg.vhd" "Mux21" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux22\"" {  } { { "Banco_reg.vhd" "Mux22" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux23\"" {  } { { "Banco_reg.vhd" "Mux23" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux24\"" {  } { { "Banco_reg.vhd" "Mux24" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux25\"" {  } { { "Banco_reg.vhd" "Mux25" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux26\"" {  } { { "Banco_reg.vhd" "Mux26" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux27\"" {  } { { "Banco_reg.vhd" "Mux27" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux28\"" {  } { { "Banco_reg.vhd" "Mux28" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux29\"" {  } { { "Banco_reg.vhd" "Mux29" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux30\"" {  } { { "Banco_reg.vhd" "Mux30" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux31\"" {  } { { "Banco_reg.vhd" "Mux31" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux32\"" {  } { { "Banco_reg.vhd" "Mux32" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux33\"" {  } { { "Banco_reg.vhd" "Mux33" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux34\"" {  } { { "Banco_reg.vhd" "Mux34" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux35\"" {  } { { "Banco_reg.vhd" "Mux35" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux36\"" {  } { { "Banco_reg.vhd" "Mux36" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux37\"" {  } { { "Banco_reg.vhd" "Mux37" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux38\"" {  } { { "Banco_reg.vhd" "Mux38" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux39\"" {  } { { "Banco_reg.vhd" "Mux39" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux40\"" {  } { { "Banco_reg.vhd" "Mux40" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux41\"" {  } { { "Banco_reg.vhd" "Mux41" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux42\"" {  } { { "Banco_reg.vhd" "Mux42" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux43\"" {  } { { "Banco_reg.vhd" "Mux43" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux44\"" {  } { { "Banco_reg.vhd" "Mux44" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux45\"" {  } { { "Banco_reg.vhd" "Mux45" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux46\"" {  } { { "Banco_reg.vhd" "Mux46" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux47\"" {  } { { "Banco_reg.vhd" "Mux47" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux48\"" {  } { { "Banco_reg.vhd" "Mux48" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux49\"" {  } { { "Banco_reg.vhd" "Mux49" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux50\"" {  } { { "Banco_reg.vhd" "Mux50" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux51\"" {  } { { "Banco_reg.vhd" "Mux51" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux52\"" {  } { { "Banco_reg.vhd" "Mux52" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux53\"" {  } { { "Banco_reg.vhd" "Mux53" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux54\"" {  } { { "Banco_reg.vhd" "Mux54" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux55\"" {  } { { "Banco_reg.vhd" "Mux55" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux56\"" {  } { { "Banco_reg.vhd" "Mux56" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux57\"" {  } { { "Banco_reg.vhd" "Mux57" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux58\"" {  } { { "Banco_reg.vhd" "Mux58" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux59\"" {  } { { "Banco_reg.vhd" "Mux59" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux60\"" {  } { { "Banco_reg.vhd" "Mux60" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux61\"" {  } { { "Banco_reg.vhd" "Mux61" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux62\"" {  } { { "Banco_reg.vhd" "Mux62" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst\|Mux63\"" {  } { { "Banco_reg.vhd" "Mux63" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux0\"" {  } { { "ULAsrcA.v" "Mux0" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux1\"" {  } { { "ULAsrcA.v" "Mux1" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux2\"" {  } { { "ULAsrcA.v" "Mux2" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux3\"" {  } { { "ULAsrcA.v" "Mux3" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux4\"" {  } { { "ULAsrcA.v" "Mux4" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux5\"" {  } { { "ULAsrcA.v" "Mux5" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux6\"" {  } { { "ULAsrcA.v" "Mux6" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux7\"" {  } { { "ULAsrcA.v" "Mux7" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux8\"" {  } { { "ULAsrcA.v" "Mux8" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux9\"" {  } { { "ULAsrcA.v" "Mux9" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux10\"" {  } { { "ULAsrcA.v" "Mux10" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux11\"" {  } { { "ULAsrcA.v" "Mux11" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux12\"" {  } { { "ULAsrcA.v" "Mux12" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux13\"" {  } { { "ULAsrcA.v" "Mux13" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux14\"" {  } { { "ULAsrcA.v" "Mux14" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux15\"" {  } { { "ULAsrcA.v" "Mux15" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux16\"" {  } { { "ULAsrcA.v" "Mux16" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux17\"" {  } { { "ULAsrcA.v" "Mux17" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux18\"" {  } { { "ULAsrcA.v" "Mux18" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux19\"" {  } { { "ULAsrcA.v" "Mux19" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux20\"" {  } { { "ULAsrcA.v" "Mux20" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux21\"" {  } { { "ULAsrcA.v" "Mux21" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux22\"" {  } { { "ULAsrcA.v" "Mux22" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux23\"" {  } { { "ULAsrcA.v" "Mux23" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux24\"" {  } { { "ULAsrcA.v" "Mux24" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux25\"" {  } { { "ULAsrcA.v" "Mux25" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux26\"" {  } { { "ULAsrcA.v" "Mux26" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux27\"" {  } { { "ULAsrcA.v" "Mux27" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux28\"" {  } { { "ULAsrcA.v" "Mux28" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux29\"" {  } { { "ULAsrcA.v" "Mux29" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux30\"" {  } { { "ULAsrcA.v" "Mux30" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux31\"" {  } { { "ULAsrcA.v" "Mux31" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ULAsrcA:inst7\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ULAsrcA:inst7\|Mux32\"" {  } { { "ULAsrcA.v" "Mux32" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ULAsrcB:inst12\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ULAsrcB:inst12\|lpm_mux:Mux0\"" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULAsrcB:inst12\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ULAsrcB:inst12\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "C:/Users/dcc4/Desktop/hw/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ULAsrcB:inst12\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"ULAsrcB:inst12\|lpm_mux:Mux2\"" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULAsrcB:inst12\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"ULAsrcB:inst12\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ULAsrcB:inst12\|lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"ULAsrcB:inst12\|lpm_mux:Mux16\"" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULAsrcB:inst12\|lpm_mux:Mux16 " "Info: Instantiated megafunction \"ULAsrcB:inst12\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ULAsrcB:inst12\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"ULAsrcB:inst12\|lpm_mux:Mux32\"" {  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULAsrcB:inst12\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"ULAsrcB:inst12\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Banco_reg:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Banco_reg:inst\|lpm_mux:Mux0\"" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Banco_reg:inst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Banco_reg:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_u5d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_u5d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_u5d " "Info: Found entity 1: mux_u5d" {  } { { "db/mux_u5d.tdf" "" { Text "C:/Users/dcc4/Desktop/hw/db/mux_u5d.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ULAsrcA:inst7\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ULAsrcA:inst7\|lpm_mux:Mux0\"" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULAsrcA:inst7\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ULAsrcA:inst7\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ULAsrcA:inst7\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"ULAsrcA:inst7\|lpm_mux:Mux32\"" {  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULAsrcA:inst7\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"ULAsrcA:inst7\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 31 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4497 " "Info: Peak virtual memory: 4497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 22:17:57 2019 " "Info: Processing ended: Sat Oct 05 22:17:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
