# FIR-filter-for-FPGA-Zybo
As part of the laboratory exercise of Dig. VSLI in ECE NTUA,  me and Ioannis Danias, we designed in VHDL, a FIR filter for the Zybo board which communicates with it via AXI LITE.
