/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     t8_ctrl block
 *****************************************************************************/
#ifndef _T8_CTRL_REGS_H
#define _T8_CTRL_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1( N )          (0x00000700 + (N) * 0x4)
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2( N )          (0x00000708 + (N) * 0x4)
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3( N )          (0x00000710 + (N) * 0x4)
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN( N )                             (0x00000720 + (N) * 0x4)
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT( N )                          (0x00000728 + (N) * 0x4)
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT( N )                                (0x00000730 + (N) * 0x4)
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_( N ) (0x00000738 + (N) * 0x4)
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1               0x00000740
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2               0x00000744
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3               0x00000748
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4               0x0000074c
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5               0x00000750
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6               0x00000754
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7               0x00000758
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8               0x0000075c
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9               0x00000760
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_10              0x00000764
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11              0x00000768
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12              0x0000076c
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13              0x00000770
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14              0x00000774
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15              0x00000778
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16              0x0000077c
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17              0x00000780
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_18              0x00000784
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_19              0x00000788
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_20              0x0000078c
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_21              0x00000790
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_22              0x00000794
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_23              0x00000798
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_24              0x0000079c
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_25              0x000007a0
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_26              0x000007a4
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27              0x000007a8
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28              0x000007ac
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29              0x000007b0
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30              0x000007b4
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31              0x000007b8
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32              0x000007bc
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33              0x000007c0
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34              0x000007c4
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_35              0x000007c8
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36              0x000007cc
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_37              0x000007d0
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38              0x000007d4
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39              0x000007d8
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_40              0x000007dc

/* index definitions for PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1 */
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_INDEX_N_MIN                   0
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_INDEX_N_MAX                   1
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_INDEX_N_SIZE                  2
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_INDEX_N_OFFSET                0x4

/*------------------------------------------------------------------.
 | Register (0x00000700 + (N) * 0x4) T8_6G_LR_MTSB_FSM_LANE_N_CFG_1 |
 +------------------------------------------------------------------+
 | bit  21 R/W  LOS_ENB                                             |
 | bit  20 R/W  ADC_CALIB_DONE_OUT_OVR                              |
 | bit  19 R/W  ADC_CALIB_REQUEST_OVR                               |
 | bit  18 R/W  ADC_CAL_DAC_ENB_OVR                                 |
 | bit  17 R/W  PGA_ENB_OVR                                         |
 | bit  16 R/W  CALIB_FSM_OVR_EN                                    |
 | bit  15 R/W  ADC_CALIB_FORCE                                     |
 | bit  14 R/W  ADC_CALIB_START_EN                                  |
 | bit  13 R/W  SYNC_RESET_CLBRT_FSM                                |
 | bit  12 R/W  UPDATE_VALUES_OVR                                   |
 | bit  11 R/W  UPDATE_VALUES_OVR_EN                                |
 | bit  10 R/W  ADAPT_CLK_ENB_OVR                                   |
 | bit  9  R/W  ADAPT_CLK_ENB_OVR_EN                                |
 | bit  8  R/W  ADAPT_ENB_OVR                                       |
 | bit  7  R/W  ADAPT_ENB_OVR_EN                                    |
 | bit  6  R/W  FORCE_ENABLE_COUNTER_TRIG                           |
 | bit  5  R/W  ADAPT_STATUS_0_OVR                                  |
 | bit  4  R/W  ADAPT_STATUS_0_OVR_EN                               |
 | bit  3  R/W  ADAPT_INIT_FORCE                                    |
 | bit  2  R/W  TO_CMN_PCBI_OVR_EN                                  |
 | bit  1  R/W  FROM_CMN_PCBI_OVR_EN                                |
 | bit  0  R/W  RESET_ADPT_FSM                                      |
 +-----------------------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_UNUSED_MASK                   0xffc00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_LOS_ENB_MSK                   0x00200000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_LOS_ENB_OFF                   21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADC_CALIB_DONE_OUT_OVR_MSK    0x00100000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADC_CALIB_DONE_OUT_OVR_OFF    20
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADC_CALIB_REQUEST_OVR_MSK     0x00080000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADC_CALIB_REQUEST_OVR_OFF     19
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADC_CAL_DAC_ENB_OVR_MSK       0x00040000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADC_CAL_DAC_ENB_OVR_OFF       18
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_PGA_ENB_OVR_MSK               0x00020000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_PGA_ENB_OVR_OFF               17
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_CALIB_FSM_OVR_EN_MSK          0x00010000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_CALIB_FSM_OVR_EN_OFF          16
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADC_CALIB_FORCE_MSK           0x00008000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADC_CALIB_FORCE_OFF           15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADC_CALIB_START_EN_MSK        0x00004000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADC_CALIB_START_EN_OFF        14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_SYNC_RESET_CLBRT_FSM_MSK      0x00002000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_SYNC_RESET_CLBRT_FSM_OFF      13
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_UPDATE_VALUES_OVR_MSK         0x00001000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_UPDATE_VALUES_OVR_OFF         12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_UPDATE_VALUES_OVR_EN_MSK      0x00000800
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_UPDATE_VALUES_OVR_EN_OFF      11
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_CLK_ENB_OVR_MSK         0x00000400
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_CLK_ENB_OVR_OFF         10
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_CLK_ENB_OVR_EN_MSK      0x00000200
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_CLK_ENB_OVR_EN_OFF      9
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_ENB_OVR_MSK             0x00000100
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_ENB_OVR_OFF             8
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_ENB_OVR_EN_MSK          0x00000080
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_ENB_OVR_EN_OFF          7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_FORCE_ENABLE_COUNTER_TRIG_MSK 0x00000040
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_FORCE_ENABLE_COUNTER_TRIG_OFF 6
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_STATUS_0_OVR_MSK        0x00000020
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_STATUS_0_OVR_OFF        5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_STATUS_0_OVR_EN_MSK     0x00000010
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_STATUS_0_OVR_EN_OFF     4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_INIT_FORCE_MSK          0x00000008
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_ADAPT_INIT_FORCE_OFF          3
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_TO_CMN_PCBI_OVR_EN_MSK        0x00000004
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_TO_CMN_PCBI_OVR_EN_OFF        2
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_FROM_CMN_PCBI_OVR_EN_MSK      0x00000002
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_FROM_CMN_PCBI_OVR_EN_OFF      1
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_RESET_ADPT_FSM_MSK            0x00000001
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_1_BIT_RESET_ADPT_FSM_OFF            0

/* index definitions for PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2 */
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_INDEX_N_MIN                 0
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_INDEX_N_MAX                 1
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_INDEX_N_SIZE                2
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_INDEX_N_OFFSET              0x4

/*------------------------------------------------------------------.
 | Register (0x00000708 + (N) * 0x4) T8_6G_LR_MTSB_FSM_LANE_N_CFG_2 |
 +------------------------------------------------------------------+
 | bit  29:24 R/W  DP_FFE_M_PRELOAD_MODE3                           |
 | bit  23:18 R/W  DP_FFE_M_PRELOAD_MODE2                           |
 | bit  17:12 R/W  DP_FFE_M_PRELOAD_MODE1                           |
 | bit  11:9  R/W  PRELOAD_LUT_INDEX_MODE3                          |
 | bit  8:6   R/W  PRELOAD_LUT_INDEX_MODE2                          |
 | bit  5:3   R/W  PRELOAD_LUT_INDEX_MODE1                          |
 | bit  2     R/W  PRELOAD_LUT_EN_MODE3                             |
 | bit  1     R/W  PRELOAD_LUT_EN_MODE2                             |
 | bit  0     R/W  PRELOAD_LUT_EN_MODE1                             |
 +-----------------------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_UNUSED_MASK                 0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_DP_FFE_M_PRELOAD_MODE3_MSK  0x3f000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_DP_FFE_M_PRELOAD_MODE3_OFF  24
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_DP_FFE_M_PRELOAD_MODE2_MSK  0x00fc0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_DP_FFE_M_PRELOAD_MODE2_OFF  18
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_DP_FFE_M_PRELOAD_MODE1_MSK  0x0003f000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_DP_FFE_M_PRELOAD_MODE1_OFF  12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_INDEX_MODE3_MSK 0x00000e00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_INDEX_MODE3_OFF 9
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_INDEX_MODE2_MSK 0x000001c0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_INDEX_MODE2_OFF 6
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_INDEX_MODE1_MSK 0x00000038
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_INDEX_MODE1_OFF 3
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_EN_MODE3_MSK    0x00000004
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_EN_MODE3_OFF    2
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_EN_MODE2_MSK    0x00000002
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_EN_MODE2_OFF    1
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_EN_MODE1_MSK    0x00000001
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_2_BIT_PRELOAD_LUT_EN_MODE1_OFF    0

/* index definitions for PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3 */
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_INDEX_N_MIN                0
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_INDEX_N_MAX                1
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_INDEX_N_SIZE               2
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_INDEX_N_OFFSET             0x4

/*------------------------------------------------------------------.
 | Register (0x00000710 + (N) * 0x4) T8_6G_LR_MTSB_FSM_LANE_N_CFG_3 |
 +------------------------------------------------------------------+
 | bit  26    R/W  RX_PEAK_ENB_MODE3                                |
 | bit  25    R/W  RX_PEAK_ENB_MODE2                                |
 | bit  24    R/W  RX_PEAK_ENB_MODE1                                |
 | bit  23:21 R/W  RX_PEAK_MODE3                                    |
 | bit  20:18 R/W  RX_PEAK_MODE2                                    |
 | bit  17:15 R/W  RX_PEAK_MODE1                                    |
 | bit  14:10 R/W  PGA_GAIN_PRELOAD_MODE3                           |
 | bit  9:5   R/W  PGA_GAIN_PRELOAD_MODE2                           |
 | bit  4:0   R/W  PGA_GAIN_PRELOAD_MODE1                           |
 +-----------------------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_UNUSED_MASK                0xf8000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_ENB_MODE3_MSK      0x04000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_ENB_MODE3_OFF      26
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_ENB_MODE2_MSK      0x02000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_ENB_MODE2_OFF      25
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_ENB_MODE1_MSK      0x01000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_ENB_MODE1_OFF      24
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_MODE3_MSK          0x00e00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_MODE3_OFF          21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_MODE2_MSK          0x001c0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_MODE2_OFF          18
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_MODE1_MSK          0x00038000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_RX_PEAK_MODE1_OFF          15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_PGA_GAIN_PRELOAD_MODE3_MSK 0x00007c00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_PGA_GAIN_PRELOAD_MODE3_OFF 10
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_PGA_GAIN_PRELOAD_MODE2_MSK 0x000003e0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_PGA_GAIN_PRELOAD_MODE2_OFF 5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_PGA_GAIN_PRELOAD_MODE1_MSK 0x0000001f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_CFG_3_BIT_PGA_GAIN_PRELOAD_MODE1_OFF 0

/* index definitions for PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN */
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_INDEX_N_MIN             0
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_INDEX_N_MAX             1
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_INDEX_N_SIZE            2
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_INDEX_N_OFFSET          0x4

/*-----------------------------------------------.
 | Register (0x00000720 + (N) * 0x4) STAT_INT_EN |
 +-----------------------------------------------+
 | bit  7 R/W  START_ADAPT_ERROR_E               |
 | bit  6 R/W  ADC_CALIB_DONE_IN_E               |
 | bit  5 R/W  ADC_CALIB_START_E                 |
 | bit  4 R/W  ADAPT_STATUS_0_E                  |
 | bit  3 R/W  RX_ADAPT_DONE_E                   |
 | bit  2 R/W  ADAPT_MODE_1_E                    |
 | bit  1 R/W  ADAPT_MODE_0_E                    |
 | bit  0 R/W  RX_ADAPT_START_E                  |
 +----------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_UNUSED_MASK             0xffffff00
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_START_ADAPT_ERROR_E_MSK 0x00000080
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_START_ADAPT_ERROR_E_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_ADC_CALIB_DONE_IN_E_MSK 0x00000040
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_ADC_CALIB_DONE_IN_E_OFF 6
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_ADC_CALIB_START_E_MSK   0x00000020
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_ADC_CALIB_START_E_OFF   5
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_ADAPT_STATUS_0_E_MSK    0x00000010
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_ADAPT_STATUS_0_E_OFF    4
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_RX_ADAPT_DONE_E_MSK     0x00000008
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_RX_ADAPT_DONE_E_OFF     3
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_ADAPT_MODE_1_E_MSK      0x00000004
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_ADAPT_MODE_1_E_OFF      2
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_ADAPT_MODE_0_E_MSK      0x00000002
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_ADAPT_MODE_0_E_OFF      1
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_RX_ADAPT_START_E_MSK    0x00000001
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EN_BIT_RX_ADAPT_START_E_OFF    0

/* index definitions for PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT */
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_INDEX_N_MIN             0
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_INDEX_N_MAX             1
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_INDEX_N_SIZE            2
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_INDEX_N_OFFSET          0x4

/*--------------------------------------------------.
 | Register (0x00000728 + (N) * 0x4) STAT_INT_EVENT |
 +--------------------------------------------------+
 | bit  7 R/W  START_ADAPT_ERROR_I                  |
 | bit  6 R/W  ADC_CALIB_DONE_IN_I                  |
 | bit  5 R/W  ADC_CALIB_START_I                    |
 | bit  4 R/W  ADAPT_STATUS_0_I                     |
 | bit  3 R/W  RX_ADAPT_DONE_I                      |
 | bit  2 R/W  ADAPT_MODE_1_I                       |
 | bit  1 R/W  ADAPT_MODE_0_I                       |
 | bit  0 R/W  RX_ADAPT_START_I                     |
 +-------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_UNUSED_MASK             0xffffff00
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_START_ADAPT_ERROR_I_MSK 0x00000080
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_START_ADAPT_ERROR_I_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADC_CALIB_DONE_IN_I_MSK 0x00000040
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADC_CALIB_DONE_IN_I_OFF 6
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADC_CALIB_START_I_MSK   0x00000020
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADC_CALIB_START_I_OFF   5
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADAPT_STATUS_0_I_MSK    0x00000010
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADAPT_STATUS_0_I_OFF    4
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_RX_ADAPT_DONE_I_MSK     0x00000008
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_RX_ADAPT_DONE_I_OFF     3
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADAPT_MODE_1_I_MSK      0x00000004
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADAPT_MODE_1_I_OFF      2
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADAPT_MODE_0_I_MSK      0x00000002
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADAPT_MODE_0_I_OFF      1
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_RX_ADAPT_START_I_MSK    0x00000001
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_EVENT_BIT_RX_ADAPT_START_I_OFF    0

/* index definitions for PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT */
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_INDEX_N_MIN             0
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_INDEX_N_MAX             1
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_INDEX_N_SIZE            2
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_INDEX_N_OFFSET          0x4

/*--------------------------------------------.
 | Register (0x00000730 + (N) * 0x4) STAT_INT |
 +--------------------------------------------+
 | bit  7 R  START_ADAPT_ERROR_V              |
 | bit  6 R  ADC_CALIB_DONE_IN_V              |
 | bit  5 R  ADC_CALIB_START_V                |
 | bit  4 R  ADAPT_STATUS_0_V                 |
 | bit  3 R  RX_ADAPT_DONE_V                  |
 | bit  2 R  ADAPT_MODE_1_V                   |
 | bit  1 R  ADAPT_MODE_0_V                   |
 | bit  0 R  RX_ADAPT_START_V                 |
 +-------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_STAT_INT_UNUSED_MASK             0xffffff00
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_START_ADAPT_ERROR_V_MSK 0x00000080
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_START_ADAPT_ERROR_V_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_ADC_CALIB_DONE_IN_V_MSK 0x00000040
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_ADC_CALIB_DONE_IN_V_OFF 6
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_ADC_CALIB_START_V_MSK   0x00000020
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_ADC_CALIB_START_V_OFF   5
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_ADAPT_STATUS_0_V_MSK    0x00000010
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_ADAPT_STATUS_0_V_OFF    4
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_RX_ADAPT_DONE_V_MSK     0x00000008
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_RX_ADAPT_DONE_V_OFF     3
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_ADAPT_MODE_1_V_MSK      0x00000004
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_ADAPT_MODE_1_V_OFF      2
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_ADAPT_MODE_0_V_MSK      0x00000002
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_ADAPT_MODE_0_V_OFF      1
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_RX_ADAPT_START_V_MSK    0x00000001
#define T8_6G_LR_MTSB_FSM_REG_STAT_INT_BIT_RX_ADAPT_START_V_OFF    0

/* index definitions for PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_ */
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY__INDEX_N_MIN               0
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY__INDEX_N_MAX               1
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY__INDEX_N_SIZE              2
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY__INDEX_N_OFFSET            0x4

/*---------------------------------------------------------------------------.
 | Register (0x00000738 + (N) * 0x4) T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_ |
 +---------------------------------------------------------------------------+
 | bit  12   R    ADC_CALIB_REQUEST_OBS                                      |
 | bit  11   R    ADC_CALIB_DONE_IN_OBS                                      |
 | bit  10:9 R    CLBRT_STATE_OBS                                            |
 | bit  8:6  R    ADPT_STATE_OBS                                             |
 | bit  5    R/W  CAPTURE_REQ_ALL_STATES                                     |
 | bit  4    R    RX_ADAPT_DONE_OBS                                          |
 | bit  3:2  R    ADAPT_MODE_OBS                                             |
 | bit  1    R    RX_ADAPT_START_OBS                                         |
 | bit  0    R/W  CAPTURE_REQ_CMN_PCBI                                       |
 +--------------------------------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_UNUSED_MASK                0xffffe000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_ADC_CALIB_REQUEST_OBS_MSK  0x00001000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_ADC_CALIB_REQUEST_OBS_OFF  12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_ADC_CALIB_DONE_IN_OBS_MSK  0x00000800
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_ADC_CALIB_DONE_IN_OBS_OFF  11
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_CLBRT_STATE_OBS_MSK        0x00000600
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_CLBRT_STATE_OBS_OFF        9
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_ADPT_STATE_OBS_MSK         0x000001c0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_ADPT_STATE_OBS_OFF         6
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_CAPTURE_REQ_ALL_STATES_MSK 0x00000020
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_CAPTURE_REQ_ALL_STATES_OFF 5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_RX_ADAPT_DONE_OBS_MSK      0x00000010
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_RX_ADAPT_DONE_OBS_OFF      4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_ADAPT_MODE_OBS_MSK         0x0000000c
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_ADAPT_MODE_OBS_OFF         2
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_RX_ADAPT_START_OBS_MSK     0x00000002
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_RX_ADAPT_START_OBS_OFF     1
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_CAPTURE_REQ_CMN_PCBI_MSK   0x00000001
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_LANE_N_OBSERVABILITY_BIT_CAPTURE_REQ_CMN_PCBI_OFF   0

/*----------------------------------------------------.
 | Register 0x00000740 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1 |
 +----------------------------------------------------+
 | bit  15  R/W  FFE_CONSTRAINED_MODE3                |
 | bit  14  R/W  FFE_CONSTRAINED_MODE2                |
 | bit  13  R/W  FFE_CONSTRAINED_MODE1                |
 | bit  12  R/W  DP_ADAPT_ORDER_MODE3                 |
 | bit  11  R/W  DP_ADAPT_ORDER_MODE2                 |
 | bit  10  R/W  DP_ADAPT_ORDER_MODE1                 |
 | bit  9   R/W  ADAPT_L0_ENB_MODE3                   |
 | bit  8   R/W  ADAPT_L0_ENB_MODE2                   |
 | bit  7   R/W  ADAPT_L0_ENB_MODE1                   |
 | bit  6   R/W  DSS_ENB_MODE3                        |
 | bit  5   R/W  DSS_ENB_MODE2                        |
 | bit  4   R/W  DSS_ENB_MODE1                        |
 | bit  3:0 R/W  ADAPT_L0_CNTR                        |
 +---------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_UNUSED_MASK               0xffff0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_FFE_CONSTRAINED_MODE3_MSK 0x00008000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_FFE_CONSTRAINED_MODE3_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_FFE_CONSTRAINED_MODE2_MSK 0x00004000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_FFE_CONSTRAINED_MODE2_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_FFE_CONSTRAINED_MODE1_MSK 0x00002000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_FFE_CONSTRAINED_MODE1_OFF 13
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DP_ADAPT_ORDER_MODE3_MSK  0x00001000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DP_ADAPT_ORDER_MODE3_OFF  12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DP_ADAPT_ORDER_MODE2_MSK  0x00000800
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DP_ADAPT_ORDER_MODE2_OFF  11
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DP_ADAPT_ORDER_MODE1_MSK  0x00000400
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DP_ADAPT_ORDER_MODE1_OFF  10
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_ADAPT_L0_ENB_MODE3_MSK    0x00000200
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_ADAPT_L0_ENB_MODE3_OFF    9
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_ADAPT_L0_ENB_MODE2_MSK    0x00000100
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_ADAPT_L0_ENB_MODE2_OFF    8
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_ADAPT_L0_ENB_MODE1_MSK    0x00000080
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_ADAPT_L0_ENB_MODE1_OFF    7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DSS_ENB_MODE3_MSK         0x00000040
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DSS_ENB_MODE3_OFF         6
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DSS_ENB_MODE2_MSK         0x00000020
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DSS_ENB_MODE2_OFF         5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DSS_ENB_MODE1_MSK         0x00000010
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_DSS_ENB_MODE1_OFF         4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_ADAPT_L0_CNTR_MSK         0x0000000f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_1_BIT_ADAPT_L0_CNTR_OFF         0

/*----------------------------------------------------.
 | Register 0x00000744 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2 |
 +----------------------------------------------------+
 | bit  17:15 R/W  MU_STEP_GAIN_PASS5                 |
 | bit  14:12 R/W  MU_STEP_GAIN_PASS4                 |
 | bit  11:9  R/W  MU_STEP_GAIN_PASS3                 |
 | bit  8:6   R/W  MU_STEP_GAIN_PASS2                 |
 | bit  5:3   R/W  MU_STEP_GAIN_PASS1                 |
 | bit  2:0   R/W  MU_STEP_GAIN_PASS0                 |
 +---------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_UNUSED_MASK            0xfffc0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS5_MSK 0x00038000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS5_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS4_MSK 0x00007000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS4_OFF 12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS3_MSK 0x00000e00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS3_OFF 9
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS2_MSK 0x000001c0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS2_OFF 6
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS1_MSK 0x00000038
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS1_OFF 3
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS0_MSK 0x00000007
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS0_OFF 0

/*----------------------------------------------------.
 | Register 0x00000748 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3 |
 +----------------------------------------------------+
 | bit  17:15 R/W  MU_STEP_OFFSET_PASS5               |
 | bit  14:12 R/W  MU_STEP_OFFSET_PASS4               |
 | bit  11:9  R/W  MU_STEP_OFFSET_PASS3               |
 | bit  8:6   R/W  MU_STEP_OFFSET_PASS2               |
 | bit  5:3   R/W  MU_STEP_OFFSET_PASS1               |
 | bit  2:0   R/W  MU_STEP_OFFSET_PASS0               |
 +---------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_UNUSED_MASK              0xfffc0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS5_MSK 0x00038000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS5_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS4_MSK 0x00007000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS4_OFF 12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS3_MSK 0x00000e00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS3_OFF 9
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS2_MSK 0x000001c0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS2_OFF 6
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS1_MSK 0x00000038
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS1_OFF 3
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS0_MSK 0x00000007
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS0_OFF 0

/*----------------------------------------------------.
 | Register 0x0000074c T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4 |
 +----------------------------------------------------+
 | bit  17:15 R/W  MU_STEP_COEF_PASS5                 |
 | bit  14:12 R/W  MU_STEP_COEF_PASS4                 |
 | bit  11:9  R/W  MU_STEP_COEF_PASS3                 |
 | bit  8:6   R/W  MU_STEP_COEF_PASS2                 |
 | bit  5:3   R/W  MU_STEP_COEF_PASS1                 |
 | bit  2:0   R/W  MU_STEP_COEF_PASS0                 |
 +---------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_UNUSED_MASK            0xfffc0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS5_MSK 0x00038000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS5_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS4_MSK 0x00007000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS4_OFF 12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS3_MSK 0x00000e00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS3_OFF 9
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS2_MSK 0x000001c0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS2_OFF 6
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS1_MSK 0x00000038
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS1_OFF 3
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS0_MSK 0x00000007
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS0_OFF 0

/*----------------------------------------------------.
 | Register 0x00000750 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5 |
 +----------------------------------------------------+
 | bit  17:15 R/W  MU_STEP_ADC_MAP_PASS5              |
 | bit  14:12 R/W  MU_STEP_ADC_MAP_PASS4              |
 | bit  11:9  R/W  MU_STEP_ADC_MAP_PASS3              |
 | bit  8:6   R/W  MU_STEP_ADC_MAP_PASS2              |
 | bit  5:3   R/W  MU_STEP_ADC_MAP_PASS1              |
 | bit  2:0   R/W  MU_STEP_ADC_MAP_PASS0              |
 +---------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_UNUSED_MASK               0xfffc0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS5_MSK 0x00038000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS5_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS4_MSK 0x00007000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS4_OFF 12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS3_MSK 0x00000e00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS3_OFF 9
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS2_MSK 0x000001c0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS2_OFF 6
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS1_MSK 0x00000038
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS1_OFF 3
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS0_MSK 0x00000007
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS0_OFF 0

/*----------------------------------------------------.
 | Register 0x00000754 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6 |
 +----------------------------------------------------+
 | bit  29:26 R/W  RR_PERIOD_COEF_MODE3               |
 | bit  25:22 R/W  RR_PERIOD_COEF_MODE2               |
 | bit  21:18 R/W  RR_PERIOD_COEF_MODE1               |
 | bit  17:15 R/W  ADAPT_DELAY_MODE3_PASS1TO5         |
 | bit  14:12 R/W  ADAPT_DELAY_MODE3_PASS0            |
 | bit  11:9  R/W  ADAPT_DELAY_MODE2_PASS1TO5         |
 | bit  8:6   R/W  ADAPT_DELAY_MODE2_PASS0            |
 | bit  5:3   R/W  ADAPT_DELAY_MODE1_PASS1TO5         |
 | bit  2:0   R/W  ADAPT_DELAY_MODE1_PASS0            |
 +---------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_UNUSED_MASK                    0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_RR_PERIOD_COEF_MODE3_MSK       0x3c000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_RR_PERIOD_COEF_MODE3_OFF       26
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_RR_PERIOD_COEF_MODE2_MSK       0x03c00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_RR_PERIOD_COEF_MODE2_OFF       22
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_RR_PERIOD_COEF_MODE1_MSK       0x003c0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_RR_PERIOD_COEF_MODE1_OFF       18
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE3_PASS1TO5_MSK 0x00038000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE3_PASS1TO5_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE3_PASS0_MSK    0x00007000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE3_PASS0_OFF    12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE2_PASS1TO5_MSK 0x00000e00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE2_PASS1TO5_OFF 9
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE2_PASS0_MSK    0x000001c0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE2_PASS0_OFF    6
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE1_PASS1TO5_MSK 0x00000038
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE1_PASS1TO5_OFF 3
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE1_PASS0_MSK    0x00000007
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_6_BIT_ADAPT_DELAY_MODE1_PASS0_OFF    0

/*----------------------------------------------------.
 | Register 0x00000758 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7 |
 +----------------------------------------------------+
 | bit  23:20 R/W  RR_PERIOD_DSS_MODE3                |
 | bit  19:16 R/W  RR_PERIOD_DSS_MODE2                |
 | bit  15:12 R/W  RR_PERIOD_DSS_MODE1                |
 | bit  11:8  R/W  RR_PERIOD_ADC_MAP_MODE3            |
 | bit  7:4   R/W  RR_PERIOD_ADC_MAP_MODE2            |
 | bit  3:0   R/W  RR_PERIOD_ADC_MAP_MODE1            |
 +---------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_UNUSED_MASK                 0xff000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_DSS_MODE3_MSK     0x00f00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_DSS_MODE3_OFF     20
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_DSS_MODE2_MSK     0x000f0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_DSS_MODE2_OFF     16
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_DSS_MODE1_MSK     0x0000f000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_DSS_MODE1_OFF     12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_ADC_MAP_MODE3_MSK 0x00000f00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_ADC_MAP_MODE3_OFF 8
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_ADC_MAP_MODE2_MSK 0x000000f0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_ADC_MAP_MODE2_OFF 4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_ADC_MAP_MODE1_MSK 0x0000000f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_7_BIT_RR_PERIOD_ADC_MAP_MODE1_OFF 0

/*----------------------------------------------------.
 | Register 0x0000075c T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8 |
 +----------------------------------------------------+
 | bit  23:20 R/W  RR_PERIOD_GAIN_MODE3               |
 | bit  19:16 R/W  RR_PERIOD_GAIN_MODE2               |
 | bit  15:12 R/W  RR_PERIOD_GAIN_MODE1               |
 | bit  11:8  R/W  RR_PERIOD_OFFSET_MODE3             |
 | bit  7:4   R/W  RR_PERIOD_OFFSET_MODE2             |
 | bit  3:0   R/W  RR_PERIOD_OFFSET_MODE1             |
 +---------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_UNUSED_MASK                0xff000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_GAIN_MODE3_MSK   0x00f00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_GAIN_MODE3_OFF   20
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_GAIN_MODE2_MSK   0x000f0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_GAIN_MODE2_OFF   16
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_GAIN_MODE1_MSK   0x0000f000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_GAIN_MODE1_OFF   12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_OFFSET_MODE3_MSK 0x00000f00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_OFFSET_MODE3_OFF 8
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_OFFSET_MODE2_MSK 0x000000f0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_OFFSET_MODE2_OFF 4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_OFFSET_MODE1_MSK 0x0000000f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_8_BIT_RR_PERIOD_OFFSET_MODE1_OFF 0

/*----------------------------------------------------.
 | Register 0x00000760 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9 |
 +----------------------------------------------------+
 | bit  27:21 R/W  DFE_COEF3_PRELOAD                  |
 | bit  20:14 R/W  DFE_COEF2_PRELOAD                  |
 | bit  13:7  R/W  DFE_COEF1_PRELOAD                  |
 | bit  6:0   R/W  DFE_COEF0_PRELOAD                  |
 +---------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9_UNUSED_MASK           0xf0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9_BIT_DFE_COEF3_PRELOAD_MSK 0x0fe00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9_BIT_DFE_COEF3_PRELOAD_OFF 21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9_BIT_DFE_COEF2_PRELOAD_MSK 0x001fc000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9_BIT_DFE_COEF2_PRELOAD_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9_BIT_DFE_COEF1_PRELOAD_MSK 0x00003f80
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9_BIT_DFE_COEF1_PRELOAD_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9_BIT_DFE_COEF0_PRELOAD_MSK 0x0000007f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_9_BIT_DFE_COEF0_PRELOAD_OFF 0

/*-----------------------------------------------------.
 | Register 0x00000764 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_10 |
 +-----------------------------------------------------+
 | bit  21:14 R/W  PGA_OFFSET_PRELOAD                  |
 | bit  13:7  R/W  DFE_COEF5_PRELOAD                   |
 | bit  6:0   R/W  DFE_COEF4_PRELOAD                   |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_10_UNUSED_MASK            0xffc00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_10_BIT_PGA_OFFSET_PRELOAD_MSK 0x003fc000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_10_BIT_PGA_OFFSET_PRELOAD_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_10_BIT_DFE_COEF5_PRELOAD_MSK  0x00003f80
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_10_BIT_DFE_COEF5_PRELOAD_OFF  7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_10_BIT_DFE_COEF4_PRELOAD_MSK  0x0000007f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_10_BIT_DFE_COEF4_PRELOAD_OFF  0

/*-----------------------------------------------------.
 | Register 0x00000768 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11 |
 +-----------------------------------------------------+
 | bit  30:26 R/W  TR_FFE_B_PRELOAD_PCBI               |
 | bit  25:21 R/W  TR_FFE_A_PRELOAD_PCBI               |
 | bit  20:14 R/W  DP_FFE_C_PRELOAD_PCBI               |
 | bit  13:7  R/W  DP_FFE_B_PRELOAD_PCBI               |
 | bit  6:0   R/W  DP_FFE_A_PRELOAD_PCBI               |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_UNUSED_MASK               0x80000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_BIT_TR_FFE_B_PRELOAD_PCBI_MSK 0x7c000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_BIT_TR_FFE_B_PRELOAD_PCBI_OFF 26
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_BIT_TR_FFE_A_PRELOAD_PCBI_MSK 0x03e00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_BIT_TR_FFE_A_PRELOAD_PCBI_OFF 21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_BIT_DP_FFE_C_PRELOAD_PCBI_MSK 0x001fc000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_BIT_DP_FFE_C_PRELOAD_PCBI_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_BIT_DP_FFE_B_PRELOAD_PCBI_MSK 0x00003f80
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_BIT_DP_FFE_B_PRELOAD_PCBI_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_BIT_DP_FFE_A_PRELOAD_PCBI_MSK 0x0000007f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_11_BIT_DP_FFE_A_PRELOAD_PCBI_OFF 0

/*-----------------------------------------------------.
 | Register 0x0000076c T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12 |
 +-----------------------------------------------------+
 | bit  15:14 R/W  LF_INTEG_OUT_MODE_NORMAL            |
 | bit  13:12 R/W  LF_INTEG_OUT_MODE_LOS               |
 | bit  11:4  R/W  LF_INTEG_OUT_OVR                    |
 | bit  3:0   R/W  ADC_MAP_PRELOAD                     |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12_UNUSED_MASK                  0xffff0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12_BIT_LF_INTEG_OUT_MODE_NORMAL_MSK 0x0000c000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12_BIT_LF_INTEG_OUT_MODE_NORMAL_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12_BIT_LF_INTEG_OUT_MODE_LOS_MSK    0x00003000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12_BIT_LF_INTEG_OUT_MODE_LOS_OFF    12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12_BIT_LF_INTEG_OUT_OVR_MSK         0x00000ff0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12_BIT_LF_INTEG_OUT_OVR_OFF         4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12_BIT_ADC_MAP_PRELOAD_MSK          0x0000000f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_12_BIT_ADC_MAP_PRELOAD_OFF          0

/*-----------------------------------------------------.
 | Register 0x00000770 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13 |
 +-----------------------------------------------------+
 | bit  26:24 R/W  CLIP_RATE_THRESH_MODE3              |
 | bit  23:21 R/W  CLIP_RATE_THRESH_MODE2              |
 | bit  20:18 R/W  CLIP_RATE_THRESH_MODE1              |
 | bit  17:12 R/W  CLIP_RATE_AMP_MODE3                 |
 | bit  11:6  R/W  CLIP_RATE_AMP_MODE2                 |
 | bit  5:0   R/W  CLIP_RATE_AMP_MODE1                 |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_UNUSED_MASK                0xf8000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_THRESH_MODE3_MSK 0x07000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_THRESH_MODE3_OFF 24
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_THRESH_MODE2_MSK 0x00e00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_THRESH_MODE2_OFF 21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_THRESH_MODE1_MSK 0x001c0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_THRESH_MODE1_OFF 18
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_AMP_MODE3_MSK    0x0003f000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_AMP_MODE3_OFF    12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_AMP_MODE2_MSK    0x00000fc0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_AMP_MODE2_OFF    6
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_AMP_MODE1_MSK    0x0000003f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_13_BIT_CLIP_RATE_AMP_MODE1_OFF    0

/*-----------------------------------------------------.
 | Register 0x00000774 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14 |
 +-----------------------------------------------------+
 | bit  5 R/W  PATH_PATTERN_ENB_MODE3_PASS5            |
 | bit  4 R/W  PATH_PATTERN_ENB_MODE3_PASS0TO4         |
 | bit  3 R/W  PATH_PATTERN_ENB_MODE2_PASS5            |
 | bit  2 R/W  PATH_PATTERN_ENB_MODE2_PASS0TO4         |
 | bit  1 R/W  PATH_PATTERN_ENB_MODE1_PASS5            |
 | bit  0 R/W  PATH_PATTERN_ENB_MODE1_PASS0TO4         |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_UNUSED_MASK                         0xffffffc0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE3_PASS5_MSK    0x00000020
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE3_PASS5_OFF    5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE3_PASS0TO4_MSK 0x00000010
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE3_PASS0TO4_OFF 4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE2_PASS5_MSK    0x00000008
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE2_PASS5_OFF    3
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE2_PASS0TO4_MSK 0x00000004
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE2_PASS0TO4_OFF 2
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE1_PASS5_MSK    0x00000002
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE1_PASS5_OFF    1
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE1_PASS0TO4_MSK 0x00000001
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_14_BIT_PATH_PATTERN_ENB_MODE1_PASS0TO4_OFF 0

/*-----------------------------------------------------.
 | Register 0x00000778 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15 |
 +-----------------------------------------------------+
 | bit  23:20 R/W  ADAPT_LOOPS_MODE1_PASS5             |
 | bit  19:16 R/W  ADAPT_LOOPS_MODE1_PASS4             |
 | bit  15:12 R/W  ADAPT_LOOPS_MODE1_PASS3             |
 | bit  11:8  R/W  ADAPT_LOOPS_MODE1_PASS2             |
 | bit  7:4   R/W  ADAPT_LOOPS_MODE1_PASS1             |
 | bit  3:0   R/W  ADAPT_LOOPS_MODE1_PASS0             |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_UNUSED_MASK                 0xff000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS5_MSK 0x00f00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS5_OFF 20
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS4_MSK 0x000f0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS4_OFF 16
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS3_MSK 0x0000f000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS3_OFF 12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS2_MSK 0x00000f00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS2_OFF 8
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS1_MSK 0x000000f0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS1_OFF 4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS0_MSK 0x0000000f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_15_BIT_ADAPT_LOOPS_MODE1_PASS0_OFF 0

/*-----------------------------------------------------.
 | Register 0x0000077c T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16 |
 +-----------------------------------------------------+
 | bit  23:20 R/W  ADAPT_LOOPS_MODE2_PASS5             |
 | bit  19:16 R/W  ADAPT_LOOPS_MODE2_PASS4             |
 | bit  15:12 R/W  ADAPT_LOOPS_MODE2_PASS3             |
 | bit  11:8  R/W  ADAPT_LOOPS_MODE2_PASS2             |
 | bit  7:4   R/W  ADAPT_LOOPS_MODE2_PASS1             |
 | bit  3:0   R/W  ADAPT_LOOPS_MODE2_PASS0             |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_UNUSED_MASK                 0xff000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS5_MSK 0x00f00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS5_OFF 20
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS4_MSK 0x000f0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS4_OFF 16
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS3_MSK 0x0000f000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS3_OFF 12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS2_MSK 0x00000f00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS2_OFF 8
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS1_MSK 0x000000f0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS1_OFF 4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS0_MSK 0x0000000f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_16_BIT_ADAPT_LOOPS_MODE2_PASS0_OFF 0

/*-----------------------------------------------------.
 | Register 0x00000780 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17 |
 +-----------------------------------------------------+
 | bit  23:20 R/W  ADAPT_LOOPS_MODE3_PASS5             |
 | bit  19:16 R/W  ADAPT_LOOPS_MODE3_PASS4             |
 | bit  15:12 R/W  ADAPT_LOOPS_MODE3_PASS3             |
 | bit  11:8  R/W  ADAPT_LOOPS_MODE3_PASS2             |
 | bit  7:4   R/W  ADAPT_LOOPS_MODE3_PASS1             |
 | bit  3:0   R/W  ADAPT_LOOPS_MODE3_PASS0             |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_UNUSED_MASK                 0xff000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS5_MSK 0x00f00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS5_OFF 20
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS4_MSK 0x000f0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS4_OFF 16
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS3_MSK 0x0000f000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS3_OFF 12
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS2_MSK 0x00000f00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS2_OFF 8
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS1_MSK 0x000000f0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS1_OFF 4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS0_MSK 0x0000000f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_17_BIT_ADAPT_LOOPS_MODE3_PASS0_OFF 0

/*-----------------------------------------------------.
 | Register 0x00000784 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_18 |
 +-----------------------------------------------------+
 | bit  29:15 R/W  OBJECTS_EN_MODE1_PASS1              |
 | bit  14:0  R/W  OBJECTS_EN_MODE1_PASS0              |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_18_UNUSED_MASK                0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_18_BIT_OBJECTS_EN_MODE1_PASS1_MSK 0x3fff8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_18_BIT_OBJECTS_EN_MODE1_PASS1_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_18_BIT_OBJECTS_EN_MODE1_PASS0_MSK 0x00007fff
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_18_BIT_OBJECTS_EN_MODE1_PASS0_OFF 0

/*-----------------------------------------------------.
 | Register 0x00000788 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_19 |
 +-----------------------------------------------------+
 | bit  29:15 R/W  OBJECTS_EN_MODE1_PASS3              |
 | bit  14:0  R/W  OBJECTS_EN_MODE1_PASS2              |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_19_UNUSED_MASK                0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_19_BIT_OBJECTS_EN_MODE1_PASS3_MSK 0x3fff8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_19_BIT_OBJECTS_EN_MODE1_PASS3_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_19_BIT_OBJECTS_EN_MODE1_PASS2_MSK 0x00007fff
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_19_BIT_OBJECTS_EN_MODE1_PASS2_OFF 0

/*-----------------------------------------------------.
 | Register 0x0000078c T8_6G_LR_MTSB_FSM_GLOBAL_CFG_20 |
 +-----------------------------------------------------+
 | bit  29:15 R/W  OBJECTS_EN_MODE1_PASS5              |
 | bit  14:0  R/W  OBJECTS_EN_MODE1_PASS4              |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_20_UNUSED_MASK                0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_20_BIT_OBJECTS_EN_MODE1_PASS5_MSK 0x3fff8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_20_BIT_OBJECTS_EN_MODE1_PASS5_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_20_BIT_OBJECTS_EN_MODE1_PASS4_MSK 0x00007fff
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_20_BIT_OBJECTS_EN_MODE1_PASS4_OFF 0

/*-----------------------------------------------------.
 | Register 0x00000790 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_21 |
 +-----------------------------------------------------+
 | bit  29:15 R/W  OBJECTS_EN_MODE2_PASS1              |
 | bit  14:0  R/W  OBJECTS_EN_MODE2_PASS0              |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_21_UNUSED_MASK                0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_21_BIT_OBJECTS_EN_MODE2_PASS1_MSK 0x3fff8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_21_BIT_OBJECTS_EN_MODE2_PASS1_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_21_BIT_OBJECTS_EN_MODE2_PASS0_MSK 0x00007fff
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_21_BIT_OBJECTS_EN_MODE2_PASS0_OFF 0

/*-----------------------------------------------------.
 | Register 0x00000794 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_22 |
 +-----------------------------------------------------+
 | bit  29:15 R/W  OBJECTS_EN_MODE2_PASS3              |
 | bit  14:0  R/W  OBJECTS_EN_MODE2_PASS2              |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_22_UNUSED_MASK                0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_22_BIT_OBJECTS_EN_MODE2_PASS3_MSK 0x3fff8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_22_BIT_OBJECTS_EN_MODE2_PASS3_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_22_BIT_OBJECTS_EN_MODE2_PASS2_MSK 0x00007fff
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_22_BIT_OBJECTS_EN_MODE2_PASS2_OFF 0

/*-----------------------------------------------------.
 | Register 0x00000798 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_23 |
 +-----------------------------------------------------+
 | bit  29:15 R/W  OBJECTS_EN_MODE2_PASS5              |
 | bit  14:0  R/W  OBJECTS_EN_MODE2_PASS4              |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_23_UNUSED_MASK                0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_23_BIT_OBJECTS_EN_MODE2_PASS5_MSK 0x3fff8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_23_BIT_OBJECTS_EN_MODE2_PASS5_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_23_BIT_OBJECTS_EN_MODE2_PASS4_MSK 0x00007fff
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_23_BIT_OBJECTS_EN_MODE2_PASS4_OFF 0

/*-----------------------------------------------------.
 | Register 0x0000079c T8_6G_LR_MTSB_FSM_GLOBAL_CFG_24 |
 +-----------------------------------------------------+
 | bit  29:15 R/W  OBJECTS_EN_MODE3_PASS1              |
 | bit  14:0  R/W  OBJECTS_EN_MODE3_PASS0              |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_24_UNUSED_MASK                0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_24_BIT_OBJECTS_EN_MODE3_PASS1_MSK 0x3fff8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_24_BIT_OBJECTS_EN_MODE3_PASS1_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_24_BIT_OBJECTS_EN_MODE3_PASS0_MSK 0x00007fff
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_24_BIT_OBJECTS_EN_MODE3_PASS0_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007a0 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_25 |
 +-----------------------------------------------------+
 | bit  29:15 R/W  OBJECTS_EN_MODE3_PASS3              |
 | bit  14:0  R/W  OBJECTS_EN_MODE3_PASS2              |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_25_UNUSED_MASK                0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_25_BIT_OBJECTS_EN_MODE3_PASS3_MSK 0x3fff8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_25_BIT_OBJECTS_EN_MODE3_PASS3_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_25_BIT_OBJECTS_EN_MODE3_PASS2_MSK 0x00007fff
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_25_BIT_OBJECTS_EN_MODE3_PASS2_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007a4 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_26 |
 +-----------------------------------------------------+
 | bit  29:15 R/W  OBJECTS_EN_MODE3_PASS5              |
 | bit  14:0  R/W  OBJECTS_EN_MODE3_PASS4              |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_26_UNUSED_MASK                0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_26_BIT_OBJECTS_EN_MODE3_PASS5_MSK 0x3fff8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_26_BIT_OBJECTS_EN_MODE3_PASS5_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_26_BIT_OBJECTS_EN_MODE3_PASS4_MSK 0x00007fff
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_26_BIT_OBJECTS_EN_MODE3_PASS4_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007a8 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27 |
 +-----------------------------------------------------+
 | bit  23:19 R/W  OFL_DECAY                           |
 | bit  18:4  R/W  LMS_DATA_SEL                        |
 | bit  3:2   R/W  SEL_LMS_CLIP                        |
 | bit  1     R/W  PRELOAD_ENB_PASS1TO5                |
 | bit  0     R/W  PRELOAD_ENB_PASS0                   |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_UNUSED_MASK              0xff000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_BIT_OFL_DECAY_MSK            0x00f80000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_BIT_OFL_DECAY_OFF            19
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_BIT_LMS_DATA_SEL_MSK         0x0007fff0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_BIT_LMS_DATA_SEL_OFF         4
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_BIT_SEL_LMS_CLIP_MSK         0x0000000c
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_BIT_SEL_LMS_CLIP_OFF         2
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_BIT_PRELOAD_ENB_PASS1TO5_MSK 0x00000002
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_BIT_PRELOAD_ENB_PASS1TO5_OFF 1
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_BIT_PRELOAD_ENB_PASS0_MSK    0x00000001
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_27_BIT_PRELOAD_ENB_PASS0_OFF    0

/*-----------------------------------------------------.
 | Register 0x000007ac T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28 |
 +-----------------------------------------------------+
 | bit  27:21 R/W  DP_FFE_A_LUT_3                      |
 | bit  20:14 R/W  DP_FFE_A_LUT_2                      |
 | bit  13:7  R/W  DP_FFE_A_LUT_1                      |
 | bit  6:0   R/W  DP_FFE_A_LUT_0                      |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28_UNUSED_MASK        0xf0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28_BIT_DP_FFE_A_LUT_3_MSK 0x0fe00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28_BIT_DP_FFE_A_LUT_3_OFF 21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28_BIT_DP_FFE_A_LUT_2_MSK 0x001fc000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28_BIT_DP_FFE_A_LUT_2_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28_BIT_DP_FFE_A_LUT_1_MSK 0x00003f80
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28_BIT_DP_FFE_A_LUT_1_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28_BIT_DP_FFE_A_LUT_0_MSK 0x0000007f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_28_BIT_DP_FFE_A_LUT_0_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007b0 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29 |
 +-----------------------------------------------------+
 | bit  27:21 R/W  DP_FFE_A_LUT_7                      |
 | bit  20:14 R/W  DP_FFE_A_LUT_6                      |
 | bit  13:7  R/W  DP_FFE_A_LUT_5                      |
 | bit  6:0   R/W  DP_FFE_A_LUT_4                      |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29_UNUSED_MASK        0xf0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29_BIT_DP_FFE_A_LUT_7_MSK 0x0fe00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29_BIT_DP_FFE_A_LUT_7_OFF 21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29_BIT_DP_FFE_A_LUT_6_MSK 0x001fc000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29_BIT_DP_FFE_A_LUT_6_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29_BIT_DP_FFE_A_LUT_5_MSK 0x00003f80
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29_BIT_DP_FFE_A_LUT_5_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29_BIT_DP_FFE_A_LUT_4_MSK 0x0000007f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_29_BIT_DP_FFE_A_LUT_4_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007b4 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30 |
 +-----------------------------------------------------+
 | bit  27:21 R/W  DP_FFE_B_LUT_3                      |
 | bit  20:14 R/W  DP_FFE_B_LUT_2                      |
 | bit  13:7  R/W  DP_FFE_B_LUT_1                      |
 | bit  6:0   R/W  DP_FFE_B_LUT_0                      |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30_UNUSED_MASK        0xf0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30_BIT_DP_FFE_B_LUT_3_MSK 0x0fe00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30_BIT_DP_FFE_B_LUT_3_OFF 21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30_BIT_DP_FFE_B_LUT_2_MSK 0x001fc000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30_BIT_DP_FFE_B_LUT_2_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30_BIT_DP_FFE_B_LUT_1_MSK 0x00003f80
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30_BIT_DP_FFE_B_LUT_1_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30_BIT_DP_FFE_B_LUT_0_MSK 0x0000007f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_30_BIT_DP_FFE_B_LUT_0_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007b8 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31 |
 +-----------------------------------------------------+
 | bit  27:21 R/W  DP_FFE_B_LUT_7                      |
 | bit  20:14 R/W  DP_FFE_B_LUT_6                      |
 | bit  13:7  R/W  DP_FFE_B_LUT_5                      |
 | bit  6:0   R/W  DP_FFE_B_LUT_4                      |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31_UNUSED_MASK        0xf0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31_BIT_DP_FFE_B_LUT_7_MSK 0x0fe00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31_BIT_DP_FFE_B_LUT_7_OFF 21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31_BIT_DP_FFE_B_LUT_6_MSK 0x001fc000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31_BIT_DP_FFE_B_LUT_6_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31_BIT_DP_FFE_B_LUT_5_MSK 0x00003f80
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31_BIT_DP_FFE_B_LUT_5_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31_BIT_DP_FFE_B_LUT_4_MSK 0x0000007f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_31_BIT_DP_FFE_B_LUT_4_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007bc T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32 |
 +-----------------------------------------------------+
 | bit  27:21 R/W  DP_FFE_C_LUT_3                      |
 | bit  20:14 R/W  DP_FFE_C_LUT_2                      |
 | bit  13:7  R/W  DP_FFE_C_LUT_1                      |
 | bit  6:0   R/W  DP_FFE_C_LUT_0                      |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32_UNUSED_MASK        0xf0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32_BIT_DP_FFE_C_LUT_3_MSK 0x0fe00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32_BIT_DP_FFE_C_LUT_3_OFF 21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32_BIT_DP_FFE_C_LUT_2_MSK 0x001fc000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32_BIT_DP_FFE_C_LUT_2_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32_BIT_DP_FFE_C_LUT_1_MSK 0x00003f80
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32_BIT_DP_FFE_C_LUT_1_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32_BIT_DP_FFE_C_LUT_0_MSK 0x0000007f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_32_BIT_DP_FFE_C_LUT_0_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007c0 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33 |
 +-----------------------------------------------------+
 | bit  27:21 R/W  DP_FFE_C_LUT_7                      |
 | bit  20:14 R/W  DP_FFE_C_LUT_6                      |
 | bit  13:7  R/W  DP_FFE_C_LUT_5                      |
 | bit  6:0   R/W  DP_FFE_C_LUT_4                      |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33_UNUSED_MASK        0xf0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33_BIT_DP_FFE_C_LUT_7_MSK 0x0fe00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33_BIT_DP_FFE_C_LUT_7_OFF 21
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33_BIT_DP_FFE_C_LUT_6_MSK 0x001fc000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33_BIT_DP_FFE_C_LUT_6_OFF 14
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33_BIT_DP_FFE_C_LUT_5_MSK 0x00003f80
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33_BIT_DP_FFE_C_LUT_5_OFF 7
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33_BIT_DP_FFE_C_LUT_4_MSK 0x0000007f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_33_BIT_DP_FFE_C_LUT_4_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007c4 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34 |
 +-----------------------------------------------------+
 | bit  29:25 R/W  TR_FFE_A_LUT_5                      |
 | bit  24:20 R/W  TR_FFE_A_LUT_4                      |
 | bit  19:15 R/W  TR_FFE_A_LUT_3                      |
 | bit  14:10 R/W  TR_FFE_A_LUT_2                      |
 | bit  9:5   R/W  TR_FFE_A_LUT_1                      |
 | bit  4:0   R/W  TR_FFE_A_LUT_0                      |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_UNUSED_MASK        0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_5_MSK 0x3e000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_5_OFF 25
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_4_MSK 0x01f00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_4_OFF 20
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_3_MSK 0x000f8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_3_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_2_MSK 0x00007c00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_2_OFF 10
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_1_MSK 0x000003e0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_1_OFF 5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_0_MSK 0x0000001f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_34_BIT_TR_FFE_A_LUT_0_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007c8 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_35 |
 +-----------------------------------------------------+
 | bit  9:5 R/W  TR_FFE_A_LUT_7                        |
 | bit  4:0 R/W  TR_FFE_A_LUT_6                        |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_35_UNUSED_MASK        0xfffffc00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_35_BIT_TR_FFE_A_LUT_7_MSK 0x000003e0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_35_BIT_TR_FFE_A_LUT_7_OFF 5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_35_BIT_TR_FFE_A_LUT_6_MSK 0x0000001f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_35_BIT_TR_FFE_A_LUT_6_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007cc T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36 |
 +-----------------------------------------------------+
 | bit  29:25 R/W  TR_FFE_B_LUT_5                      |
 | bit  24:20 R/W  TR_FFE_B_LUT_4                      |
 | bit  19:15 R/W  TR_FFE_B_LUT_3                      |
 | bit  14:10 R/W  TR_FFE_B_LUT_2                      |
 | bit  9:5   R/W  TR_FFE_B_LUT_1                      |
 | bit  4:0   R/W  TR_FFE_B_LUT_0                      |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_UNUSED_MASK        0xc0000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_5_MSK 0x3e000000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_5_OFF 25
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_4_MSK 0x01f00000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_4_OFF 20
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_3_MSK 0x000f8000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_3_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_2_MSK 0x00007c00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_2_OFF 10
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_1_MSK 0x000003e0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_1_OFF 5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_0_MSK 0x0000001f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_36_BIT_TR_FFE_B_LUT_0_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007d0 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_37 |
 +-----------------------------------------------------+
 | bit  9:5 R/W  TR_FFE_B_LUT_7                        |
 | bit  4:0 R/W  TR_FFE_B_LUT_6                        |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_37_UNUSED_MASK        0xfffffc00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_37_BIT_TR_FFE_B_LUT_7_MSK 0x000003e0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_37_BIT_TR_FFE_B_LUT_7_OFF 5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_37_BIT_TR_FFE_B_LUT_6_MSK 0x0000001f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_37_BIT_TR_FFE_B_LUT_6_OFF 0

/*-----------------------------------------------------.
 | Register 0x000007d4 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38 |
 +-----------------------------------------------------+
 | bit  17    R/W  LF_PROP_LEFT_SHIFT_MODE3            |
 | bit  16    R/W  LF_PROP_LEFT_SHIFT_MODE2            |
 | bit  15    R/W  LF_PROP_LEFT_SHIFT_MODE1            |
 | bit  14:10 R/W  LF_PROP_CTRL_GAIN_MODE3             |
 | bit  9:5   R/W  LF_PROP_CTRL_GAIN_MODE2             |
 | bit  4:0   R/W  LF_PROP_CTRL_GAIN_MODE1             |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_UNUSED_MASK                  0xfffc0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_LEFT_SHIFT_MODE3_MSK 0x00020000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_LEFT_SHIFT_MODE3_OFF 17
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_LEFT_SHIFT_MODE2_MSK 0x00010000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_LEFT_SHIFT_MODE2_OFF 16
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_LEFT_SHIFT_MODE1_MSK 0x00008000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_LEFT_SHIFT_MODE1_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_CTRL_GAIN_MODE3_MSK  0x00007c00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_CTRL_GAIN_MODE3_OFF  10
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_CTRL_GAIN_MODE2_MSK  0x000003e0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_CTRL_GAIN_MODE2_OFF  5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_CTRL_GAIN_MODE1_MSK  0x0000001f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_38_BIT_LF_PROP_CTRL_GAIN_MODE1_OFF  0

/*-----------------------------------------------------.
 | Register 0x000007d8 T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39 |
 +-----------------------------------------------------+
 | bit  17    R/W  LF_INTEG_LEFT_SHIFT_MODE3           |
 | bit  16    R/W  LF_INTEG_LEFT_SHIFT_MODE2           |
 | bit  15    R/W  LF_INTEG_LEFT_SHIFT_MODE1           |
 | bit  14:10 R/W  LF_INTEG_CTRL_GAIN_MODE3            |
 | bit  9:5   R/W  LF_INTEG_CTRL_GAIN_MODE2            |
 | bit  4:0   R/W  LF_INTEG_CTRL_GAIN_MODE1            |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_UNUSED_MASK                   0xfffc0000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_LEFT_SHIFT_MODE3_MSK 0x00020000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_LEFT_SHIFT_MODE3_OFF 17
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_LEFT_SHIFT_MODE2_MSK 0x00010000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_LEFT_SHIFT_MODE2_OFF 16
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_LEFT_SHIFT_MODE1_MSK 0x00008000
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_LEFT_SHIFT_MODE1_OFF 15
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_CTRL_GAIN_MODE3_MSK  0x00007c00
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_CTRL_GAIN_MODE3_OFF  10
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_CTRL_GAIN_MODE2_MSK  0x000003e0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_CTRL_GAIN_MODE2_OFF  5
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_CTRL_GAIN_MODE1_MSK  0x0000001f
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_39_BIT_LF_INTEG_CTRL_GAIN_MODE1_OFF  0

/*-----------------------------------------------------.
 | Register 0x000007dc T8_6G_LR_MTSB_FSM_GLOBAL_CFG_40 |
 +-----------------------------------------------------+
 | bit  3   R/W  RX_ADAPT_DONE_OVR                     |
 | bit  2:1 R/W  ADAPT_MODE_OVR                        |
 | bit  0   R/W  RX_ADAPT_START_OVR                    |
 +----------------------------------------------------*/
#define PMC_T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_40_UNUSED_MASK            0xfffffff0
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_40_BIT_RX_ADAPT_DONE_OVR_MSK  0x00000008
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_40_BIT_RX_ADAPT_DONE_OVR_OFF  3
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_40_BIT_ADAPT_MODE_OVR_MSK     0x00000006
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_40_BIT_ADAPT_MODE_OVR_OFF     1
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_40_BIT_RX_ADAPT_START_OVR_MSK 0x00000001
#define T8_6G_LR_MTSB_FSM_REG_T8_6G_LR_MTSB_FSM_GLOBAL_CFG_40_BIT_RX_ADAPT_START_OVR_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _T8_CTRL_REGS_H */
