// Seed: 3340483325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
  wire id_16;
  assign id_14 = 1 - id_8;
  assign id_3  = 1'b0;
  wire id_17;
  always @(negedge id_10) begin
    id_15 = ~1;
  end
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3
    , id_14,
    input tri id_4,
    output wand id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    input tri id_9,
    output tri id_10,
    input supply0 id_11,
    input uwire id_12
);
  wire id_15;
  module_0(
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_14,
      id_15,
      id_14,
      id_15,
      id_15,
      id_15
  );
  wire id_16;
  wire id_17;
  always @(1);
endmodule
