GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/gowin/number_adder_4bit/src/full_adder.v'
Undeclared symbol 'xor_ab', assumed default net type 'wire'("/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/gowin/number_adder_4bit/src/full_adder.v":31)
Undeclared symbol 'and_up', assumed default net type 'wire'("/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/gowin/number_adder_4bit/src/full_adder.v":34)
Undeclared symbol 'and_down', assumed default net type 'wire'("/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/gowin/number_adder_4bit/src/full_adder.v":35)
Analyzing Verilog file '/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/gowin/number_adder_4bit/src/number_adder_4bit.v'
Compiling module 'number_adder_4bit'("/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/gowin/number_adder_4bit/src/number_adder_4bit.v":23)
Compiling module 'full_adder'("/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/gowin/number_adder_4bit/src/full_adder.v":23)
NOTE  (EX0101) : Current top module is "number_adder_4bit"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/gowin/number_adder_4bit/impl/gwsynthesis/number_adder_4bit.vg" completed
[100%] Generate report file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/gowin/number_adder_4bit/impl/gwsynthesis/number_adder_4bit_syn.rpt.html" completed
GowinSynthesis finish
