TimeQuest Timing Analyzer report for DE0_myfirstfpga
Wed Dec 28 08:25:23 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 16. Slow 1200mV 85C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 23. Slow 1200mV 85C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 35. Slow 1200mV 0C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 42. Slow 1200mV 0C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 53. Fast 1200mV 0C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 58. Fast 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 59. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 60. Fast 1200mV 0C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_myfirstfpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; DE0_myfirstfpga.out.sdc ; OK     ; Wed Dec 28 08:25:21 2016 ;
+-------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 312.500 ; 3.2 MHz   ; 0.000 ; 156.250 ; 50.00      ; 125       ; 8           ;       ;        ;           ;            ; false    ; clk_50MHz ; adc_pll_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; clk_50MHz                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                             ; { clk_50MHz }                                                 ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; clk_50MHz ; comm_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk_50MHz ; comm_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 500.000 ; 2.0 MHz   ; 0.000 ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_50MHz ; comm_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+-----------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                       ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; 101.81 MHz ; 101.81 MHz      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 109.83 MHz ; 109.83 MHz      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 171.56 MHz ; 171.56 MHz      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 180.44 MHz ; 180.44 MHz      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 358.68 MHz ; 250.0 MHz       ; clk_50MHz                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.713   ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 5.911   ; 0.000         ;
; clk_50MHz                                                 ; 13.212  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 153.479 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 194.171 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.356 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.357 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.357 ; 0.000         ;
; clk_50MHz                                                 ; 0.992 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 154.373 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.908 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; clk_50MHz                                                 ; 9.486   ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 49.747  ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 99.747  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 156.006 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 249.747 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                           ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.713 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.702      ;
; 4.713 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.702      ;
; 4.716 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.699      ;
; 4.716 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.699      ;
; 4.731 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.684      ;
; 4.732 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.683      ;
; 4.734 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.681      ;
; 4.735 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.680      ;
; 4.994 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.421      ;
; 4.994 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.421      ;
; 5.004 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.411      ;
; 5.004 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.411      ;
; 5.022 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.393      ;
; 5.023 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.392      ;
; 5.037 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.378      ;
; 5.038 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.377      ;
; 5.233 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.182      ;
; 5.233 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.182      ;
; 5.251 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.164      ;
; 5.252 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.163      ;
; 5.380 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.035      ;
; 5.380 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.035      ;
; 5.398 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.017      ;
; 5.399 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 2.016      ;
; 5.520 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.895      ;
; 5.520 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.895      ;
; 5.524 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.891      ;
; 5.524 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.891      ;
; 5.542 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.873      ;
; 5.543 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.872      ;
; 5.563 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.852      ;
; 5.564 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.851      ;
; 5.569 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.846      ;
; 5.569 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.846      ;
; 5.587 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.828      ;
; 5.588 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.827      ;
; 5.676 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.739      ;
; 5.676 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.739      ;
; 5.694 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.721      ;
; 5.695 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.720      ;
; 5.829 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.586      ;
; 5.829 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.586      ;
; 5.856 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.559      ;
; 5.856 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.559      ;
; 5.860 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.555      ;
; 5.860 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.555      ;
; 5.872 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.543      ;
; 5.873 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.542      ;
; 5.874 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.541      ;
; 5.875 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.540      ;
; 5.878 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.537      ;
; 5.878 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.940     ; 1.537      ;
; 6.535 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.799     ;
; 6.541 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.793     ;
; 6.624 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.710     ;
; 6.630 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.704     ;
; 6.651 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.683     ;
; 6.657 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.677     ;
; 6.740 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.594     ;
; 6.746 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.588     ;
; 6.759 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.575     ;
; 6.765 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.569     ;
; 6.767 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.567     ;
; 6.773 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.561     ;
; 6.856 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.478     ;
; 6.862 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.472     ;
; 6.875 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.459     ;
; 6.881 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.453     ;
; 6.883 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[16]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.451     ;
; 6.889 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[17]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.445     ;
; 6.908 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.426     ;
; 6.914 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.420     ;
; 6.972 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[16]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.362     ;
; 6.978 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[17]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.356     ;
; 6.991 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.343     ;
; 6.997 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.337     ;
; 6.999 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[14]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.335     ;
; 7.005 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[15]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.329     ;
; 7.024 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.310     ;
; 7.030 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.304     ;
; 7.088 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[14]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.246     ;
; 7.094 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[15]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.240     ;
; 7.095 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|read_mode.READ_1 ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.603     ; 10.247     ;
; 7.107 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[16]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.227     ;
; 7.113 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[17]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.221     ;
; 7.115 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[12]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.219     ;
; 7.121 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[13]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.213     ;
; 7.140 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.194     ;
; 7.146 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.188     ;
; 7.165 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[1]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.169     ;
; 7.171 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[1]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.163     ;
; 7.184 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|read_mode.READ_1 ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.603     ; 10.158     ;
; 7.204 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[12]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.130     ;
; 7.210 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[13]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.124     ;
; 7.212 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[11] ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.608     ; 10.125     ;
; 7.218 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[11] ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.608     ; 10.119     ;
; 7.223 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[14]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.111     ;
; 7.229 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[15]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.611     ; 10.105     ;
; 7.235 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[10]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.607     ; 10.103     ;
; 7.241 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[11]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.607     ; 10.097     ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                        ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 5.911 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.435     ;
; 5.924 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.422     ;
; 6.027 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.319     ;
; 6.040 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.306     ;
; 6.082 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.264     ;
; 6.083 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.263     ;
; 6.090 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.256     ;
; 6.090 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.265     ;
; 6.094 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.252     ;
; 6.096 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.250     ;
; 6.097 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.264     ;
; 6.098 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.248     ;
; 6.103 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.243     ;
; 6.110 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.251     ;
; 6.130 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.225     ;
; 6.143 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.203     ;
; 6.156 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.190     ;
; 6.167 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.179     ;
; 6.167 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.179     ;
; 6.170 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.176     ;
; 6.171 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.175     ;
; 6.175 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.171     ;
; 6.175 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.171     ;
; 6.177 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.169     ;
; 6.206 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.149     ;
; 6.213 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.148     ;
; 6.226 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.135     ;
; 6.246 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.109     ;
; 6.257 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.089     ;
; 6.259 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.087     ;
; 6.268 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.093     ;
; 6.269 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.092     ;
; 6.272 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 11.074     ;
; 6.276 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.085     ;
; 6.280 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.081     ;
; 6.282 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.079     ;
; 6.284 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.077     ;
; 6.288 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.067     ;
; 6.289 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.066     ;
; 6.289 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.072     ;
; 6.296 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.059     ;
; 6.300 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.055     ;
; 6.302 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.053     ;
; 6.304 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.610     ; 11.031     ;
; 6.304 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.051     ;
; 6.309 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.046     ;
; 6.310 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.611     ; 11.024     ;
; 6.316 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.611     ; 11.018     ;
; 6.322 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.033     ;
; 6.329 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.032     ;
; 6.342 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.019     ;
; 6.344 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.603     ; 10.998     ;
; 6.346 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.009     ;
; 6.346 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.009     ;
; 6.349 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.006     ;
; 6.350 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.005     ;
; 6.353 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.008     ;
; 6.353 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.008     ;
; 6.354 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.001     ;
; 6.354 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 11.001     ;
; 6.356 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.005     ;
; 6.357 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.603     ; 10.985     ;
; 6.357 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 10.998     ;
; 6.357 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.004     ;
; 6.361 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.000     ;
; 6.361 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 11.000     ;
; 6.362 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 10.993     ;
; 6.363 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 10.998     ;
; 6.375 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 10.971     ;
; 6.388 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[6]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.599     ; 10.958     ;
; 6.394 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.592     ; 10.959     ;
; 6.394 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.592     ; 10.959     ;
; 6.422 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.629     ; 10.894     ;
; 6.426 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.611     ; 10.908     ;
; 6.428 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.630     ; 10.887     ;
; 6.432 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.611     ; 10.902     ;
; 6.434 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.630     ; 10.881     ;
; 6.438 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 10.917     ;
; 6.443 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 10.918     ;
; 6.445 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 10.916     ;
; 6.448 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.896     ;
; 6.450 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.894     ;
; 6.450 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.894     ;
; 6.450 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.894     ;
; 6.451 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.893     ;
; 6.451 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.893     ;
; 6.451 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.893     ;
; 6.452 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.892     ;
; 6.453 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.891     ;
; 6.454 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.890     ;
; 6.454 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.890     ;
; 6.458 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.601     ; 10.886     ;
; 6.458 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.584     ; 10.903     ;
; 6.460 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.603     ; 10.882     ;
; 6.463 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 10.892     ;
; 6.473 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.603     ; 10.869     ;
; 6.476 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13 ; output_to_12bitDAC:DAC0_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.628     ; 10.841     ;
; 6.478 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.590     ; 10.877     ;
; 6.482 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13 ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.629     ; 10.834     ;
; 6.488 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.629     ; 10.828     ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 13.212 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.156      ; 8.892      ;
; 13.533 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.156      ; 8.571      ;
; 13.625 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.152      ; 8.475      ;
; 13.627 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.152      ; 8.473      ;
; 13.629 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.149      ; 8.468      ;
; 13.631 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.149      ; 8.466      ;
; 13.644 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 8.457      ;
; 13.645 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.148      ; 8.451      ;
; 13.646 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 8.455      ;
; 13.647 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.148      ; 8.449      ;
; 13.669 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.150      ; 8.429      ;
; 13.671 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.150      ; 8.427      ;
; 13.816 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 8.285      ;
; 13.818 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 8.283      ;
; 13.833 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 8.262      ;
; 13.834 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.154      ; 8.268      ;
; 13.836 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.154      ; 8.266      ;
; 13.840 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 8.255      ;
; 13.843 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 8.252      ;
; 13.853 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 8.242      ;
; 13.864 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 8.231      ;
; 13.866 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 8.229      ;
; 13.866 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.152      ; 8.234      ;
; 13.870 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.149      ; 8.227      ;
; 13.885 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 8.216      ;
; 13.886 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.148      ; 8.210      ;
; 13.898 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.152      ; 8.202      ;
; 13.902 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.149      ; 8.195      ;
; 13.905 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 8.190      ;
; 13.910 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.150      ; 8.188      ;
; 13.917 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 8.184      ;
; 13.918 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.148      ; 8.178      ;
; 13.929 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.146      ; 8.165      ;
; 13.931 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.146      ; 8.163      ;
; 13.942 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.150      ; 8.156      ;
; 13.947 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.142      ; 8.143      ;
; 13.949 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.142      ; 8.141      ;
; 13.954 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.154      ; 8.148      ;
; 13.954 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.148      ; 8.142      ;
; 13.956 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.154      ; 8.146      ;
; 13.956 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.148      ; 8.140      ;
; 13.970 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.150      ; 8.128      ;
; 13.972 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.150      ; 8.126      ;
; 13.976 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.152      ; 8.124      ;
; 13.978 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.152      ; 8.122      ;
; 13.979 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.152      ; 8.121      ;
; 13.983 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.149      ; 8.114      ;
; 13.998 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 8.103      ;
; 13.999 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.148      ; 8.097      ;
; 14.023 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.150      ; 8.075      ;
; 14.041 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.145      ; 8.052      ;
; 14.043 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.145      ; 8.050      ;
; 14.057 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 8.044      ;
; 14.075 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.154      ; 8.027      ;
; 14.089 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 8.012      ;
; 14.091 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.145      ; 8.002      ;
; 14.093 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.145      ; 8.000      ;
; 14.104 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.162      ; 8.006      ;
; 14.105 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 7.990      ;
; 14.106 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 7.989      ;
; 14.106 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.162      ; 8.004      ;
; 14.107 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.154      ; 7.995      ;
; 14.120 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.146      ; 7.974      ;
; 14.121 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.164      ; 7.991      ;
; 14.122 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.155      ; 7.981      ;
; 14.123 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.164      ; 7.989      ;
; 14.138 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.146      ; 7.956      ;
; 14.138 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.145      ; 7.955      ;
; 14.138 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.145      ; 7.955      ;
; 14.166 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~porta_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.142      ; 7.924      ;
; 14.166 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 7.935      ;
; 14.170 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.155      ; 7.933      ;
; 14.170 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.156      ; 7.934      ;
; 14.170 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 7.931      ;
; 14.170 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.146      ; 7.924      ;
; 14.172 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.146      ; 7.922      ;
; 14.176 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.152      ; 7.924      ;
; 14.177 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 7.918      ;
; 14.179 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.145      ; 7.914      ;
; 14.180 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.149      ; 7.917      ;
; 14.188 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.154      ; 7.914      ;
; 14.188 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.142      ; 7.902      ;
; 14.195 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 7.900      ;
; 14.195 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.153      ; 7.906      ;
; 14.195 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.154      ; 7.907      ;
; 14.195 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.148      ; 7.901      ;
; 14.196 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.148      ; 7.900      ;
; 14.202 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.147      ; 7.893      ;
; 14.202 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.146      ; 7.892      ;
; 14.211 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.150      ; 7.887      ;
; 14.214 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.146      ; 7.880      ;
; 14.217 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.152      ; 7.883      ;
; 14.220 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.150      ; 7.878      ;
; 14.220 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.142      ; 7.870      ;
; 14.227 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.154      ; 7.875      ;
; 14.227 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.148      ; 7.869      ;
; 14.235 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.157      ; 7.870      ;
; 14.237 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.157      ; 7.868      ;
; 14.238 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~porta_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.142      ; 7.852      ;
; 14.243 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 2.150      ; 7.855      ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+---------+-----------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.479 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.697      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.484 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.692      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.743 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.433      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 153.895 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 2.281      ;
; 154.066 ; ADC_CTRL:ADC_CTRL_inst|count[1]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 2.114      ;
; 154.123 ; ADC_CTRL:ADC_CTRL_inst|count[2]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 2.057      ;
; 154.125 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 2.055      ;
; 154.163 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 2.017      ;
; 154.189 ; ADC_CTRL:ADC_CTRL_inst|count[1]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.991      ;
; 154.249 ; ADC_CTRL:ADC_CTRL_inst|count[2]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.931      ;
; 154.292 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.888      ;
; 154.345 ; ADC_CTRL:ADC_CTRL_inst|count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.835      ;
; 154.358 ; ADC_CTRL:ADC_CTRL_inst|count[1]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.822      ;
; 154.383 ; ADC_CTRL:ADC_CTRL_inst|count[3]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 1.796      ;
; 154.415 ; ADC_CTRL:ADC_CTRL_inst|count[2]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.765      ;
; 154.422 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.758      ;
; 154.427 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.753      ;
; 154.438 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.742      ;
; 154.488 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.692      ;
; 154.504 ; ADC_CTRL:ADC_CTRL_inst|count[0]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.676      ;
; 154.518 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.662      ;
; 154.519 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.661      ;
; 154.573 ; ADC_CTRL:ADC_CTRL_inst|count[3]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 1.606      ;
; 154.580 ; ADC_CTRL:ADC_CTRL_inst|go_en      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.600      ;
; 154.599 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.581      ;
; 154.600 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.580      ;
; 154.606 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.574      ;
; 154.618 ; ADC_CTRL:ADC_CTRL_inst|count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.562      ;
; 154.620 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.560      ;
; 154.624 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.556      ;
; 154.626 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.554      ;
; 154.629 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.551      ;
; 154.645 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.535      ;
; 154.653 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.527      ;
; 154.655 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.525      ;
; 154.657 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.523      ;
; 154.668 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.512      ;
; 154.669 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.511      ;
; 154.670 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.510      ;
; 154.675 ; ADC_CTRL:ADC_CTRL_inst|count[3]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 1.504      ;
; 154.678 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.502      ;
; 154.683 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.497      ;
; 154.687 ; ADC_CTRL:ADC_CTRL_inst|go_en      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.493      ;
; 154.691 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.489      ;
; 154.696 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.484      ;
; 154.702 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.478      ;
; 154.713 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.467      ;
; 154.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.430      ;
; 154.777 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.403      ;
; 154.784 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.396      ;
; 154.799 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.381      ;
; 154.801 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.379      ;
+---------+-----------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+---------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 194.171 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 5.749      ;
; 194.252 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 5.676      ;
; 194.263 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 5.666      ;
; 194.400 ; FT245Comm:comm_inst|count[11]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 5.524      ;
; 194.401 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 5.527      ;
; 194.406 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 5.514      ;
; 194.406 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 5.522      ;
; 194.428 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.064     ; 5.503      ;
; 194.499 ; FT245Comm:comm_inst|count[5]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 5.429      ;
; 194.506 ; FT245Comm:comm_inst|count[4]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 5.414      ;
; 194.509 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 5.430      ;
; 194.520 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 5.420      ;
; 194.657 ; FT245Comm:comm_inst|count[11]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 5.278      ;
; 194.658 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 5.281      ;
; 194.663 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.064     ; 5.268      ;
; 194.663 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 5.276      ;
; 194.708 ; FT245Comm:comm_inst|count[13]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 5.212      ;
; 194.728 ; FT245Comm:comm_inst|count[8]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 5.201      ;
; 194.735 ; FT245Comm:comm_inst|count[9]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 5.194      ;
; 194.751 ; FT245Comm:comm_inst|count[12]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 5.169      ;
; 194.756 ; FT245Comm:comm_inst|count[5]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 5.183      ;
; 194.763 ; FT245Comm:comm_inst|count[4]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.064     ; 5.168      ;
; 194.874 ; FT245Comm:comm_inst|count[10]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 5.055      ;
; 194.965 ; FT245Comm:comm_inst|count[13]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.064     ; 4.966      ;
; 194.985 ; FT245Comm:comm_inst|count[8]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 4.955      ;
; 194.992 ; FT245Comm:comm_inst|count[9]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 4.948      ;
; 195.008 ; FT245Comm:comm_inst|count[12]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.064     ; 4.923      ;
; 195.102 ; FT245Comm:comm_inst|count[14]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 4.818      ;
; 195.131 ; FT245Comm:comm_inst|count[10]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 4.809      ;
; 195.349 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[12]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 4.586      ;
; 195.360 ; FT245Comm:comm_inst|count[14]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.064     ; 4.571      ;
; 195.413 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[10]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 4.512      ;
; 195.430 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[8]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 4.505      ;
; 195.439 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[12]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 4.496      ;
; 195.450 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[9]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 4.485      ;
; 195.503 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[10]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 4.422      ;
; 195.520 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[8]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 4.415      ;
; 195.529 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[13]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 4.404      ;
; 195.540 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[9]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 4.395      ;
; 195.543 ; FT245Comm:comm_inst|count[15]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 4.377      ;
; 195.604 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[11]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 4.333      ;
; 195.619 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[13]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 4.314      ;
; 195.674 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[4]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 4.261      ;
; 195.694 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[11]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 4.243      ;
; 195.822 ; FT245Comm:comm_inst|count[15]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.064     ; 4.109      ;
; 195.843 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[7]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.061     ; 4.091      ;
; 195.908 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[6]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.061     ; 4.026      ;
; 195.933 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[7]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.061     ; 4.001      ;
; 195.992 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[5]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.941      ;
; 195.993 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.952      ;
; 195.998 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[6]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.061     ; 3.936      ;
; 196.055 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.891      ;
; 196.055 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 3.874      ;
; 196.093 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 3.849      ;
; 196.107 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 3.836      ;
; 196.113 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 3.825      ;
; 196.125 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 3.813      ;
; 196.136 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.801      ;
; 196.198 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.741      ;
; 196.268 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 3.661      ;
; 196.268 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.669      ;
; 196.285 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.652      ;
; 196.300 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.646      ;
; 196.368 ; FT245Comm:comm_inst|count[4]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 3.561      ;
; 196.383 ; FT245Comm:comm_inst|count[5]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.554      ;
; 196.385 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.562      ;
; 196.409 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.537      ;
; 196.410 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 3.522      ;
; 196.411 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 3.527      ;
; 196.413 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 3.525      ;
; 196.414 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 3.518      ;
; 196.436 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.510      ;
; 196.441 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.504      ;
; 196.467 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 3.465      ;
; 196.480 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.461      ;
; 196.490 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.457      ;
; 196.491 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 3.449      ;
; 196.495 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 3.445      ;
; 196.496 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.443      ;
; 196.498 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.441      ;
; 196.499 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.448      ;
; 196.503 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.443      ;
; 196.506 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[10]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.418      ;
; 196.511 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.422      ;
; 196.522 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[5]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.411      ;
; 196.548 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 3.392      ;
; 196.550 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.395      ;
; 196.554 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.391      ;
; 196.570 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.376      ;
; 196.571 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[3]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.362      ;
; 196.572 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 3.370      ;
; 196.585 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 3.353      ;
; 196.587 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[10]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 3.345      ;
; 196.589 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.352      ;
; 196.590 ; FT245Comm:comm_inst|count[8]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 3.348      ;
; 196.592 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.349      ;
; 196.606 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.340      ;
; 196.619 ; FT245Comm:comm_inst|count[9]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 3.319      ;
; 196.623 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 3.309      ;
; 196.623 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 3.317      ;
+---------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+---------+--------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.356   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0] ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357   ; ADC_CTRL:ADC_CTRL_inst|count[3]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]  ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]  ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|count[2]      ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.378   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.599      ;
; 0.379   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.600      ;
; 0.415   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.417   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.636      ;
; 0.535   ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.750      ;
; 0.538   ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.753      ;
; 0.538   ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.753      ;
; 0.540   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.755      ;
; 0.558   ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.773      ;
; 0.559   ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.774      ;
; 0.560   ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.775      ;
; 0.562   ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.777      ;
; 0.565   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.785      ;
; 0.574   ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.673   ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.888      ;
; 0.721   ; ADC_CTRL:ADC_CTRL_inst|count[2]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.941      ;
; 0.777   ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.997      ;
; 0.996   ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.211      ;
; 1.018   ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.233      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.533   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.748      ;
; 1.783   ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.998      ;
; 156.757 ; ADC_CTRL:ADC_CTRL_inst|count[3]      ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.749      ;
; 156.909 ; ADC_CTRL:ADC_CTRL_inst|count[2]      ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.901      ;
; 157.009 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 0.998      ;
; 157.026 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.015      ;
; 157.031 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.020      ;
; 157.080 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.069      ;
; 157.084 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 1.072      ;
; 157.087 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.076      ;
; 157.095 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.084      ;
; 157.100 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.089      ;
; 157.103 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.092      ;
; 157.106 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.095      ;
; 157.106 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.095      ;
; 157.114 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.103      ;
; 157.117 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.106      ;
; 157.143 ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.135      ;
; 157.171 ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.163      ;
; 157.188 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.177      ;
; 157.209 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.198      ;
; 157.210 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.199      ;
; 157.215 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.204      ;
; 157.215 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.204      ;
; 157.226 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.215      ;
; 157.286 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.275      ;
; 157.292 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.281      ;
; 157.294 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.283      ;
; 157.294 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.283      ;
; 157.300 ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.289      ;
; 157.301 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.290      ;
; 157.312 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.301      ;
; 157.315 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.304      ;
; 157.316 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.305      ;
; 157.318 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.307      ;
; 157.326 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.315      ;
; 157.345 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.334      ;
; 157.346 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.335      ;
; 157.349 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.338      ;
; 157.351 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.340      ;
; 157.354 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.343      ;
; 157.361 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.350      ;
; 157.371 ; ADC_CTRL:ADC_CTRL_inst|count[3]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.360      ;
; 157.372 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.361      ;
; 157.373 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.362      ;
; 157.379 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.368      ;
; 157.393 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.382      ;
; 157.398 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.387      ;
; 157.400 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.389      ;
; 157.453 ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.442      ;
; 157.480 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.469      ;
+---------+--------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.357 ; FT245Comm:comm_inst|data_out[10]       ; FT245Comm:comm_inst|data_out[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|data_out[11]       ; FT245Comm:comm_inst|data_out[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|data_out[12]       ; FT245Comm:comm_inst|data_out[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|data_out[13]       ; FT245Comm:comm_inst|data_out[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|data_out[14]       ; FT245Comm:comm_inst|data_out[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|data_out[15]       ; FT245Comm:comm_inst|data_out[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|data_out[8]        ; FT245Comm:comm_inst|data_out[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|data_out[9]        ; FT245Comm:comm_inst|data_out[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|count[4]           ; FT245Comm:comm_inst|count[4]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|count[12]          ; FT245Comm:comm_inst|count[12]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|count[13]          ; FT245Comm:comm_inst|count[13]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|count[14]          ; FT245Comm:comm_inst|count[14]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|command.WRITE1     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|command.SETADDR1   ; FT245Comm:comm_inst|command.SETADDR1   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|command.WRITE2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|chanx_wren         ; FT245Comm:comm_inst|chanx_wren         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|run_count[1]       ; FT245Comm:comm_inst|run_count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|run_count[0]       ; FT245Comm:comm_inst|run_count[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|run_wavex          ; FT245Comm:comm_inst|run_wavex          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.NONE       ; FT245Comm:comm_inst|command.NONE       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.CHANNEL1   ; FT245Comm:comm_inst|command.CHANNEL1   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[0]           ; FT245Comm:comm_inst|count[0]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[1]           ; FT245Comm:comm_inst|count[1]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[2]           ; FT245Comm:comm_inst|count[2]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[3]           ; FT245Comm:comm_inst|count[3]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[6]           ; FT245Comm:comm_inst|count[6]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[5]           ; FT245Comm:comm_inst|count[5]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[10]          ; FT245Comm:comm_inst|count[10]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[7]           ; FT245Comm:comm_inst|count[7]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[8]           ; FT245Comm:comm_inst|count[8]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[9]           ; FT245Comm:comm_inst|count[9]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[11]          ; FT245Comm:comm_inst|count[11]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[15]          ; FT245Comm:comm_inst|count[15]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.BURST1     ; FT245Comm:comm_inst|command.BURST1     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.SETADDR2   ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.BURST2     ; FT245Comm:comm_inst|command.BURST2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.412 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.632      ;
; 0.414 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|command.SETADDR1   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.634      ;
; 0.415 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.635      ;
; 0.574 ; FT245Comm:comm_inst|command.BURST1     ; FT245Comm:comm_inst|command.BURST2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.583 ; FT245Comm:comm_inst|run_wavex          ; FT245Comm:comm_inst|run_count[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.613 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|command.WRITE2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.833      ;
; 0.641 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.861      ;
; 0.644 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.864      ;
; 0.646 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.866      ;
; 0.646 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.866      ;
; 0.650 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.870      ;
; 0.650 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.870      ;
; 0.651 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.871      ;
; 0.651 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.871      ;
; 0.771 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.991      ;
; 0.771 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.991      ;
; 0.771 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.991      ;
; 0.771 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.991      ;
; 0.771 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.991      ;
; 0.771 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.991      ;
; 0.771 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.991      ;
; 0.771 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.991      ;
; 0.810 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|command.WRITE2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.033      ;
; 0.811 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.029      ;
; 0.811 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.029      ;
; 0.812 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.030      ;
; 0.814 ; FT245Comm:comm_inst|addr_comm[0]       ; FT245Comm:comm_inst|addr_comm[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.033      ;
; 0.826 ; FT245Comm:comm_inst|command.SETADDR1   ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
; 0.857 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.861 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.081      ;
; 0.864 ; FT245Comm:comm_inst|command.SETADDR1   ; FT245Comm:comm_inst|addr_comm[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.084      ;
; 0.865 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.085      ;
; 0.865 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.085      ;
; 0.866 ; FT245Comm:comm_inst|addr_comm[8]       ; FT245Comm:comm_inst|addr_comm[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.867 ; FT245Comm:comm_inst|addr_comm[9]       ; FT245Comm:comm_inst|addr_comm[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.086      ;
; 0.868 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.088      ;
; 0.870 ; FT245Comm:comm_inst|addr_comm[2]       ; FT245Comm:comm_inst|addr_comm[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.089      ;
; 0.880 ; FT245Comm:comm_inst|addr_comm[12]      ; FT245Comm:comm_inst|addr_comm[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.099      ;
; 0.882 ; FT245Comm:comm_inst|command.SETADDR2   ; FT245Comm:comm_inst|addr_comm[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.101      ;
; 0.893 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.112      ;
; 0.924 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.144      ;
; 0.924 ; FT245Comm:comm_inst|addr_comm[1]       ; FT245Comm:comm_inst|addr_comm[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.143      ;
; 0.925 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.145      ;
; 0.925 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.145      ;
; 0.926 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.146      ;
; 0.931 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|chanx_wren         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.146      ;
; 0.968 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|comm_state.IDLE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.188      ;
; 0.974 ; FT245Comm:comm_inst|addr_comm[6]       ; FT245Comm:comm_inst|addr_comm[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.194      ;
; 0.976 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|comm_state.RECEIVE ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.196      ;
; 0.980 ; FT245Comm:comm_inst|run_wavex          ; FT245Comm:comm_inst|run_count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.199      ;
; 0.981 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|comm_rdl           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.201      ;
; 0.985 ; FT245Comm:comm_inst|run_count[0]       ; FT245Comm:comm_inst|run_wavex          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.204      ;
; 1.014 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.232      ;
; 1.024 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[14]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.248      ;
; 1.024 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.244      ;
; 1.025 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[12]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.249      ;
; 1.025 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[13]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.249      ;
; 1.026 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[4]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.250      ;
; 1.031 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|command.WRITE1     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.254      ;
; 1.033 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.251      ;
; 1.033 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.253      ;
; 1.033 ; FT245Comm:comm_inst|run_count[0]       ; FT245Comm:comm_inst|run_count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.252      ;
; 1.034 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|command.NONE       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.245      ;
; 1.039 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.259      ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.357 ; logic_processor:logic_controller|Logic[0]           ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|logic_step[0]      ; logic_processor:logic_controller|logic_step[0]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|Logic[1]           ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|logic_step[1]      ; logic_processor:logic_controller|logic_step[1]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|Logic[2]           ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|logic_step[2]      ; logic_processor:logic_controller|logic_step[2]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|Logic[3]           ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|logic_step[3]      ; logic_processor:logic_controller|logic_step[3]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|DAC_trigger[1]     ; logic_processor:logic_controller|DAC_trigger[1]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|logic_step[5]      ; logic_processor:logic_controller|logic_step[5]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|DAC_trigger[0]     ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|logic_step[4]      ; logic_processor:logic_controller|logic_step[4]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|read_addr[0]       ; logic_processor:logic_controller|read_addr[0]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|read_addr[7]       ; logic_processor:logic_controller|read_addr[7]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|read_addr[2]       ; logic_processor:logic_controller|read_addr[2]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; logic_processor:logic_controller|read_addr[1]       ; logic_processor:logic_controller|read_addr[1]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|ADC_active         ; logic_processor:logic_controller|ADC_active        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|read_addr[8]       ; logic_processor:logic_controller|read_addr[8]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|read_addr[6]       ; logic_processor:logic_controller|read_addr[6]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|read_addr[5]       ; logic_processor:logic_controller|read_addr[5]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|read_addr[4]       ; logic_processor:logic_controller|read_addr[4]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|read_addr[3]       ; logic_processor:logic_controller|read_addr[3]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|read_addr[9]       ; logic_processor:logic_controller|read_addr[9]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|read_mode.READ_1   ; logic_processor:logic_controller|read_mode.READ_1  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|read_mode.READ_2   ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|timing            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|read_mode.NONE     ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.399 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.READ_1  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|run_state.RUNNING ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.620      ;
; 0.507 ; logic_processor:logic_controller|logic_step_read[4] ; logic_processor:logic_controller|logic_step[4]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.730      ;
; 0.508 ; logic_processor:logic_controller|logic_step_read[3] ; logic_processor:logic_controller|logic_step[3]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.728      ;
; 0.531 ; logic_processor:logic_controller|logic_step_read[2] ; logic_processor:logic_controller|logic_step[2]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.751      ;
; 0.534 ; logic_processor:logic_controller|logic_step_read[0] ; logic_processor:logic_controller|logic_step[0]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.754      ;
; 0.603 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|timing            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.822      ;
; 0.629 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.848      ;
; 0.638 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.857      ;
; 0.689 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|run_state.IDLE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.909      ;
; 0.696 ; logic_processor:logic_controller|logic_step_read[6] ; logic_processor:logic_controller|ADC_active        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.915      ;
; 0.709 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.928      ;
; 0.709 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.928      ;
; 0.731 ; logic_processor:logic_controller|logic_step_read[1] ; logic_processor:logic_controller|logic_step[1]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.951      ;
; 0.761 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.982      ;
; 0.761 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.982      ;
; 0.761 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.982      ;
; 0.761 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|DAC_trigger[1]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.982      ;
; 0.761 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.982      ;
; 0.765 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.986      ;
; 0.784 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|timing            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.004      ;
; 0.785 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.005      ;
; 0.826 ; logic_processor:logic_controller|logic_step[1]      ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.046      ;
; 0.827 ; logic_processor:logic_controller|logic_step[0]      ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.047      ;
; 0.827 ; logic_processor:logic_controller|logic_step[5]      ; logic_processor:logic_controller|DAC_trigger[1]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.047      ;
; 0.828 ; logic_processor:logic_controller|logic_step[2]      ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.048      ;
; 0.828 ; logic_processor:logic_controller|logic_step[3]      ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.048      ;
; 0.901 ; logic_processor:logic_controller|read_mode.READ_2   ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.120      ;
; 0.903 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.124      ;
; 0.907 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.128      ;
; 0.915 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.134      ;
; 0.917 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[2]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.137      ;
; 0.918 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[0]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.138      ;
; 0.919 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[1]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.139      ;
; 0.921 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.142      ;
; 0.922 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.143      ;
; 0.922 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[7]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.142      ;
; 0.934 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[4]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.154      ;
; 0.935 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[0]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.155      ;
; 0.935 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[3]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.155      ;
; 0.936 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[5]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.156      ;
; 0.939 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[1]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.159      ;
; 0.939 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[2]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.159      ;
; 0.952 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.READ_1  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.171      ;
; 0.964 ; logic_processor:logic_controller|logic_step[4]      ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.184      ;
; 0.969 ; logic_processor:logic_controller|logic_step_read[5] ; logic_processor:logic_controller|logic_step[5]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.196      ;
; 0.978 ; logic_processor:logic_controller|duration[0]        ; logic_processor:logic_controller|duration[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.197      ;
; 0.979 ; logic_processor:logic_controller|duration[14]       ; logic_processor:logic_controller|duration[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.198      ;
; 0.979 ; logic_processor:logic_controller|logic_step_read[3] ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.199      ;
; 0.992 ; logic_processor:logic_controller|read_mode.READ_1   ; logic_processor:logic_controller|run_state.RUNNING ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.211      ;
; 0.993 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[6]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.210      ;
; 0.995 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[3]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.212      ;
; 0.995 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[9]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.212      ;
; 0.996 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[5]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.213      ;
; 0.997 ; logic_processor:logic_controller|duration[13]       ; logic_processor:logic_controller|duration[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.216      ;
; 0.998 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[8]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.215      ;
; 0.998 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[4]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.215      ;
; 1.002 ; logic_processor:logic_controller|logic_step_read[2] ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.222      ;
; 1.004 ; logic_processor:logic_controller|logic_step_read[0] ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.224      ;
; 1.090 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|ADC_active        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.302      ;
; 1.096 ; logic_processor:logic_controller|read_mode.READ_1   ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.315      ;
; 1.104 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.323      ;
; 1.114 ; logic_processor:logic_controller|logic_step_read[4] ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.337      ;
; 1.135 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|read_addr[6]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.352      ;
; 1.136 ; logic_processor:logic_controller|duration[20]       ; logic_processor:logic_controller|duration[20]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.355      ;
; 1.138 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|read_addr[8]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.355      ;
; 1.155 ; logic_processor:logic_controller|read_addr[4]       ; logic_processor:logic_controller|read_addr[5]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.374      ;
; 1.157 ; logic_processor:logic_controller|read_addr[8]       ; logic_processor:logic_controller|read_addr[9]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.376      ;
; 1.200 ; logic_processor:logic_controller|logic_step_read[1] ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.420      ;
; 1.206 ; logic_processor:logic_controller|duration[7]        ; logic_processor:logic_controller|duration[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.425      ;
; 1.235 ; logic_processor:logic_controller|duration[1]        ; logic_processor:logic_controller|duration[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.454      ;
; 1.256 ; logic_processor:logic_controller|duration[0]        ; logic_processor:logic_controller|duration[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.475      ;
+-------+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                    ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[0]         ; output_to_12bitDAC:DAC1_inst|dac_out[0]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[1]         ; output_to_12bitDAC:DAC1_inst|dac_out[1]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[2]         ; output_to_12bitDAC:DAC1_inst|dac_out[2]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[3]         ; output_to_12bitDAC:DAC1_inst|dac_out[3]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[4]         ; output_to_12bitDAC:DAC1_inst|dac_out[4]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[5]         ; output_to_12bitDAC:DAC1_inst|dac_out[5]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[6]         ; output_to_12bitDAC:DAC1_inst|dac_out[6]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[7]         ; output_to_12bitDAC:DAC1_inst|dac_out[7]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[8]         ; output_to_12bitDAC:DAC1_inst|dac_out[8]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[9]         ; output_to_12bitDAC:DAC1_inst|dac_out[9]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[10]        ; output_to_12bitDAC:DAC1_inst|dac_out[10]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[11]        ; output_to_12bitDAC:DAC1_inst|dac_out[11]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[12]      ; output_to_12bitDAC:DAC1_inst|read_addr[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[0]       ; output_to_12bitDAC:DAC1_inst|read_addr[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[1]       ; output_to_12bitDAC:DAC1_inst|read_addr[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[2]       ; output_to_12bitDAC:DAC1_inst|read_addr[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[3]       ; output_to_12bitDAC:DAC1_inst|read_addr[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[4]       ; output_to_12bitDAC:DAC1_inst|read_addr[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[5]       ; output_to_12bitDAC:DAC1_inst|read_addr[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[6]       ; output_to_12bitDAC:DAC1_inst|read_addr[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[7]       ; output_to_12bitDAC:DAC1_inst|read_addr[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[8]       ; output_to_12bitDAC:DAC1_inst|read_addr[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[9]       ; output_to_12bitDAC:DAC1_inst|read_addr[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[10]      ; output_to_12bitDAC:DAC1_inst|read_addr[10]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[11]      ; output_to_12bitDAC:DAC1_inst|read_addr[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|read_addr[13]      ; output_to_12bitDAC:DAC1_inst|read_addr[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|cs_i               ; output_to_12bitDAC:DAC1_inst|cs_i               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[12]      ; output_to_12bitDAC:DAC0_inst|read_addr[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[13]      ; output_to_12bitDAC:DAC0_inst|read_addr[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[11]      ; output_to_12bitDAC:DAC0_inst|read_addr[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[0]       ; output_to_12bitDAC:DAC0_inst|read_addr[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[1]       ; output_to_12bitDAC:DAC0_inst|read_addr[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[2]       ; output_to_12bitDAC:DAC0_inst|read_addr[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[3]       ; output_to_12bitDAC:DAC0_inst|read_addr[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[4]       ; output_to_12bitDAC:DAC0_inst|read_addr[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[5]       ; output_to_12bitDAC:DAC0_inst|read_addr[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[6]       ; output_to_12bitDAC:DAC0_inst|read_addr[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[7]       ; output_to_12bitDAC:DAC0_inst|read_addr[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[8]       ; output_to_12bitDAC:DAC0_inst|read_addr[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[9]       ; output_to_12bitDAC:DAC0_inst|read_addr[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|read_addr[10]      ; output_to_12bitDAC:DAC0_inst|read_addr[10]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; output_to_12bitDAC:DAC0_inst|dac_out[0]         ; output_to_12bitDAC:DAC0_inst|dac_out[0]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; output_to_12bitDAC:DAC0_inst|dac_out[1]         ; output_to_12bitDAC:DAC0_inst|dac_out[1]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; output_to_12bitDAC:DAC0_inst|dac_out[2]         ; output_to_12bitDAC:DAC0_inst|dac_out[2]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; output_to_12bitDAC:DAC0_inst|dac_out[3]         ; output_to_12bitDAC:DAC0_inst|dac_out[3]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; output_to_12bitDAC:DAC0_inst|dac_out[4]         ; output_to_12bitDAC:DAC0_inst|dac_out[4]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; output_to_12bitDAC:DAC0_inst|dac_out[5]         ; output_to_12bitDAC:DAC0_inst|dac_out[5]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; output_to_12bitDAC:DAC0_inst|dac_out[6]         ; output_to_12bitDAC:DAC0_inst|dac_out[6]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; output_to_12bitDAC:DAC0_inst|dac_out[7]         ; output_to_12bitDAC:DAC0_inst|dac_out[7]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; output_to_12bitDAC:DAC0_inst|dac_out[8]         ; output_to_12bitDAC:DAC0_inst|dac_out[8]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; output_to_12bitDAC:DAC0_inst|dac_out[9]         ; output_to_12bitDAC:DAC0_inst|dac_out[9]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                                 ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.992 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0]                  ; clk_50MHz                                                 ; clk_50MHz   ; 0.000        ; 0.062      ; 1.211      ;
; 1.613 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.632      ; 4.502      ;
; 1.620 ; FT245Comm:comm_inst|data_out[0]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.621      ; 4.498      ;
; 1.628 ; output_to_12bitDAC:DAC0_inst|read_addr[13]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.309      ; 4.164      ;
; 1.643 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.640      ; 4.540      ;
; 1.647 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.652      ; 4.556      ;
; 1.649 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.632      ; 4.538      ;
; 1.650 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.533      ;
; 1.651 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.625      ; 4.533      ;
; 1.651 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.630      ; 4.538      ;
; 1.654 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.623      ; 4.534      ;
; 1.659 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.631      ; 4.547      ;
; 1.664 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.625      ; 4.546      ;
; 1.666 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.643      ; 4.566      ;
; 1.669 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.652      ; 4.578      ;
; 1.670 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.624      ; 4.551      ;
; 1.672 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.564      ;
; 1.675 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.567      ;
; 1.676 ; output_to_12bitDAC:DAC0_inst|read_addr[10]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.642      ; 4.575      ;
; 1.677 ; output_to_12bitDAC:DAC0_inst|read_addr[10]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.569      ;
; 1.680 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.628      ; 4.565      ;
; 1.685 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.577      ;
; 1.686 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.578      ;
; 1.690 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.622      ; 4.569      ;
; 1.691 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.640      ; 4.588      ;
; 1.694 ; logic_processor:logic_controller|read_addr[1]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a0~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 2.633      ; 4.584      ;
; 1.695 ; FT245Comm:comm_inst|addr_comm[5]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.625      ; 4.577      ;
; 1.696 ; output_to_12bitDAC:DAC0_inst|read_addr[7]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.630      ; 4.583      ;
; 1.697 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a0~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.628      ; 4.582      ;
; 1.700 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.625      ; 4.582      ;
; 1.702 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.643      ; 4.602      ;
; 1.704 ; output_to_12bitDAC:DAC0_inst|read_addr[1]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.652      ; 4.613      ;
; 1.705 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.620      ; 4.582      ;
; 1.707 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.618      ; 4.582      ;
; 1.708 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.591      ;
; 1.709 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.592      ;
; 1.709 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.592      ;
; 1.710 ; logic_processor:logic_controller|read_addr[8]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 2.638      ; 4.605      ;
; 1.710 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.624      ; 4.591      ;
; 1.720 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.603      ;
; 1.722 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.622      ; 4.601      ;
; 1.724 ; FT245Comm:comm_inst|addr_comm[5]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.624      ; 4.605      ;
; 1.724 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.630      ; 4.611      ;
; 1.727 ; FT245Comm:comm_inst|data_out[7]                                                                    ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~porta_datain_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.637      ; 4.621      ;
; 1.727 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.619      ;
; 1.728 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.620      ;
; 1.728 ; output_to_12bitDAC:DAC0_inst|read_addr[6]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.639      ; 4.624      ;
; 1.730 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.622      ; 4.609      ;
; 1.731 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.623      ;
; 1.732 ; FT245Comm:comm_inst|addr_comm[7]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.631      ; 4.620      ;
; 1.732 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.615      ;
; 1.733 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.633      ; 4.623      ;
; 1.734 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.636      ; 4.627      ;
; 1.735 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.618      ;
; 1.735 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.627      ;
; 1.737 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.622      ; 4.616      ;
; 1.737 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.625      ; 4.619      ;
; 1.741 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.625      ; 4.623      ;
; 1.741 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.624      ;
; 1.742 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.613      ; 4.612      ;
; 1.743 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.635      ;
; 1.744 ; FT245Comm:comm_inst|addr_comm[7]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.633      ; 4.634      ;
; 1.745 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.624      ; 4.626      ;
; 1.746 ; FT245Comm:comm_inst|addr_comm[10]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.632      ; 4.635      ;
; 1.747 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.619      ; 4.623      ;
; 1.748 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.631      ;
; 1.749 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.617      ; 4.623      ;
; 1.753 ; output_to_12bitDAC:DAC1_inst|read_addr[13]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.321      ; 4.301      ;
; 1.754 ; FT245Comm:comm_inst|addr_comm[3]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.617      ; 4.628      ;
; 1.754 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.635      ; 4.646      ;
; 1.755 ; FT245Comm:comm_inst|data_out[13]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.638      ;
; 1.756 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.621      ; 4.634      ;
; 1.756 ; FT245Comm:comm_inst|data_out[13]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.624      ; 4.637      ;
; 1.756 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.624      ; 4.637      ;
; 1.756 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.625      ; 4.638      ;
; 1.757 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.636      ; 4.650      ;
; 1.757 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.622      ; 4.636      ;
; 1.757 ; FT245Comm:comm_inst|addr_comm[0]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.632      ; 4.646      ;
; 1.757 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.634      ; 4.648      ;
; 1.758 ; FT245Comm:comm_inst|data_out[1]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.636      ; 4.651      ;
; 1.759 ; FT245Comm:comm_inst|addr_comm[0]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.629      ; 4.645      ;
; 1.762 ; output_to_12bitDAC:DAC1_inst|read_addr[9]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.627      ; 4.646      ;
; 1.763 ; FT245Comm:comm_inst|addr_comm[0]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.642      ; 4.662      ;
; 1.764 ; FT245Comm:comm_inst|chanx_wren                                                                     ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.632      ; 4.653      ;
; 1.765 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.625      ; 4.647      ;
; 1.766 ; FT245Comm:comm_inst|addr_comm[9]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.615      ; 4.638      ;
; 1.766 ; FT245Comm:comm_inst|addr_comm[5]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.634      ; 4.657      ;
; 1.766 ; FT245Comm:comm_inst|data_out[5]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.638      ; 4.661      ;
; 1.768 ; FT245Comm:comm_inst|addr_comm[9]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.617      ; 4.642      ;
; 1.770 ; output_to_12bitDAC:DAC1_inst|read_addr[3]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.627      ; 4.654      ;
; 1.772 ; FT245Comm:comm_inst|data_out[7]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~porta_datain_reg0        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.628      ; 4.657      ;
; 1.772 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.626      ; 4.655      ;
; 1.774 ; FT245Comm:comm_inst|addr_comm[10]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.633      ; 4.664      ;
; 1.777 ; logic_processor:logic_controller|read_addr[4]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 2.638      ; 4.672      ;
; 1.779 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.651      ; 4.687      ;
; 1.781 ; FT245Comm:comm_inst|addr_comm[2]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.628      ; 4.666      ;
; 1.784 ; output_to_12bitDAC:DAC1_inst|read_addr[9]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.633      ; 4.674      ;
; 1.785 ; FT245Comm:comm_inst|data_out[7]                                                                    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~porta_datain_reg0        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.629      ; 4.671      ;
; 1.786 ; FT245Comm:comm_inst|addr_comm[9]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.619      ; 4.662      ;
; 1.786 ; FT245Comm:comm_inst|addr_comm[10]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.642      ; 4.685      ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 154.373 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.065     ; 1.807      ;
; 310.964 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.469      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
; 311.171 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 1.262      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.908   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 1.103   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.323      ;
; 157.637 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 1.626      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 23.123 ns




+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                        ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; 113.35 MHz ; 113.35 MHz      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 122.67 MHz ; 122.67 MHz      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 191.02 MHz ; 191.02 MHz      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 200.0 MHz  ; 200.0 MHz       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 398.25 MHz ; 250.0 MHz       ; clk_50MHz                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.559   ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 7.394   ; 0.000         ;
; clk_50MHz                                                 ; 13.880  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 153.750 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 194.765 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.311 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.311 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.311 ; 0.000         ;
; clk_50MHz                                                 ; 0.906 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 154.575 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.818 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; clk_50MHz                                                 ; 9.486   ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 49.743  ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 99.744  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 156.000 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 249.743 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                           ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 5.559 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.449      ;
; 5.560 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.448      ;
; 5.561 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.447      ;
; 5.562 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.446      ;
; 5.585 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.423      ;
; 5.585 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.423      ;
; 5.586 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.422      ;
; 5.586 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.422      ;
; 5.813 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.195      ;
; 5.815 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.193      ;
; 5.839 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.169      ;
; 5.839 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.169      ;
; 5.850 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.158      ;
; 5.852 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.156      ;
; 5.885 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.123      ;
; 5.885 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 2.123      ;
; 6.025 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.983      ;
; 6.027 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.981      ;
; 6.051 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.957      ;
; 6.051 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.957      ;
; 6.157 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.851      ;
; 6.159 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.849      ;
; 6.183 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.825      ;
; 6.183 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.825      ;
; 6.295 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.713      ;
; 6.297 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.711      ;
; 6.316 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.692      ;
; 6.318 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.690      ;
; 6.321 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.687      ;
; 6.321 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.687      ;
; 6.335 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.673      ;
; 6.337 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.671      ;
; 6.351 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.657      ;
; 6.351 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.657      ;
; 6.361 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.647      ;
; 6.361 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.647      ;
; 6.442 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.566      ;
; 6.444 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.564      ;
; 6.468 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.540      ;
; 6.468 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.540      ;
; 6.591 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.417      ;
; 6.593 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.415      ;
; 6.599 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.409      ;
; 6.601 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.407      ;
; 6.610 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.398      ;
; 6.610 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.398      ;
; 6.624 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.384      ;
; 6.624 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.384      ;
; 6.625 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.383      ;
; 6.625 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.383      ;
; 6.626 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.382      ;
; 6.626 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -4.347     ; 1.382      ;
; 8.007 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.646      ;
; 8.026 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.627      ;
; 8.082 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.571      ;
; 8.101 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.552      ;
; 8.107 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.546      ;
; 8.126 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.527      ;
; 8.182 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.471      ;
; 8.201 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.452      ;
; 8.207 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.446      ;
; 8.209 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.444      ;
; 8.226 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.427      ;
; 8.228 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.425      ;
; 8.282 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.371      ;
; 8.301 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.352      ;
; 8.307 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[17]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.346      ;
; 8.309 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.344      ;
; 8.326 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[16]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.327      ;
; 8.328 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.325      ;
; 8.341 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.312      ;
; 8.360 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.293      ;
; 8.382 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[17]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.271      ;
; 8.401 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[16]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.252      ;
; 8.407 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[15]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.246      ;
; 8.409 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.244      ;
; 8.426 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[14]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.227      ;
; 8.428 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.225      ;
; 8.430 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|read_mode.READ_1 ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.284     ; 9.231      ;
; 8.441 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.212      ;
; 8.460 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.193      ;
; 8.482 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[15]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.171      ;
; 8.501 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[14]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.152      ;
; 8.505 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|read_mode.READ_1 ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.284     ; 9.156      ;
; 8.507 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[13]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.146      ;
; 8.509 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[17]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.144      ;
; 8.526 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[12]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.127      ;
; 8.528 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[16]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.125      ;
; 8.541 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.112      ;
; 8.560 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.093      ;
; 8.581 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[1]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.072      ;
; 8.582 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[13]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.071      ;
; 8.600 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[1]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.053      ;
; 8.601 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[12]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.052      ;
; 8.609 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[15]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.044      ;
; 8.611 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[11]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.288     ; 9.046      ;
; 8.628 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[14]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.292     ; 9.025      ;
; 8.630 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[10]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.288     ; 9.027      ;
; 8.631 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[11] ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.289     ; 9.025      ;
; 8.632 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|read_mode.READ_1 ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.284     ; 9.029      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                        ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 7.394 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.270     ;
; 7.486 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 10.186     ;
; 7.494 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.170     ;
; 7.503 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.161     ;
; 7.550 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 10.131     ;
; 7.575 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.089     ;
; 7.576 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.088     ;
; 7.578 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.086     ;
; 7.581 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.083     ;
; 7.584 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.080     ;
; 7.584 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.080     ;
; 7.586 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 10.086     ;
; 7.587 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.077     ;
; 7.591 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.290     ; 10.064     ;
; 7.594 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.070     ;
; 7.595 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 10.077     ;
; 7.603 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.061     ;
; 7.606 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.058     ;
; 7.609 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.055     ;
; 7.616 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.048     ;
; 7.620 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.044     ;
; 7.623 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.041     ;
; 7.624 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.040     ;
; 7.629 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 10.035     ;
; 7.650 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 10.031     ;
; 7.659 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 10.022     ;
; 7.667 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 10.005     ;
; 7.668 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 10.004     ;
; 7.670 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 10.002     ;
; 7.673 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.999      ;
; 7.676 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.996      ;
; 7.676 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.996      ;
; 7.679 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.993      ;
; 7.684 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.291     ; 9.970      ;
; 7.686 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.986      ;
; 7.688 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.276     ; 9.981      ;
; 7.688 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.276     ; 9.981      ;
; 7.694 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 9.970      ;
; 7.695 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.977      ;
; 7.698 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.974      ;
; 7.701 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.971      ;
; 7.703 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 9.961      ;
; 7.708 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.964      ;
; 7.712 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.960      ;
; 7.715 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.957      ;
; 7.716 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.956      ;
; 7.721 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.951      ;
; 7.730 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.931      ;
; 7.731 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.950      ;
; 7.732 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.929      ;
; 7.732 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.929      ;
; 7.732 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.949      ;
; 7.733 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.928      ;
; 7.733 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.928      ;
; 7.733 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.928      ;
; 7.734 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.927      ;
; 7.734 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.947      ;
; 7.735 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.926      ;
; 7.735 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.926      ;
; 7.735 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.291     ; 9.919      ;
; 7.737 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.924      ;
; 7.737 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.924      ;
; 7.737 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.944      ;
; 7.739 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.922      ;
; 7.740 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.921      ;
; 7.740 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.941      ;
; 7.740 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.941      ;
; 7.741 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 9.923      ;
; 7.743 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.938      ;
; 7.746 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.308     ; 9.891      ;
; 7.750 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.931      ;
; 7.757 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13 ; output_to_12bitDAC:DAC0_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.308     ; 9.880      ;
; 7.759 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.922      ;
; 7.762 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.919      ;
; 7.765 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.916      ;
; 7.772 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.909      ;
; 7.776 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.905      ;
; 7.779 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.902      ;
; 7.780 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.901      ;
; 7.784 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.291     ; 9.870      ;
; 7.785 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.896      ;
; 7.786 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.886      ;
; 7.794 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 9.870      ;
; 7.795 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.877      ;
; 7.803 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.281     ; 9.861      ;
; 7.833 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.273     ; 9.839      ;
; 7.835 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.291     ; 9.819      ;
; 7.839 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.309     ; 9.797      ;
; 7.839 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.822      ;
; 7.843 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.294     ; 9.808      ;
; 7.843 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.294     ; 9.808      ;
; 7.848 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.284     ; 9.813      ;
; 7.850 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.309     ; 9.786      ;
; 7.850 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.831      ;
; 7.854 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13 ; output_to_12bitDAC:DAC0_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.294     ; 9.797      ;
; 7.854 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13 ; output_to_12bitDAC:DAC0_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.294     ; 9.797      ;
; 7.859 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.264     ; 9.822      ;
; 7.876 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|dac_state.IDLE    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.290     ; 9.779      ;
; 7.884 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.291     ; 9.770      ;
; 7.885 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.302     ; 9.758      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 13.880 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.884      ; 7.944      ;
; 14.173 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.878      ; 7.645      ;
; 14.180 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.878      ; 7.638      ;
; 14.190 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.624      ;
; 14.194 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.879      ; 7.625      ;
; 14.197 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.617      ;
; 14.201 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.879      ; 7.618      ;
; 14.210 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.884      ; 7.614      ;
; 14.211 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.875      ; 7.604      ;
; 14.212 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.877      ; 7.605      ;
; 14.213 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.875      ; 7.602      ;
; 14.219 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.877      ; 7.598      ;
; 14.282 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.538      ;
; 14.289 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.531      ;
; 14.313 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.507      ;
; 14.320 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.500      ;
; 14.405 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.878      ; 7.413      ;
; 14.422 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.392      ;
; 14.426 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.879      ; 7.393      ;
; 14.432 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.876      ; 7.384      ;
; 14.435 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.875      ; 7.380      ;
; 14.437 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.876      ; 7.379      ;
; 14.437 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.878      ; 7.381      ;
; 14.438 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.875      ; 7.377      ;
; 14.442 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.876      ; 7.374      ;
; 14.443 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.875      ; 7.372      ;
; 14.444 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.877      ; 7.373      ;
; 14.445 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.875      ; 7.370      ;
; 14.448 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.364      ;
; 14.455 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.876      ; 7.361      ;
; 14.455 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.357      ;
; 14.456 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.358      ;
; 14.458 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.879      ; 7.361      ;
; 14.459 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.355      ;
; 14.463 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.351      ;
; 14.468 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.352      ;
; 14.471 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.878      ; 7.347      ;
; 14.475 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.345      ;
; 14.478 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.877      ; 7.339      ;
; 14.481 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.878      ; 7.337      ;
; 14.488 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.876      ; 7.328      ;
; 14.488 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.326      ;
; 14.488 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.878      ; 7.330      ;
; 14.491 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.877      ; 7.326      ;
; 14.492 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.879      ; 7.327      ;
; 14.498 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.877      ; 7.319      ;
; 14.501 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.868      ; 7.307      ;
; 14.508 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.304      ;
; 14.508 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.868      ; 7.300      ;
; 14.509 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.875      ; 7.306      ;
; 14.510 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.877      ; 7.307      ;
; 14.514 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.306      ;
; 14.515 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.297      ;
; 14.530 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.282      ;
; 14.537 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.275      ;
; 14.545 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.275      ;
; 14.573 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.247      ;
; 14.580 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.240      ;
; 14.604 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.216      ;
; 14.611 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.209      ;
; 14.622 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.883      ; 7.201      ;
; 14.629 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.883      ; 7.194      ;
; 14.637 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.885      ; 7.188      ;
; 14.639 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.882      ; 7.183      ;
; 14.644 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.885      ; 7.181      ;
; 14.663 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.875      ; 7.152      ;
; 14.663 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.876      ; 7.153      ;
; 14.668 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.887      ; 7.159      ;
; 14.669 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.887      ; 7.158      ;
; 14.670 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.889      ; 7.159      ;
; 14.671 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.889      ; 7.158      ;
; 14.673 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.141      ;
; 14.677 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.143      ;
; 14.677 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.135      ;
; 14.680 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.132      ;
; 14.682 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.883      ; 7.141      ;
; 14.683 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.883      ; 7.140      ;
; 14.688 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.126      ;
; 14.700 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.120      ;
; 14.701 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.111      ;
; 14.702 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.112      ;
; 14.711 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.875      ; 7.104      ;
; 14.713 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.878      ; 7.105      ;
; 14.713 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.878      ; 7.105      ;
; 14.721 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~porta_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.870      ; 7.089      ;
; 14.721 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.091      ;
; 14.723 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.877      ; 7.094      ;
; 14.729 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.085      ;
; 14.729 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.085      ;
; 14.731 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.868      ; 7.077      ;
; 14.733 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.079      ;
; 14.733 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.868      ; 7.075      ;
; 14.734 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.879      ; 7.085      ;
; 14.735 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.079      ;
; 14.740 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.072      ;
; 14.746 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.872      ; 7.066      ;
; 14.751 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.879      ; 7.068      ;
; 14.753 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_we_reg        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.880      ; 7.067      ;
; 14.754 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.877      ; 7.063      ;
; 14.754 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.874      ; 7.060      ;
+--------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+---------+-----------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.750 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.446      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.761 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.435      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 153.972 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.224      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.146 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.049     ; 2.050      ;
; 154.279 ; ADC_CTRL:ADC_CTRL_inst|count[1]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.898      ;
; 154.328 ; ADC_CTRL:ADC_CTRL_inst|count[2]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.849      ;
; 154.341 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.858      ;
; 154.388 ; ADC_CTRL:ADC_CTRL_inst|count[1]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.789      ;
; 154.396 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.803      ;
; 154.454 ; ADC_CTRL:ADC_CTRL_inst|count[2]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.723      ;
; 154.515 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.684      ;
; 154.522 ; ADC_CTRL:ADC_CTRL_inst|count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.655      ;
; 154.543 ; ADC_CTRL:ADC_CTRL_inst|count[1]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.634      ;
; 154.549 ; ADC_CTRL:ADC_CTRL_inst|count[3]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 1.627      ;
; 154.592 ; ADC_CTRL:ADC_CTRL_inst|count[2]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.585      ;
; 154.603 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.596      ;
; 154.618 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.581      ;
; 154.635 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.564      ;
; 154.661 ; ADC_CTRL:ADC_CTRL_inst|count[0]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.516      ;
; 154.669 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.530      ;
; 154.710 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.489      ;
; 154.712 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.487      ;
; 154.715 ; ADC_CTRL:ADC_CTRL_inst|count[3]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 1.461      ;
; 154.741 ; ADC_CTRL:ADC_CTRL_inst|go_en      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.436      ;
; 154.773 ; ADC_CTRL:ADC_CTRL_inst|count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.404      ;
; 154.776 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.423      ;
; 154.785 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.414      ;
; 154.790 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.409      ;
; 154.793 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.406      ;
; 154.795 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.404      ;
; 154.796 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.403      ;
; 154.811 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.388      ;
; 154.813 ; ADC_CTRL:ADC_CTRL_inst|count[3]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.069     ; 1.363      ;
; 154.820 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.379      ;
; 154.823 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.376      ;
; 154.825 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.374      ;
; 154.835 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.364      ;
; 154.840 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.359      ;
; 154.848 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.351      ;
; 154.848 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.351      ;
; 154.849 ; ADC_CTRL:ADC_CTRL_inst|go_en      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.328      ;
; 154.850 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.349      ;
; 154.854 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.345      ;
; 154.865 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.334      ;
; 154.875 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.324      ;
; 154.877 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.322      ;
; 154.884 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.315      ;
; 154.919 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.280      ;
; 154.942 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.257      ;
; 154.946 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.253      ;
; 154.960 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.239      ;
; 154.962 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.046     ; 1.237      ;
+---------+-----------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+---------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 194.765 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 5.164      ;
; 194.805 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.059     ; 5.131      ;
; 194.851 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 5.084      ;
; 194.915 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 5.014      ;
; 194.929 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 5.006      ;
; 194.962 ; FT245Comm:comm_inst|count[11]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 4.971      ;
; 194.979 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 4.956      ;
; 195.020 ; FT245Comm:comm_inst|count[4]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 4.909      ;
; 195.050 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 4.888      ;
; 195.064 ; FT245Comm:comm_inst|count[5]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.060     ; 4.871      ;
; 195.090 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 4.855      ;
; 195.136 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.051     ; 4.808      ;
; 195.200 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 4.738      ;
; 195.205 ; FT245Comm:comm_inst|count[8]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.059     ; 4.731      ;
; 195.214 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.051     ; 4.730      ;
; 195.235 ; FT245Comm:comm_inst|count[13]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 4.694      ;
; 195.241 ; FT245Comm:comm_inst|count[12]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 4.688      ;
; 195.247 ; FT245Comm:comm_inst|count[11]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 4.695      ;
; 195.259 ; FT245Comm:comm_inst|count[9]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.059     ; 4.677      ;
; 195.264 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.051     ; 4.680      ;
; 195.305 ; FT245Comm:comm_inst|count[4]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 4.633      ;
; 195.331 ; FT245Comm:comm_inst|count[10]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.059     ; 4.605      ;
; 195.349 ; FT245Comm:comm_inst|count[5]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.051     ; 4.595      ;
; 195.490 ; FT245Comm:comm_inst|count[8]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 4.455      ;
; 195.520 ; FT245Comm:comm_inst|count[13]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 4.418      ;
; 195.526 ; FT245Comm:comm_inst|count[12]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 4.412      ;
; 195.535 ; FT245Comm:comm_inst|count[14]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 4.394      ;
; 195.544 ; FT245Comm:comm_inst|count[9]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 4.401      ;
; 195.616 ; FT245Comm:comm_inst|count[10]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 4.329      ;
; 195.820 ; FT245Comm:comm_inst|count[14]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 4.118      ;
; 195.825 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[12]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 4.116      ;
; 195.892 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[8]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 4.049      ;
; 195.893 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[10]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 4.040      ;
; 195.911 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[12]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 4.030      ;
; 195.947 ; FT245Comm:comm_inst|count[15]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 3.982      ;
; 195.950 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[9]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.991      ;
; 195.978 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[8]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.963      ;
; 195.979 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[10]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.954      ;
; 196.021 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[13]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.918      ;
; 196.036 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[9]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.905      ;
; 196.078 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[11]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 3.865      ;
; 196.102 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[4]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.839      ;
; 196.107 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[13]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.832      ;
; 196.164 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[11]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 3.779      ;
; 196.232 ; FT245Comm:comm_inst|count[15]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 3.706      ;
; 196.288 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[7]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.653      ;
; 196.332 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[6]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.609      ;
; 196.374 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[7]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.567      ;
; 196.402 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 3.549      ;
; 196.418 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[6]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.054     ; 3.523      ;
; 196.419 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[5]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.520      ;
; 196.424 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.045     ; 3.526      ;
; 196.446 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 3.502      ;
; 196.492 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.455      ;
; 196.518 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.059     ; 3.418      ;
; 196.526 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.419      ;
; 196.538 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 3.405      ;
; 196.589 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.357      ;
; 196.604 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 3.338      ;
; 196.648 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.059     ; 3.288      ;
; 196.662 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 3.280      ;
; 196.684 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 3.267      ;
; 196.725 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.043     ; 3.227      ;
; 196.732 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 3.210      ;
; 196.753 ; FT245Comm:comm_inst|count[4]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.059     ; 3.183      ;
; 196.776 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 3.175      ;
; 196.791 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.154      ;
; 196.793 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.152      ;
; 196.805 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.134      ;
; 196.810 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 3.141      ;
; 196.817 ; FT245Comm:comm_inst|count[5]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 3.125      ;
; 196.819 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.045     ; 3.131      ;
; 196.820 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.043     ; 3.132      ;
; 196.823 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 3.128      ;
; 196.824 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.043     ; 3.128      ;
; 196.831 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.108      ;
; 196.837 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.102      ;
; 196.854 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.092      ;
; 196.855 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[5]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.084      ;
; 196.856 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.090      ;
; 196.866 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 3.080      ;
; 196.878 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 3.073      ;
; 196.891 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.054      ;
; 196.893 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[3]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 3.046      ;
; 196.907 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.045     ; 3.043      ;
; 196.912 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[10]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.021      ;
; 196.915 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 3.025      ;
; 196.917 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.028      ;
; 196.918 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.045     ; 3.032      ;
; 196.919 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 3.032      ;
; 196.923 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.022      ;
; 196.927 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.020      ;
; 196.938 ; FT245Comm:comm_inst|count[8]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.052     ; 3.005      ;
; 196.940 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 3.005      ;
; 196.960 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 2.986      ;
; 196.976 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 2.963      ;
; 196.990 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 2.956      ;
; 196.990 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.050     ; 2.955      ;
; 196.992 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.049     ; 2.954      ;
; 196.998 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[10]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.056     ; 2.941      ;
+---------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+---------+--------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.311   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0] ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]  ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]  ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|count[3]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|count[2]      ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.344   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.345   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.370   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.569      ;
; 0.372   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.571      ;
; 0.484   ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.680      ;
; 0.487   ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.683      ;
; 0.488   ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.684      ;
; 0.489   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.685      ;
; 0.504   ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.700      ;
; 0.506   ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.702      ;
; 0.506   ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.702      ;
; 0.508   ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.704      ;
; 0.516   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.516   ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.609   ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.805      ;
; 0.652   ; ADC_CTRL:ADC_CTRL_inst|count[2]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.852      ;
; 0.706   ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.906      ;
; 0.902   ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.098      ;
; 0.922   ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.118      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.391   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.587      ;
; 1.610   ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.806      ;
; 156.717 ; ADC_CTRL:ADC_CTRL_inst|count[3]      ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.045      ; 0.676      ;
; 156.857 ; ADC_CTRL:ADC_CTRL_inst|count[2]      ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.046      ; 0.817      ;
; 156.921 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.900      ;
; 156.923 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.902      ;
; 156.941 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.920      ;
; 156.989 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.968      ;
; 156.991 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.970      ;
; 156.994 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.973      ;
; 157.003 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.982      ;
; 157.005 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.984      ;
; 157.008 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.987      ;
; 157.010 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.989      ;
; 157.014 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.993      ;
; 157.015 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.994      ;
; 157.025 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.004      ;
; 157.073 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.052      ;
; 157.077 ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.046      ; 1.037      ;
; 157.098 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.077      ;
; 157.106 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.085      ;
; 157.109 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.088      ;
; 157.109 ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.046      ; 1.069      ;
; 157.110 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.089      ;
; 157.119 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.098      ;
; 157.173 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.152      ;
; 157.178 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.157      ;
; 157.184 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.163      ;
; 157.189 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.168      ;
; 157.191 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.170      ;
; 157.191 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.170      ;
; 157.191 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.170      ;
; 157.193 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.172      ;
; 157.199 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.178      ;
; 157.205 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.184      ;
; 157.210 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.189      ;
; 157.214 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.193      ;
; 157.217 ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.174      ;
; 157.220 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.199      ;
; 157.222 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.201      ;
; 157.226 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.205      ;
; 157.235 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.214      ;
; 157.243 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.222      ;
; 157.247 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.226      ;
; 157.251 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.230      ;
; 157.262 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.241      ;
; 157.268 ; ADC_CTRL:ADC_CTRL_inst|count[3]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.042      ; 1.224      ;
; 157.282 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.261      ;
; 157.286 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.265      ;
; 157.343 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.322      ;
; 157.347 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 1.326      ;
+---------+--------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.311 ; FT245Comm:comm_inst|chanx_wren         ; FT245Comm:comm_inst|chanx_wren         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|data_out[10]       ; FT245Comm:comm_inst|data_out[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|data_out[11]       ; FT245Comm:comm_inst|data_out[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|data_out[12]       ; FT245Comm:comm_inst|data_out[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|data_out[13]       ; FT245Comm:comm_inst|data_out[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|data_out[14]       ; FT245Comm:comm_inst|data_out[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|data_out[15]       ; FT245Comm:comm_inst|data_out[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|data_out[8]        ; FT245Comm:comm_inst|data_out[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|data_out[9]        ; FT245Comm:comm_inst|data_out[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[4]           ; FT245Comm:comm_inst|count[4]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[12]          ; FT245Comm:comm_inst|count[12]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[13]          ; FT245Comm:comm_inst|count[13]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[14]          ; FT245Comm:comm_inst|count[14]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|command.WRITE1     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|command.SETADDR2   ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|command.WRITE2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|run_count[1]       ; FT245Comm:comm_inst|run_count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|run_count[0]       ; FT245Comm:comm_inst|run_count[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|run_wavex          ; FT245Comm:comm_inst|run_wavex          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.NONE       ; FT245Comm:comm_inst|command.NONE       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.CHANNEL1   ; FT245Comm:comm_inst|command.CHANNEL1   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[0]           ; FT245Comm:comm_inst|count[0]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[1]           ; FT245Comm:comm_inst|count[1]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[2]           ; FT245Comm:comm_inst|count[2]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[3]           ; FT245Comm:comm_inst|count[3]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[6]           ; FT245Comm:comm_inst|count[6]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[5]           ; FT245Comm:comm_inst|count[5]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[10]          ; FT245Comm:comm_inst|count[10]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[7]           ; FT245Comm:comm_inst|count[7]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[8]           ; FT245Comm:comm_inst|count[8]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[9]           ; FT245Comm:comm_inst|count[9]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[11]          ; FT245Comm:comm_inst|count[11]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[15]          ; FT245Comm:comm_inst|count[15]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.SETADDR1   ; FT245Comm:comm_inst|command.SETADDR1   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.BURST1     ; FT245Comm:comm_inst|command.BURST1     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.BURST2     ; FT245Comm:comm_inst|command.BURST2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.375 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.377 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|command.SETADDR1   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.576      ;
; 0.378 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.577      ;
; 0.516 ; FT245Comm:comm_inst|command.BURST1     ; FT245Comm:comm_inst|command.BURST2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.523 ; FT245Comm:comm_inst|run_wavex          ; FT245Comm:comm_inst|run_count[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.543 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|command.WRITE2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.743      ;
; 0.564 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.764      ;
; 0.565 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.765      ;
; 0.566 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.766      ;
; 0.567 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.767      ;
; 0.570 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.770      ;
; 0.570 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.770      ;
; 0.571 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.771      ;
; 0.571 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.771      ;
; 0.692 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.892      ;
; 0.692 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.892      ;
; 0.692 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.892      ;
; 0.692 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.892      ;
; 0.692 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.892      ;
; 0.692 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.892      ;
; 0.692 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.892      ;
; 0.692 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.892      ;
; 0.739 ; FT245Comm:comm_inst|addr_comm[0]       ; FT245Comm:comm_inst|addr_comm[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.938      ;
; 0.748 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.946      ;
; 0.749 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.751 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|command.WRITE2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.953      ;
; 0.763 ; FT245Comm:comm_inst|command.SETADDR1   ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.780 ; FT245Comm:comm_inst|command.SETADDR1   ; FT245Comm:comm_inst|addr_comm[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.979      ;
; 0.784 ; FT245Comm:comm_inst|addr_comm[8]       ; FT245Comm:comm_inst|addr_comm[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.983      ;
; 0.785 ; FT245Comm:comm_inst|addr_comm[2]       ; FT245Comm:comm_inst|addr_comm[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.984      ;
; 0.786 ; FT245Comm:comm_inst|addr_comm[9]       ; FT245Comm:comm_inst|addr_comm[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.985      ;
; 0.789 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.987      ;
; 0.792 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.991      ;
; 0.796 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.995      ;
; 0.797 ; FT245Comm:comm_inst|command.SETADDR2   ; FT245Comm:comm_inst|addr_comm[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.997      ;
; 0.797 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.996      ;
; 0.797 ; FT245Comm:comm_inst|addr_comm[12]      ; FT245Comm:comm_inst|addr_comm[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.996      ;
; 0.799 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.998      ;
; 0.818 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.016      ;
; 0.836 ; FT245Comm:comm_inst|addr_comm[1]       ; FT245Comm:comm_inst|addr_comm[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.035      ;
; 0.841 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.040      ;
; 0.841 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.040      ;
; 0.841 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.040      ;
; 0.842 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.041      ;
; 0.852 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|chanx_wren         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.048      ;
; 0.869 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|comm_state.IDLE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.874 ; FT245Comm:comm_inst|run_count[0]       ; FT245Comm:comm_inst|run_wavex          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.073      ;
; 0.880 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|comm_state.RECEIVE ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.079      ;
; 0.880 ; FT245Comm:comm_inst|addr_comm[6]       ; FT245Comm:comm_inst|addr_comm[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.079      ;
; 0.882 ; FT245Comm:comm_inst|run_wavex          ; FT245Comm:comm_inst|run_count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.081      ;
; 0.885 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|comm_rdl           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.084      ;
; 0.928 ; FT245Comm:comm_inst|run_count[0]       ; FT245Comm:comm_inst|run_count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.127      ;
; 0.932 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[13]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.135      ;
; 0.932 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[14]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.135      ;
; 0.932 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.131      ;
; 0.933 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[4]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.136      ;
; 0.933 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[12]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.136      ;
; 0.937 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.135      ;
; 0.938 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.137      ;
; 0.939 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[11]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.138      ;
; 0.939 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.138      ;
; 0.941 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.139      ;
; 0.941 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.140      ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.311 ; logic_processor:logic_controller|read_addr[8]       ; logic_processor:logic_controller|read_addr[8]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; logic_processor:logic_controller|read_addr[6]       ; logic_processor:logic_controller|read_addr[6]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; logic_processor:logic_controller|read_addr[5]       ; logic_processor:logic_controller|read_addr[5]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; logic_processor:logic_controller|read_addr[4]       ; logic_processor:logic_controller|read_addr[4]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; logic_processor:logic_controller|read_addr[3]       ; logic_processor:logic_controller|read_addr[3]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; logic_processor:logic_controller|read_addr[9]       ; logic_processor:logic_controller|read_addr[9]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|Logic[0]           ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|logic_step[0]      ; logic_processor:logic_controller|logic_step[0]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|Logic[1]           ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|logic_step[1]      ; logic_processor:logic_controller|logic_step[1]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|Logic[2]           ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|logic_step[2]      ; logic_processor:logic_controller|logic_step[2]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|Logic[3]           ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|logic_step[3]      ; logic_processor:logic_controller|logic_step[3]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|DAC_trigger[1]     ; logic_processor:logic_controller|DAC_trigger[1]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|logic_step[5]      ; logic_processor:logic_controller|logic_step[5]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|DAC_trigger[0]     ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|logic_step[4]      ; logic_processor:logic_controller|logic_step[4]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|read_addr[0]       ; logic_processor:logic_controller|read_addr[0]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|read_addr[7]       ; logic_processor:logic_controller|read_addr[7]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|read_addr[2]       ; logic_processor:logic_controller|read_addr[2]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|read_addr[1]       ; logic_processor:logic_controller|read_addr[1]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|read_mode.READ_1   ; logic_processor:logic_controller|read_mode.READ_1  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|read_mode.READ_2   ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|timing            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|read_mode.NONE     ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; logic_processor:logic_controller|ADC_active         ; logic_processor:logic_controller|ADC_active        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.356 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.READ_1  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.555      ;
; 0.364 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|run_state.RUNNING ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.563      ;
; 0.463 ; logic_processor:logic_controller|logic_step_read[4] ; logic_processor:logic_controller|logic_step[4]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.665      ;
; 0.471 ; logic_processor:logic_controller|logic_step_read[3] ; logic_processor:logic_controller|logic_step[3]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.670      ;
; 0.490 ; logic_processor:logic_controller|logic_step_read[2] ; logic_processor:logic_controller|logic_step[2]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.689      ;
; 0.492 ; logic_processor:logic_controller|logic_step_read[0] ; logic_processor:logic_controller|logic_step[0]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.691      ;
; 0.541 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|timing            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.740      ;
; 0.560 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.759      ;
; 0.573 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.772      ;
; 0.622 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|run_state.IDLE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.821      ;
; 0.633 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.832      ;
; 0.634 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.833      ;
; 0.634 ; logic_processor:logic_controller|logic_step_read[6] ; logic_processor:logic_controller|ADC_active        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.832      ;
; 0.670 ; logic_processor:logic_controller|logic_step_read[1] ; logic_processor:logic_controller|logic_step[1]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.869      ;
; 0.709 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|DAC_trigger[1]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.909      ;
; 0.710 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.910      ;
; 0.711 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.911      ;
; 0.713 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.913      ;
; 0.713 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.913      ;
; 0.714 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.914      ;
; 0.719 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|timing            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.919      ;
; 0.720 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.920      ;
; 0.742 ; logic_processor:logic_controller|logic_step[1]      ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; logic_processor:logic_controller|logic_step[5]      ; logic_processor:logic_controller|DAC_trigger[1]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.941      ;
; 0.743 ; logic_processor:logic_controller|logic_step[0]      ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.942      ;
; 0.743 ; logic_processor:logic_controller|logic_step[3]      ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; logic_processor:logic_controller|logic_step[2]      ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.943      ;
; 0.813 ; logic_processor:logic_controller|read_mode.READ_2   ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.012      ;
; 0.814 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.013      ;
; 0.836 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.036      ;
; 0.838 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.038      ;
; 0.841 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.041      ;
; 0.842 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.042      ;
; 0.846 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[1]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.045      ;
; 0.847 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[0]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.046      ;
; 0.847 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[2]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.046      ;
; 0.849 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[7]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.048      ;
; 0.853 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[0]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.052      ;
; 0.853 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[3]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.052      ;
; 0.853 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.READ_1  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.052      ;
; 0.854 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[5]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.053      ;
; 0.854 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[4]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.053      ;
; 0.856 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[1]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[2]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.056      ;
; 0.873 ; logic_processor:logic_controller|logic_step[4]      ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.072      ;
; 0.883 ; logic_processor:logic_controller|duration[14]       ; logic_processor:logic_controller|duration[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.082      ;
; 0.884 ; logic_processor:logic_controller|logic_step_read[5] ; logic_processor:logic_controller|logic_step[5]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.090      ;
; 0.885 ; logic_processor:logic_controller|duration[0]        ; logic_processor:logic_controller|duration[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.084      ;
; 0.895 ; logic_processor:logic_controller|logic_step_read[3] ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.094      ;
; 0.903 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[6]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.100      ;
; 0.905 ; logic_processor:logic_controller|duration[13]       ; logic_processor:logic_controller|duration[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.104      ;
; 0.905 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[3]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.102      ;
; 0.905 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[9]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.102      ;
; 0.906 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[5]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.103      ;
; 0.906 ; logic_processor:logic_controller|read_mode.READ_1   ; logic_processor:logic_controller|run_state.RUNNING ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.104      ;
; 0.907 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[8]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.104      ;
; 0.907 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[4]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.104      ;
; 0.915 ; logic_processor:logic_controller|logic_step_read[2] ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.114      ;
; 0.916 ; logic_processor:logic_controller|logic_step_read[0] ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.115      ;
; 0.986 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.185      ;
; 0.993 ; logic_processor:logic_controller|read_mode.READ_1   ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.192      ;
; 1.000 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|ADC_active        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.191      ;
; 1.017 ; logic_processor:logic_controller|logic_step_read[4] ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.219      ;
; 1.030 ; logic_processor:logic_controller|read_addr[4]       ; logic_processor:logic_controller|read_addr[5]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.230      ;
; 1.033 ; logic_processor:logic_controller|read_addr[8]       ; logic_processor:logic_controller|read_addr[9]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.233      ;
; 1.044 ; logic_processor:logic_controller|duration[20]       ; logic_processor:logic_controller|duration[20]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.243      ;
; 1.046 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|read_addr[6]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.243      ;
; 1.047 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|read_addr[8]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.244      ;
; 1.093 ; logic_processor:logic_controller|logic_step_read[1] ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.292      ;
; 1.108 ; logic_processor:logic_controller|duration[7]        ; logic_processor:logic_controller|duration[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.307      ;
; 1.122 ; logic_processor:logic_controller|read_addr[6]       ; logic_processor:logic_controller|read_addr[9]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.322      ;
; 1.124 ; logic_processor:logic_controller|duration[0]        ; logic_processor:logic_controller|duration[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.323      ;
+-------+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[12]               ; output_to_12bitDAC:DAC1_inst|read_addr[12]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                ; output_to_12bitDAC:DAC1_inst|read_addr[0]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                ; output_to_12bitDAC:DAC1_inst|read_addr[1]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                ; output_to_12bitDAC:DAC1_inst|read_addr[2]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[3]                ; output_to_12bitDAC:DAC1_inst|read_addr[3]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                ; output_to_12bitDAC:DAC1_inst|read_addr[4]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[5]                ; output_to_12bitDAC:DAC1_inst|read_addr[5]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                ; output_to_12bitDAC:DAC1_inst|read_addr[6]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[7]                ; output_to_12bitDAC:DAC1_inst|read_addr[7]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                ; output_to_12bitDAC:DAC1_inst|read_addr[8]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[9]                ; output_to_12bitDAC:DAC1_inst|read_addr[9]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[10]               ; output_to_12bitDAC:DAC1_inst|read_addr[10]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[11]               ; output_to_12bitDAC:DAC1_inst|read_addr[11]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|read_addr[13]               ; output_to_12bitDAC:DAC1_inst|read_addr[13]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[0]                  ; output_to_12bitDAC:DAC1_inst|dac_out[0]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[1]                  ; output_to_12bitDAC:DAC1_inst|dac_out[1]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[2]                  ; output_to_12bitDAC:DAC1_inst|dac_out[2]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[3]                  ; output_to_12bitDAC:DAC1_inst|dac_out[3]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[4]                  ; output_to_12bitDAC:DAC1_inst|dac_out[4]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[5]                  ; output_to_12bitDAC:DAC1_inst|dac_out[5]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[6]                  ; output_to_12bitDAC:DAC1_inst|dac_out[6]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[7]                  ; output_to_12bitDAC:DAC1_inst|dac_out[7]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[8]                  ; output_to_12bitDAC:DAC1_inst|dac_out[8]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[9]                  ; output_to_12bitDAC:DAC1_inst|dac_out[9]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[10]                 ; output_to_12bitDAC:DAC1_inst|dac_out[10]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[11]                 ; output_to_12bitDAC:DAC1_inst|dac_out[11]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|cs_i                        ; output_to_12bitDAC:DAC1_inst|cs_i                        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[14]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[14]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[9]                 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[9]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[8]                 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[8]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]                 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[6]                 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[6]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[5]                 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[5]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]                 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]                 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]                 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]                 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.DONE          ; output_to_12bitDAC:DAC0_inst|dac_read_mode.DONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_dV       ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_dV       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_dV_float ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_dV_float ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_V        ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_V        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[12]               ; output_to_12bitDAC:DAC0_inst|read_addr[12]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[13]               ; output_to_12bitDAC:DAC0_inst|read_addr[13]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[11]               ; output_to_12bitDAC:DAC0_inst|read_addr[11]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                ; output_to_12bitDAC:DAC0_inst|read_addr[0]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[1]                ; output_to_12bitDAC:DAC0_inst|read_addr[1]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[2]                ; output_to_12bitDAC:DAC0_inst|read_addr[2]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                ; output_to_12bitDAC:DAC0_inst|read_addr[3]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                ; output_to_12bitDAC:DAC0_inst|read_addr[4]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                ; output_to_12bitDAC:DAC0_inst|read_addr[5]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[6]                ; output_to_12bitDAC:DAC0_inst|read_addr[6]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[7]                ; output_to_12bitDAC:DAC0_inst|read_addr[7]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[8]                ; output_to_12bitDAC:DAC0_inst|read_addr[8]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[9]                ; output_to_12bitDAC:DAC0_inst|read_addr[9]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|read_addr[10]               ; output_to_12bitDAC:DAC0_inst|read_addr[10]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE          ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|timing                      ; output_to_12bitDAC:DAC0_inst|timing                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE          ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                                 ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.906 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0]                  ; clk_50MHz                                                 ; clk_50MHz   ; 0.000        ; 0.055      ; 1.105      ;
; 1.561 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.311      ; 4.111      ;
; 1.601 ; output_to_12bitDAC:DAC0_inst|read_addr[13]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.021      ; 3.836      ;
; 1.617 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.305      ; 4.161      ;
; 1.618 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.305      ; 4.162      ;
; 1.624 ; FT245Comm:comm_inst|data_out[0]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.301      ; 4.164      ;
; 1.630 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.314      ; 4.183      ;
; 1.633 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.311      ; 4.183      ;
; 1.637 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.318      ; 4.194      ;
; 1.642 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.330      ; 4.211      ;
; 1.645 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.309      ; 4.193      ;
; 1.649 ; logic_processor:logic_controller|read_addr[8]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 2.316      ; 4.204      ;
; 1.649 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.330      ; 4.218      ;
; 1.654 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.310      ; 4.203      ;
; 1.655 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.316      ; 4.210      ;
; 1.657 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.303      ; 4.199      ;
; 1.663 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.322      ; 4.224      ;
; 1.665 ; output_to_12bitDAC:DAC0_inst|read_addr[10]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.322      ; 4.226      ;
; 1.670 ; output_to_12bitDAC:DAC0_inst|read_addr[10]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.314      ; 4.223      ;
; 1.675 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.308      ; 4.222      ;
; 1.680 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.319      ; 4.238      ;
; 1.680 ; output_to_12bitDAC:DAC0_inst|read_addr[7]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.310      ; 4.229      ;
; 1.681 ; FT245Comm:comm_inst|addr_comm[5]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.305      ; 4.225      ;
; 1.682 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.322      ; 4.243      ;
; 1.685 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.302      ; 4.226      ;
; 1.685 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.312      ; 4.236      ;
; 1.689 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.303      ; 4.231      ;
; 1.689 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.312      ; 4.240      ;
; 1.691 ; output_to_12bitDAC:DAC0_inst|read_addr[1]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.330      ; 4.260      ;
; 1.692 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.312      ; 4.243      ;
; 1.693 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.312      ; 4.244      ;
; 1.698 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.302      ; 4.239      ;
; 1.699 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0]                  ; clk_50MHz                                                 ; clk_50MHz   ; 0.000        ; 0.059      ; 1.902      ;
; 1.699 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.242      ;
; 1.700 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.243      ;
; 1.700 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.243      ;
; 1.701 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.303      ; 4.243      ;
; 1.703 ; output_to_12bitDAC:DAC0_inst|read_addr[6]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.318      ; 4.260      ;
; 1.704 ; FT245Comm:comm_inst|addr_comm[5]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.247      ;
; 1.706 ; logic_processor:logic_controller|read_addr[4]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 2.316      ; 4.261      ;
; 1.707 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.250      ;
; 1.708 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.301      ; 4.248      ;
; 1.708 ; output_to_12bitDAC:DAC1_inst|read_addr[13]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.031      ; 3.953      ;
; 1.712 ; logic_processor:logic_controller|read_addr[1]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a0~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 2.310      ; 4.261      ;
; 1.715 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.301      ; 4.255      ;
; 1.716 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a0~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.259      ;
; 1.716 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.259      ;
; 1.718 ; FT245Comm:comm_inst|data_out[7]                                                                    ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~porta_datain_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.315      ; 4.272      ;
; 1.720 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.301      ; 4.260      ;
; 1.720 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.312      ; 4.271      ;
; 1.721 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.264      ;
; 1.721 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.312      ; 4.272      ;
; 1.722 ; FT245Comm:comm_inst|addr_comm[7]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.309      ; 4.270      ;
; 1.722 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.303      ; 4.264      ;
; 1.722 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.312      ; 4.273      ;
; 1.724 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.302      ; 4.265      ;
; 1.726 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.269      ;
; 1.728 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.303      ; 4.270      ;
; 1.728 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.312      ; 4.279      ;
; 1.730 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.310      ; 4.279      ;
; 1.732 ; FT245Comm:comm_inst|addr_comm[7]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.311      ; 4.282      ;
; 1.733 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.300      ; 4.272      ;
; 1.733 ; FT245Comm:comm_inst|chanx_wren                                                                     ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.311      ; 4.283      ;
; 1.735 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.303      ; 4.277      ;
; 1.736 ; logic_processor:logic_controller|read_addr[4]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a0~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 2.313      ; 4.288      ;
; 1.736 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.312      ; 4.287      ;
; 1.737 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.297      ; 4.273      ;
; 1.740 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.302      ; 4.281      ;
; 1.740 ; FT245Comm:comm_inst|addr_comm[3]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.297      ; 4.276      ;
; 1.741 ; FT245Comm:comm_inst|addr_comm[10]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.310      ; 4.290      ;
; 1.741 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.291      ; 4.271      ;
; 1.742 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.307      ; 4.288      ;
; 1.744 ; FT245Comm:comm_inst|data_out[13]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.305      ; 4.288      ;
; 1.746 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.323      ; 4.308      ;
; 1.746 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.312      ; 4.297      ;
; 1.747 ; FT245Comm:comm_inst|data_out[13]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.301      ; 4.287      ;
; 1.747 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.290      ;
; 1.748 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.300      ; 4.287      ;
; 1.748 ; FT245Comm:comm_inst|data_out[1]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.315      ; 4.302      ;
; 1.749 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.311      ; 4.299      ;
; 1.752 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.302      ; 4.293      ;
; 1.753 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.297      ; 4.289      ;
; 1.754 ; FT245Comm:comm_inst|data_out[5]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.317      ; 4.310      ;
; 1.755 ; FT245Comm:comm_inst|chanx_wren                                                                     ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.305      ; 4.299      ;
; 1.756 ; FT245Comm:comm_inst|chanx_wren                                                                     ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.305      ; 4.300      ;
; 1.756 ; output_to_12bitDAC:DAC1_inst|read_addr[9]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.299      ;
; 1.756 ; output_to_12bitDAC:DAC1_inst|read_addr[3]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.304      ; 4.299      ;
; 1.756 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.320      ; 4.315      ;
; 1.757 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.301      ; 4.297      ;
; 1.757 ; FT245Comm:comm_inst|addr_comm[0]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.311      ; 4.307      ;
; 1.758 ; FT245Comm:comm_inst|addr_comm[5]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.313      ; 4.310      ;
; 1.759 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.302      ; 4.300      ;
; 1.759 ; FT245Comm:comm_inst|addr_comm[9]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.295      ; 4.293      ;
; 1.762 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.309      ; 4.310      ;
; 1.762 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 2.303      ; 4.304      ;
; 1.765 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.303      ; 4.307      ;
; 1.765 ; FT245Comm:comm_inst|addr_comm[0]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.320      ; 4.324      ;
; 1.765 ; FT245Comm:comm_inst|addr_comm[0]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.307      ; 4.311      ;
; 1.765 ; FT245Comm:comm_inst|data_out[7]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~porta_datain_reg0        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.307      ; 4.311      ;
; 1.766 ; FT245Comm:comm_inst|addr_comm[9]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 2.297      ; 4.302      ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 154.575 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.068     ; 1.602      ;
; 311.137 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.054     ; 1.304      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
; 311.316 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.124      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.818   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 1.007   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.207      ;
; 157.522 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.479      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 24.883 ns




+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.907   ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 11.635  ; 0.000         ;
; clk_50MHz                                                 ; 15.584  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 154.700 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 196.630 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.185 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
; clk_50MHz                                                 ; 0.518 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 155.172 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.499 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; clk_50MHz                                                 ; 9.208   ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 49.781  ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 99.782  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 156.020 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 249.782 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                           ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 7.907  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.468      ;
; 7.907  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.468      ;
; 7.908  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.467      ;
; 7.908  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.467      ;
; 7.924  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.451      ;
; 7.924  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.451      ;
; 7.925  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.450      ;
; 7.925  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.450      ;
; 8.043  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.332      ;
; 8.044  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.331      ;
; 8.060  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.315      ;
; 8.061  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.314      ;
; 8.062  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.313      ;
; 8.063  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.312      ;
; 8.079  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.296      ;
; 8.080  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.295      ;
; 8.204  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.171      ;
; 8.205  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.170      ;
; 8.209  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.166      ;
; 8.209  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.166      ;
; 8.288  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.087      ;
; 8.289  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.086      ;
; 8.294  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.081      ;
; 8.294  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.081      ;
; 8.336  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.039      ;
; 8.337  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.038      ;
; 8.353  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.022      ;
; 8.354  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.021      ;
; 8.360  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.015      ;
; 8.361  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.014      ;
; 8.361  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.014      ;
; 8.361  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 1.014      ;
; 8.386  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.989      ;
; 8.387  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.988      ;
; 8.387  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.988      ;
; 8.387  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.988      ;
; 8.428  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.947      ;
; 8.429  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.946      ;
; 8.429  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.946      ;
; 8.429  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.946      ;
; 8.494  ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.881      ;
; 8.494  ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.881      ;
; 8.504  ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.871      ;
; 8.504  ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]                                                           ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.871      ;
; 8.507  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.868      ;
; 8.508  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.867      ;
; 8.524  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.851      ;
; 8.525  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]                                                          ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.850      ;
; 8.542  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.833      ;
; 8.543  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.832      ;
; 8.543  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0]           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.832      ;
; 8.543  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11]                                                         ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0           ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.500       ; -2.972     ; 0.832      ;
; 12.153 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.228      ;
; 12.157 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.224      ;
; 12.221 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.160      ;
; 12.224 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.157      ;
; 12.225 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.156      ;
; 12.228 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.153      ;
; 12.276 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.105      ;
; 12.280 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.101      ;
; 12.289 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.092      ;
; 12.292 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.089      ;
; 12.293 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.088      ;
; 12.296 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.085      ;
; 12.344 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.037      ;
; 12.348 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.033      ;
; 12.357 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[17]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.024      ;
; 12.360 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.021      ;
; 12.361 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[16]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.020      ;
; 12.364 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.017      ;
; 12.376 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.005      ;
; 12.380 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 6.001      ;
; 12.412 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.969      ;
; 12.416 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.965      ;
; 12.425 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[15]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.956      ;
; 12.428 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[17]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.953      ;
; 12.429 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[14]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.952      ;
; 12.432 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[16]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.949      ;
; 12.444 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[21]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.937      ;
; 12.448 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[20]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.933      ;
; 12.453 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|read_mode.READ_1 ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.937      ;
; 12.480 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[17]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.901      ;
; 12.484 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[16]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.897      ;
; 12.493 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[13]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.888      ;
; 12.496 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[15]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.885      ;
; 12.497 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[12]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.884      ;
; 12.500 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[14]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.881      ;
; 12.512 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[19]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.869      ;
; 12.516 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[8]  ; logic_processor:logic_controller|duration[18]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.865      ;
; 12.524 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|read_mode.READ_1 ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.866      ;
; 12.548 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[15]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.833      ;
; 12.552 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|duration[14]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.829      ;
; 12.564 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[13]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.817      ;
; 12.567 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[11]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 5.820      ;
; 12.568 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[6]  ; logic_processor:logic_controller|duration[12]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.813      ;
; 12.571 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[7]  ; logic_processor:logic_controller|duration[10]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.550     ; 5.816      ;
; 12.572 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[1]  ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.809      ;
; 12.573 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[11] ; logic_processor:logic_controller|duration[23]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.811      ;
; 12.576 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[1]  ; logic_processor:logic_controller|duration[22]     ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.805      ;
; 12.576 ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|q_b[5]  ; logic_processor:logic_controller|read_mode.READ_1 ; clk_50MHz                                                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.814      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                        ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 11.635 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.758      ;
; 11.639 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.754      ;
; 11.703 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.690      ;
; 11.707 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.686      ;
; 11.707 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.698      ;
; 11.711 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.694      ;
; 11.737 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.539     ; 6.661      ;
; 11.741 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.539     ; 6.657      ;
; 11.771 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.622      ;
; 11.775 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.618      ;
; 11.775 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.630      ;
; 11.779 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.626      ;
; 11.805 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.539     ; 6.593      ;
; 11.809 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.539     ; 6.589      ;
; 11.839 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.554      ;
; 11.843 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.550      ;
; 11.843 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.562      ;
; 11.847 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.558      ;
; 11.850 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.547     ; 6.540      ;
; 11.854 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.547     ; 6.536      ;
; 11.859 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.535      ;
; 11.862 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.532      ;
; 11.867 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.527      ;
; 11.869 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.525      ;
; 11.870 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.524      ;
; 11.871 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.523      ;
; 11.873 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.539     ; 6.525      ;
; 11.877 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.517      ;
; 11.877 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.539     ; 6.521      ;
; 11.907 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.486      ;
; 11.911 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[6]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.482      ;
; 11.911 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.494      ;
; 11.915 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.490      ;
; 11.918 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.547     ; 6.472      ;
; 11.922 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.547     ; 6.468      ;
; 11.928 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.466      ;
; 11.928 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.466      ;
; 11.931 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.475      ;
; 11.932 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.462      ;
; 11.932 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.462      ;
; 11.933 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.461      ;
; 11.933 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.461      ;
; 11.933 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.461      ;
; 11.934 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.472      ;
; 11.939 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.467      ;
; 11.941 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.539     ; 6.457      ;
; 11.941 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.465      ;
; 11.942 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.464      ;
; 11.943 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.463      ;
; 11.945 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.539     ; 6.453      ;
; 11.949 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.457      ;
; 11.961 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[0]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.438      ;
; 11.964 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[12]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.435      ;
; 11.965 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.534     ; 6.438      ;
; 11.966 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.569     ; 6.402      ;
; 11.968 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.570     ; 6.399      ;
; 11.969 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[4]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.430      ;
; 11.969 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.534     ; 6.434      ;
; 11.971 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[5]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.428      ;
; 11.972 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.570     ; 6.395      ;
; 11.972 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[6]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.427      ;
; 11.973 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.426      ;
; 11.975 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.418      ;
; 11.979 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[4]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.414      ;
; 11.979 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[7]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.420      ;
; 11.979 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.426      ;
; 11.983 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[6]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.422      ;
; 11.986 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.547     ; 6.404      ;
; 11.990 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21 ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.547     ; 6.400      ;
; 11.991 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.543     ; 6.403      ;
; 12.000 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.406      ;
; 12.000 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.406      ;
; 12.004 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.402      ;
; 12.004 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.402      ;
; 12.005 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.401      ;
; 12.005 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.401      ;
; 12.005 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.531     ; 6.401      ;
; 12.009 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.539     ; 6.389      ;
; 12.013 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|time_dac_i[6]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.539     ; 6.385      ;
; 12.016 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13 ; output_to_12bitDAC:DAC0_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.568     ; 6.353      ;
; 12.018 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.569     ; 6.350      ;
; 12.022 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13 ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.569     ; 6.346      ;
; 12.026 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|dac_state.RUNNING ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.550     ; 6.361      ;
; 12.028 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.551     ; 6.358      ;
; 12.030 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[1]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.369      ;
; 12.030 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[8]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.369      ;
; 12.032 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8  ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.551     ; 6.354      ;
; 12.033 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.534     ; 6.370      ;
; 12.034 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[11]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.365      ;
; 12.034 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[10]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.365      ;
; 12.035 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[13]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.364      ;
; 12.035 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[2]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.364      ;
; 12.035 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18 ; output_to_12bitDAC:DAC1_inst|read_addr[9]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.538     ; 6.364      ;
; 12.036 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.570     ; 6.331      ;
; 12.037 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.534     ; 6.366      ;
; 12.040 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]    ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.570     ; 6.327      ;
; 12.043 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[3]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.350      ;
; 12.047 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2  ; output_to_12bitDAC:DAC1_inst|time_dac_i[2]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.544     ; 6.346      ;
; 12.047 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4  ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]     ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.532     ; 6.358      ;
; 12.051 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29 ; output_to_12bitDAC:DAC0_inst|read_addr[3]      ; clk_50MHz    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.560     ; 6.326      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                 ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 15.584 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.271      ; 5.616      ;
; 15.815 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.271      ; 5.385      ;
; 15.966 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.265      ; 5.228      ;
; 15.971 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.265      ; 5.223      ;
; 15.983 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.265      ; 5.211      ;
; 15.983 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 5.212      ;
; 15.991 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.265      ; 5.203      ;
; 15.993 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 5.202      ;
; 16.015 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 5.180      ;
; 16.016 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 5.177      ;
; 16.018 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 5.175      ;
; 16.053 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 5.139      ;
; 16.055 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 5.140      ;
; 16.055 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 5.137      ;
; 16.057 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 5.138      ;
; 16.068 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 5.125      ;
; 16.070 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 5.123      ;
; 16.071 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.267      ; 5.125      ;
; 16.073 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.267      ; 5.123      ;
; 16.134 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.265      ; 5.060      ;
; 16.135 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.265      ; 5.059      ;
; 16.137 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 5.060      ;
; 16.139 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 5.058      ;
; 16.140 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 5.053      ;
; 16.140 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 5.053      ;
; 16.144 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.262      ; 5.047      ;
; 16.146 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.269      ; 5.052      ;
; 16.153 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 5.044      ;
; 16.155 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 5.042      ;
; 16.159 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.262      ; 5.032      ;
; 16.160 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 5.033      ;
; 16.160 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 5.033      ;
; 16.172 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.270      ; 5.027      ;
; 16.172 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.271      ; 5.028      ;
; 16.173 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 5.024      ;
; 16.177 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 5.015      ;
; 16.179 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 5.016      ;
; 16.192 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 5.001      ;
; 16.194 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.260      ; 4.995      ;
; 16.195 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 4.998      ;
; 16.195 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.267      ; 5.001      ;
; 16.197 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 4.995      ;
; 16.199 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 4.996      ;
; 16.201 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.262      ; 4.990      ;
; 16.210 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 4.983      ;
; 16.212 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 4.981      ;
; 16.214 ; FT245Comm:comm_inst|addr_comm[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 4.981      ;
; 16.214 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 4.981      ;
; 16.215 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.267      ; 4.981      ;
; 16.227 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.265      ; 4.967      ;
; 16.227 ; FT245Comm:comm_inst|addr_comm[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.267      ; 4.969      ;
; 16.228 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.265      ; 4.966      ;
; 16.229 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.258      ; 4.958      ;
; 16.230 ; FT245Comm:comm_inst|addr_comm[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.265      ; 4.964      ;
; 16.231 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.258      ; 4.956      ;
; 16.235 ; FT245Comm:comm_inst|addr_comm[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 4.960      ;
; 16.245 ; FT245Comm:comm_inst|addr_comm[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 4.948      ;
; 16.247 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.261      ; 4.943      ;
; 16.247 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 4.945      ;
; 16.248 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 4.944      ;
; 16.249 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 4.946      ;
; 16.249 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.261      ; 4.941      ;
; 16.250 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 4.942      ;
; 16.256 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.260      ; 4.933      ;
; 16.261 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 4.936      ;
; 16.261 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 4.936      ;
; 16.262 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 4.931      ;
; 16.264 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 4.933      ;
; 16.265 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.267      ; 4.931      ;
; 16.266 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 4.931      ;
; 16.271 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.270      ; 4.928      ;
; 16.272 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 4.921      ;
; 16.272 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 4.923      ;
; 16.274 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 4.919      ;
; 16.274 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 4.921      ;
; 16.276 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 4.916      ;
; 16.277 ; FT245Comm:comm_inst|channel[4]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 4.920      ;
; 16.278 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 4.914      ;
; 16.281 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 4.916      ;
; 16.282 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.269      ; 4.916      ;
; 16.285 ; FT245Comm:comm_inst|addr_comm[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.258      ; 4.902      ;
; 16.297 ; FT245Comm:comm_inst|channel[7]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 4.900      ;
; 16.300 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.271      ; 4.900      ;
; 16.303 ; FT245Comm:comm_inst|addr_comm[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.271      ; 4.897      ;
; 16.312 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 4.880      ;
; 16.312 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.264      ; 4.881      ;
; 16.314 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 4.878      ;
; 16.327 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.258      ; 4.860      ;
; 16.328 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.260      ; 4.861      ;
; 16.331 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 4.866      ;
; 16.333 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.255      ; 4.851      ;
; 16.339 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.274      ; 4.864      ;
; 16.341 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.274      ; 4.862      ;
; 16.345 ; FT245Comm:comm_inst|channel[6]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.275      ; 4.859      ;
; 16.347 ; FT245Comm:comm_inst|channel[3]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.268      ; 4.850      ;
; 16.347 ; FT245Comm:comm_inst|channel[5]    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.275      ; 4.857      ;
; 16.348 ; FT245Comm:comm_inst|addr_comm[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.253      ; 4.834      ;
; 16.349 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.263      ; 4.843      ;
; 16.350 ; FT245Comm:comm_inst|addr_comm[8]  ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.261      ; 4.840      ;
; 16.351 ; FT245Comm:comm_inst|channel[2]    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_we_reg             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 20.000       ; 1.266      ; 4.844      ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+---------+-----------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.700 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.475      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.704 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.471      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.851 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.324      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 154.897 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.062     ; 1.278      ;
; 155.037 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 1.141      ;
; 155.052 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 1.126      ;
; 155.059 ; ADC_CTRL:ADC_CTRL_inst|count[1]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.160      ;
; 155.090 ; ADC_CTRL:ADC_CTRL_inst|count[2]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.129      ;
; 155.115 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 1.063      ;
; 155.125 ; ADC_CTRL:ADC_CTRL_inst|count[2]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.094      ;
; 155.131 ; ADC_CTRL:ADC_CTRL_inst|count[1]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.088      ;
; 155.165 ; ADC_CTRL:ADC_CTRL_inst|count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.054      ;
; 155.213 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.965      ;
; 155.217 ; ADC_CTRL:ADC_CTRL_inst|count[1]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.002      ;
; 155.226 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.952      ;
; 155.232 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.946      ;
; 155.239 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.939      ;
; 155.244 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.934      ;
; 155.247 ; ADC_CTRL:ADC_CTRL_inst|count[3]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.019     ; 0.971      ;
; 155.248 ; ADC_CTRL:ADC_CTRL_inst|count[2]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 0.971      ;
; 155.253 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.925      ;
; 155.285 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.893      ;
; 155.295 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.883      ;
; 155.296 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.882      ;
; 155.302 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.876      ;
; 155.310 ; ADC_CTRL:ADC_CTRL_inst|go_en      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 0.909      ;
; 155.313 ; ADC_CTRL:ADC_CTRL_inst|count[0]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 0.906      ;
; 155.318 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.860      ;
; 155.321 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.857      ;
; 155.323 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.855      ;
; 155.326 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.852      ;
; 155.326 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.852      ;
; 155.326 ; ADC_CTRL:ADC_CTRL_inst|count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 0.893      ;
; 155.330 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.848      ;
; 155.332 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.846      ;
; 155.334 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.844      ;
; 155.337 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.841      ;
; 155.340 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.838      ;
; 155.341 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.837      ;
; 155.343 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.835      ;
; 155.345 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.833      ;
; 155.346 ; ADC_CTRL:ADC_CTRL_inst|count[3]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.019     ; 0.872      ;
; 155.349 ; ADC_CTRL:ADC_CTRL_inst|n_count[1] ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.829      ;
; 155.352 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.826      ;
; 155.356 ; ADC_CTRL:ADC_CTRL_inst|n_count[2] ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.822      ;
; 155.361 ; ADC_CTRL:ADC_CTRL_inst|go_en      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 0.858      ;
; 155.371 ; ADC_CTRL:ADC_CTRL_inst|n_count[0] ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.807      ;
; 155.396 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.782      ;
; 155.401 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.777      ;
; 155.408 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.770      ;
; 155.408 ; ADC_CTRL:ADC_CTRL_inst|n_count[3] ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.770      ;
; 155.408 ; ADC_CTRL:ADC_CTRL_inst|count[3]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.019     ; 0.810      ;
+---------+-----------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+---------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 196.630 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 3.313      ;
; 196.696 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 3.250      ;
; 196.721 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 3.226      ;
; 196.762 ; FT245Comm:comm_inst|count[11]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.042     ; 3.183      ;
; 196.780 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 3.169      ;
; 196.782 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 3.164      ;
; 196.800 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 3.146      ;
; 196.819 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 3.124      ;
; 196.838 ; FT245Comm:comm_inst|count[5]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 3.108      ;
; 196.846 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 3.106      ;
; 196.860 ; FT245Comm:comm_inst|count[4]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 3.083      ;
; 196.871 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 3.082      ;
; 196.912 ; FT245Comm:comm_inst|count[11]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.039      ;
; 196.932 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 3.020      ;
; 196.948 ; FT245Comm:comm_inst|count[13]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 2.995      ;
; 196.950 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 3.002      ;
; 196.969 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 2.980      ;
; 196.980 ; FT245Comm:comm_inst|count[9]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 2.967      ;
; 196.988 ; FT245Comm:comm_inst|count[5]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 2.964      ;
; 196.994 ; FT245Comm:comm_inst|count[8]       ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 2.953      ;
; 196.996 ; FT245Comm:comm_inst|count[12]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 2.947      ;
; 197.010 ; FT245Comm:comm_inst|count[4]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 2.939      ;
; 197.077 ; FT245Comm:comm_inst|count[10]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 2.870      ;
; 197.098 ; FT245Comm:comm_inst|count[13]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 2.851      ;
; 197.130 ; FT245Comm:comm_inst|count[9]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 2.823      ;
; 197.144 ; FT245Comm:comm_inst|count[8]       ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 2.809      ;
; 197.146 ; FT245Comm:comm_inst|count[12]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 2.803      ;
; 197.205 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[12]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 2.748      ;
; 197.219 ; FT245Comm:comm_inst|count[14]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 2.724      ;
; 197.227 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[10]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 2.720      ;
; 197.227 ; FT245Comm:comm_inst|count[10]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 2.726      ;
; 197.251 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[8]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 2.702      ;
; 197.255 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[9]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 2.698      ;
; 197.257 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[12]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 2.696      ;
; 197.279 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[10]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 2.668      ;
; 197.303 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[13]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 2.647      ;
; 197.303 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[8]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 2.650      ;
; 197.307 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[9]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 2.646      ;
; 197.331 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[11]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.623      ;
; 197.355 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[13]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 2.595      ;
; 197.369 ; FT245Comm:comm_inst|count[14]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 2.580      ;
; 197.383 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[11]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.571      ;
; 197.388 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[4]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 2.565      ;
; 197.435 ; FT245Comm:comm_inst|count[15]      ; FT245Comm:comm_inst|command.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 2.508      ;
; 197.486 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[7]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 2.466      ;
; 197.533 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[6]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 2.419      ;
; 197.538 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[7]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 2.414      ;
; 197.574 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[5]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 2.376      ;
; 197.585 ; FT245Comm:comm_inst|count[15]      ; FT245Comm:comm_inst|command.WRITE1 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 2.364      ;
; 197.585 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[6]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 2.367      ;
; 197.703 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.039     ; 2.245      ;
; 197.718 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.029     ; 2.240      ;
; 197.765 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 2.194      ;
; 197.769 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.031     ; 2.187      ;
; 197.769 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.182      ;
; 197.794 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 2.158      ;
; 197.812 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.032     ; 2.143      ;
; 197.816 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.141      ;
; 197.855 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.096      ;
; 197.859 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.031     ; 2.097      ;
; 197.873 ; FT245Comm:comm_inst|addr_comm[5]   ; FT245Comm:comm_inst|addr_comm[5]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 2.077      ;
; 197.873 ; FT245Comm:comm_inst|count[2]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.078      ;
; 197.892 ; FT245Comm:comm_inst|count[6]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.039     ; 2.056      ;
; 197.901 ; FT245Comm:comm_inst|addr_comm[3]   ; FT245Comm:comm_inst|addr_comm[3]   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 2.049      ;
; 197.903 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 2.056      ;
; 197.911 ; FT245Comm:comm_inst|count[5]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.040      ;
; 197.922 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 2.028      ;
; 197.926 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 2.024      ;
; 197.933 ; FT245Comm:comm_inst|count[4]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.039     ; 2.015      ;
; 197.950 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.027     ; 2.010      ;
; 197.955 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.995      ;
; 197.967 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 1.992      ;
; 197.975 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 1.984      ;
; 197.980 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.029     ; 1.978      ;
; 197.981 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.032     ; 1.974      ;
; 197.985 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.032     ; 1.970      ;
; 197.986 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.965      ;
; 197.988 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.965      ;
; 197.992 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.961      ;
; 198.009 ; FT245Comm:comm_inst|count[7]       ; FT245Comm:comm_inst|count[10]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.937      ;
; 198.013 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 1.941      ;
; 198.014 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.027     ; 1.946      ;
; 198.021 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.932      ;
; 198.022 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.027     ; 1.938      ;
; 198.027 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.028     ; 1.932      ;
; 198.028 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.031     ; 1.928      ;
; 198.032 ; FT245Comm:comm_inst|command.BURST1 ; FT245Comm:comm_inst|count[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.031     ; 1.924      ;
; 198.040 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.029     ; 1.918      ;
; 198.047 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 1.907      ;
; 198.048 ; FT245Comm:comm_inst|command.NONE   ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.029     ; 1.910      ;
; 198.052 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 1.902      ;
; 198.053 ; FT245Comm:comm_inst|count[9]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.899      ;
; 198.054 ; FT245Comm:comm_inst|count[11]      ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.898      ;
; 198.058 ; FT245Comm:comm_inst|count[11]      ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.894      ;
; 198.067 ; FT245Comm:comm_inst|count[8]       ; FT245Comm:comm_inst|count[11]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.885      ;
; 198.074 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|count[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.879      ;
; 198.075 ; FT245Comm:comm_inst|count[1]       ; FT245Comm:comm_inst|count[10]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.038     ; 1.874      ;
; 198.076 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 1.878      ;
; 198.077 ; FT245Comm:comm_inst|count[0]       ; FT245Comm:comm_inst|count[15]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.032     ; 1.878      ;
; 198.078 ; FT245Comm:comm_inst|count[3]       ; FT245Comm:comm_inst|count[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.875      ;
+---------+------------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+---------+--------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.185   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0] ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186   ; ADC_CTRL:ADC_CTRL_inst|count[3]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]  ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]  ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]   ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|count[2]      ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187   ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]   ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]   ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.220   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.221   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.287   ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.404      ;
; 0.289   ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.406      ;
; 0.290   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.407      ;
; 0.290   ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.407      ;
; 0.294   ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.299   ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]  ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.416      ;
; 0.299   ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.416      ;
; 0.299   ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.416      ;
; 0.300   ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.417      ;
; 0.307   ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.475      ;
; 0.381   ; ADC_CTRL:ADC_CTRL_inst|count[2]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.502      ;
; 0.405   ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.526      ;
; 0.530   ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.647      ;
; 0.539   ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.656      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825   ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.942      ;
; 1.009   ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.126      ;
; 156.482 ; ADC_CTRL:ADC_CTRL_inst|count[3]      ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.395      ;
; 156.556 ; ADC_CTRL:ADC_CTRL_inst|count[2]      ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.469      ;
; 156.661 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.531      ;
; 156.664 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.534      ;
; 156.672 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.542      ;
; 156.674 ; ADC_CTRL:ADC_CTRL_inst|count[1]      ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.587      ;
; 156.694 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0] ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 0.563      ;
; 156.697 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.567      ;
; 156.708 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.578      ;
; 156.709 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.579      ;
; 156.710 ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.623      ;
; 156.716 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.586      ;
; 156.728 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.598      ;
; 156.730 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.600      ;
; 156.740 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.610      ;
; 156.742 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.612      ;
; 156.751 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.621      ;
; 156.771 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.641      ;
; 156.773 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.643      ;
; 156.776 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.646      ;
; 156.780 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.650      ;
; 156.783 ; ADC_CTRL:ADC_CTRL_inst|go_en         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.057      ; 0.694      ;
; 156.785 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.655      ;
; 156.801 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.671      ;
; 156.813 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.683      ;
; 156.818 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.688      ;
; 156.818 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.688      ;
; 156.818 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.688      ;
; 156.825 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.695      ;
; 156.830 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.700      ;
; 156.831 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.701      ;
; 156.835 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.705      ;
; 156.838 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.708      ;
; 156.848 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.718      ;
; 156.854 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.724      ;
; 156.854 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.724      ;
; 156.854 ; ADC_CTRL:ADC_CTRL_inst|count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.057      ; 0.765      ;
; 156.855 ; ADC_CTRL:ADC_CTRL_inst|count[3]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.057      ; 0.766      ;
; 156.857 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.727      ;
; 156.859 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[10]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.729      ;
; 156.866 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.736      ;
; 156.875 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.745      ;
; 156.879 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.749      ;
; 156.879 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.749      ;
; 156.883 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.753      ;
; 156.889 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.759      ;
; 156.893 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.763      ;
; 156.899 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]    ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.769      ;
; 156.914 ; ADC_CTRL:ADC_CTRL_inst|count[3]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.057      ; 0.825      ;
+---------+--------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; FT245Comm:comm_inst|chanx_wren         ; FT245Comm:comm_inst|chanx_wren         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[10]       ; FT245Comm:comm_inst|data_out[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[11]       ; FT245Comm:comm_inst|data_out[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[12]       ; FT245Comm:comm_inst|data_out[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[13]       ; FT245Comm:comm_inst|data_out[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[14]       ; FT245Comm:comm_inst|data_out[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[15]       ; FT245Comm:comm_inst|data_out[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[8]        ; FT245Comm:comm_inst|data_out[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[9]        ; FT245Comm:comm_inst|data_out[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[0]           ; FT245Comm:comm_inst|count[0]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[1]           ; FT245Comm:comm_inst|count[1]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[2]           ; FT245Comm:comm_inst|count[2]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[3]           ; FT245Comm:comm_inst|count[3]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[4]           ; FT245Comm:comm_inst|count[4]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[5]           ; FT245Comm:comm_inst|count[5]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[10]          ; FT245Comm:comm_inst|count[10]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[8]           ; FT245Comm:comm_inst|count[8]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[9]           ; FT245Comm:comm_inst|count[9]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[12]          ; FT245Comm:comm_inst|count[12]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[11]          ; FT245Comm:comm_inst|count[11]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[13]          ; FT245Comm:comm_inst|count[13]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[14]          ; FT245Comm:comm_inst|count[14]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|command.WRITE1     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.SETADDR1   ; FT245Comm:comm_inst|command.SETADDR1   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.SETADDR2   ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|command.WRITE2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|run_count[1]       ; FT245Comm:comm_inst|run_count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|run_count[0]       ; FT245Comm:comm_inst|run_count[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|run_wavex          ; FT245Comm:comm_inst|run_wavex          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|command.NONE       ; FT245Comm:comm_inst|command.NONE       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|command.CHANNEL1   ; FT245Comm:comm_inst|command.CHANNEL1   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[6]           ; FT245Comm:comm_inst|count[6]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[7]           ; FT245Comm:comm_inst|count[7]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[15]          ; FT245Comm:comm_inst|count[15]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|command.BURST1     ; FT245Comm:comm_inst|command.BURST1     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|command.BURST2     ; FT245Comm:comm_inst|command.BURST2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.216 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.219 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|command.SETADDR1   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.306 ; FT245Comm:comm_inst|command.BURST1     ; FT245Comm:comm_inst|command.BURST2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.313 ; FT245Comm:comm_inst|run_wavex          ; FT245Comm:comm_inst|run_count[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.332 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|command.WRITE2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.453      ;
; 0.346 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
; 0.351 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.472      ;
; 0.352 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.473      ;
; 0.354 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.355 ; FT245Comm:comm_inst|command.WRITE1     ; FT245Comm:comm_inst|data_out[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.476      ;
; 0.414 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|data_out[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.425 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.544      ;
; 0.425 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[3]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.544      ;
; 0.427 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[5]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.546      ;
; 0.432 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|command.WRITE2     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.555      ;
; 0.433 ; FT245Comm:comm_inst|addr_comm[0]       ; FT245Comm:comm_inst|addr_comm[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.554      ;
; 0.433 ; FT245Comm:comm_inst|command.SETADDR1   ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.552      ;
; 0.444 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.448 ; FT245Comm:comm_inst|command.SETADDR1   ; FT245Comm:comm_inst|addr_comm[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.570      ;
; 0.449 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.571      ;
; 0.449 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.571      ;
; 0.453 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.459 ; FT245Comm:comm_inst|addr_comm[8]       ; FT245Comm:comm_inst|addr_comm[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; FT245Comm:comm_inst|addr_comm[9]       ; FT245Comm:comm_inst|addr_comm[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; FT245Comm:comm_inst|addr_comm[2]       ; FT245Comm:comm_inst|addr_comm[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.465 ; FT245Comm:comm_inst|addr_comm[12]      ; FT245Comm:comm_inst|addr_comm[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[2]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; FT245Comm:comm_inst|command.SETADDR2   ; FT245Comm:comm_inst|addr_comm[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.480 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[4]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.602      ;
; 0.481 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.603      ;
; 0.482 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[8]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.604      ;
; 0.482 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[9]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.604      ;
; 0.494 ; FT245Comm:comm_inst|addr_comm[1]       ; FT245Comm:comm_inst|addr_comm[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.615      ;
; 0.498 ; FT245Comm:comm_inst|command.WRITE2     ; FT245Comm:comm_inst|chanx_wren         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.615      ;
; 0.523 ; FT245Comm:comm_inst|addr_comm[6]       ; FT245Comm:comm_inst|addr_comm[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.528 ; FT245Comm:comm_inst|run_wavex          ; FT245Comm:comm_inst|run_count[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|comm_state.RECEIVE ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|comm_state.IDLE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.534 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|comm_rdl           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.539 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.658      ;
; 0.539 ; FT245Comm:comm_inst|run_count[0]       ; FT245Comm:comm_inst|run_wavex          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.543 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.664      ;
; 0.543 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|addr_comm[6]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.664      ;
; 0.547 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|command.WRITE1     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.670      ;
; 0.547 ; FT245Comm:comm_inst|comm_state.RECEIVE ; FT245Comm:comm_inst|command.SETADDR2   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.666      ;
; 0.547 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[12]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.669      ;
; 0.548 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|command.NONE       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.664      ;
; 0.549 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[11]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.671      ;
; 0.549 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|addr_comm[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.671      ;
; 0.550 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[13]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.674      ;
; 0.550 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[14]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.674      ;
; 0.551 ; FT245Comm:comm_inst|comm_state.IDLE    ; FT245Comm:comm_inst|count[4]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.675      ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; logic_processor:logic_controller|Logic[0]           ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|logic_step[0]      ; logic_processor:logic_controller|logic_step[0]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|Logic[1]           ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|logic_step[1]      ; logic_processor:logic_controller|logic_step[1]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|Logic[2]           ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|logic_step[2]      ; logic_processor:logic_controller|logic_step[2]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|Logic[3]           ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|logic_step[3]      ; logic_processor:logic_controller|logic_step[3]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|DAC_trigger[1]     ; logic_processor:logic_controller|DAC_trigger[1]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|logic_step[5]      ; logic_processor:logic_controller|logic_step[5]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|DAC_trigger[0]     ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|logic_step[4]      ; logic_processor:logic_controller|logic_step[4]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|read_addr[0]       ; logic_processor:logic_controller|read_addr[0]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|read_addr[7]       ; logic_processor:logic_controller|read_addr[7]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|read_addr[2]       ; logic_processor:logic_controller|read_addr[2]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logic_processor:logic_controller|read_addr[1]       ; logic_processor:logic_controller|read_addr[1]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|ADC_active         ; logic_processor:logic_controller|ADC_active        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|read_addr[8]       ; logic_processor:logic_controller|read_addr[8]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|read_addr[6]       ; logic_processor:logic_controller|read_addr[6]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|read_addr[5]       ; logic_processor:logic_controller|read_addr[5]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|read_addr[4]       ; logic_processor:logic_controller|read_addr[4]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|read_addr[3]       ; logic_processor:logic_controller|read_addr[3]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|read_addr[9]       ; logic_processor:logic_controller|read_addr[9]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|read_mode.READ_1   ; logic_processor:logic_controller|read_mode.READ_1  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|read_mode.READ_2   ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|timing            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|read_mode.NONE     ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.209 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|run_state.RUNNING ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.330      ;
; 0.217 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.READ_1  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.337      ;
; 0.258 ; logic_processor:logic_controller|logic_step_read[4] ; logic_processor:logic_controller|logic_step[4]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.382      ;
; 0.261 ; logic_processor:logic_controller|logic_step_read[3] ; logic_processor:logic_controller|logic_step[3]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.271 ; logic_processor:logic_controller|logic_step_read[2] ; logic_processor:logic_controller|logic_step[2]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; logic_processor:logic_controller|logic_step_read[0] ; logic_processor:logic_controller|logic_step[0]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.326 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|timing            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.446      ;
; 0.340 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.462      ;
; 0.363 ; logic_processor:logic_controller|logic_step_read[6] ; logic_processor:logic_controller|ADC_active        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.483      ;
; 0.365 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|run_state.IDLE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.486      ;
; 0.382 ; logic_processor:logic_controller|logic_step_read[1] ; logic_processor:logic_controller|logic_step[1]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.503      ;
; 0.387 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.507      ;
; 0.388 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.508      ;
; 0.400 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.522      ;
; 0.401 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|DAC_trigger[1]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.523      ;
; 0.403 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.525      ;
; 0.403 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.525      ;
; 0.403 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.525      ;
; 0.404 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.526      ;
; 0.404 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|timing            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.525      ;
; 0.404 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.525      ;
; 0.438 ; logic_processor:logic_controller|logic_step[0]      ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.559      ;
; 0.438 ; logic_processor:logic_controller|logic_step[1]      ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.559      ;
; 0.438 ; logic_processor:logic_controller|logic_step[2]      ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.559      ;
; 0.438 ; logic_processor:logic_controller|logic_step[5]      ; logic_processor:logic_controller|DAC_trigger[1]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.559      ;
; 0.439 ; logic_processor:logic_controller|logic_step[3]      ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.560      ;
; 0.477 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.599      ;
; 0.480 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.602      ;
; 0.480 ; logic_processor:logic_controller|read_mode.READ_2   ; logic_processor:logic_controller|read_mode.DONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.600      ;
; 0.485 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[0]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[2]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.486 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[1]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.607      ;
; 0.488 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[7]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.609      ;
; 0.489 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.611      ;
; 0.497 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[0]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.618      ;
; 0.499 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[3]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.620      ;
; 0.499 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[5]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.620      ;
; 0.501 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[4]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.622      ;
; 0.502 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[1]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.623      ;
; 0.502 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.503 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|logic_step[2]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.624      ;
; 0.506 ; logic_processor:logic_controller|logic_step[4]      ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.514 ; logic_processor:logic_controller|logic_step_read[3] ; logic_processor:logic_controller|Logic[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.635      ;
; 0.517 ; logic_processor:logic_controller|logic_step_read[5] ; logic_processor:logic_controller|logic_step[5]     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.646      ;
; 0.522 ; logic_processor:logic_controller|duration[0]        ; logic_processor:logic_controller|duration[0]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; logic_processor:logic_controller|read_mode.READ_1   ; logic_processor:logic_controller|run_state.RUNNING ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; logic_processor:logic_controller|logic_step_read[2] ; logic_processor:logic_controller|Logic[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; logic_processor:logic_controller|duration[14]       ; logic_processor:logic_controller|duration[14]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; logic_processor:logic_controller|logic_step_read[0] ; logic_processor:logic_controller|Logic[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; logic_processor:logic_controller|timing             ; logic_processor:logic_controller|read_mode.READ_1  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; logic_processor:logic_controller|duration[13]       ; logic_processor:logic_controller|duration[13]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.649      ;
; 0.538 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[6]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.655      ;
; 0.541 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[5]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.658      ;
; 0.541 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[3]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.658      ;
; 0.541 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[9]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.658      ;
; 0.542 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[8]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.659      ;
; 0.542 ; logic_processor:logic_controller|run_state.RUNNING  ; logic_processor:logic_controller|read_addr[4]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.659      ;
; 0.578 ; logic_processor:logic_controller|logic_step_read[4] ; logic_processor:logic_controller|DAC_trigger[0]    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.702      ;
; 0.593 ; logic_processor:logic_controller|read_mode.READ_1   ; logic_processor:logic_controller|read_mode.READ_2  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.713      ;
; 0.595 ; logic_processor:logic_controller|duration[20]       ; logic_processor:logic_controller|duration[20]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.716      ;
; 0.598 ; logic_processor:logic_controller|read_mode.DONE     ; logic_processor:logic_controller|ADC_active        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 0.710      ;
; 0.607 ; logic_processor:logic_controller|run_state.RESET    ; logic_processor:logic_controller|read_mode.NONE    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.727      ;
; 0.612 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|read_addr[6]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.729      ;
; 0.613 ; logic_processor:logic_controller|run_state.IDLE     ; logic_processor:logic_controller|read_addr[8]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.730      ;
; 0.620 ; logic_processor:logic_controller|read_addr[4]       ; logic_processor:logic_controller|read_addr[5]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.740      ;
; 0.622 ; logic_processor:logic_controller|read_addr[8]       ; logic_processor:logic_controller|read_addr[9]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.742      ;
; 0.629 ; logic_processor:logic_controller|duration[7]        ; logic_processor:logic_controller|duration[7]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.749      ;
; 0.634 ; logic_processor:logic_controller|logic_step_read[1] ; logic_processor:logic_controller|Logic[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.755      ;
; 0.651 ; logic_processor:logic_controller|duration[1]        ; logic_processor:logic_controller|duration[1]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.771      ;
; 0.665 ; logic_processor:logic_controller|duration[17]       ; logic_processor:logic_controller|duration[17]      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.786      ;
+-------+-----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[0]                  ; output_to_12bitDAC:DAC1_inst|dac_out[0]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[1]                  ; output_to_12bitDAC:DAC1_inst|dac_out[1]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[2]                  ; output_to_12bitDAC:DAC1_inst|dac_out[2]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[3]                  ; output_to_12bitDAC:DAC1_inst|dac_out[3]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[4]                  ; output_to_12bitDAC:DAC1_inst|dac_out[4]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[5]                  ; output_to_12bitDAC:DAC1_inst|dac_out[5]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[6]                  ; output_to_12bitDAC:DAC1_inst|dac_out[6]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[7]                  ; output_to_12bitDAC:DAC1_inst|dac_out[7]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[8]                  ; output_to_12bitDAC:DAC1_inst|dac_out[8]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[9]                  ; output_to_12bitDAC:DAC1_inst|dac_out[9]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[10]                 ; output_to_12bitDAC:DAC1_inst|dac_out[10]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[11]                 ; output_to_12bitDAC:DAC1_inst|dac_out[11]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[12]               ; output_to_12bitDAC:DAC1_inst|read_addr[12]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                ; output_to_12bitDAC:DAC1_inst|read_addr[0]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[1]                ; output_to_12bitDAC:DAC1_inst|read_addr[1]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                ; output_to_12bitDAC:DAC1_inst|read_addr[2]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[3]                ; output_to_12bitDAC:DAC1_inst|read_addr[3]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                ; output_to_12bitDAC:DAC1_inst|read_addr[4]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[5]                ; output_to_12bitDAC:DAC1_inst|read_addr[5]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                ; output_to_12bitDAC:DAC1_inst|read_addr[6]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[7]                ; output_to_12bitDAC:DAC1_inst|read_addr[7]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                ; output_to_12bitDAC:DAC1_inst|read_addr[8]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[9]                ; output_to_12bitDAC:DAC1_inst|read_addr[9]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[10]               ; output_to_12bitDAC:DAC1_inst|read_addr[10]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[11]               ; output_to_12bitDAC:DAC1_inst|read_addr[11]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|read_addr[13]               ; output_to_12bitDAC:DAC1_inst|read_addr[13]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|cs_i                        ; output_to_12bitDAC:DAC1_inst|cs_i                        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]                 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.DONE          ; output_to_12bitDAC:DAC0_inst|dac_read_mode.DONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_dV       ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_dV       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_dV_float ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_dV_float ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_V        ; output_to_12bitDAC:DAC0_inst|dac_read_mode.READ_V        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                ; output_to_12bitDAC:DAC0_inst|read_addr[3]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|read_addr[10]               ; output_to_12bitDAC:DAC0_inst|read_addr[10]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE          ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|timing                      ; output_to_12bitDAC:DAC0_inst|timing                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_V        ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_V        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|timing                      ; output_to_12bitDAC:DAC1_inst|timing                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV_float ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV_float ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV       ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE          ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[0]                  ; output_to_12bitDAC:DAC0_inst|dac_out[0]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[1]                  ; output_to_12bitDAC:DAC0_inst|dac_out[1]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[2]                  ; output_to_12bitDAC:DAC0_inst|dac_out[2]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[3]                  ; output_to_12bitDAC:DAC0_inst|dac_out[3]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[4]                  ; output_to_12bitDAC:DAC0_inst|dac_out[4]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[5]                  ; output_to_12bitDAC:DAC0_inst|dac_out[5]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[6]                  ; output_to_12bitDAC:DAC0_inst|dac_out[6]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[7]                  ; output_to_12bitDAC:DAC0_inst|dac_out[7]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[8]                  ; output_to_12bitDAC:DAC0_inst|dac_out[8]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[9]                  ; output_to_12bitDAC:DAC0_inst|dac_out[9]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[10]                 ; output_to_12bitDAC:DAC0_inst|dac_out[10]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_out[11]                 ; output_to_12bitDAC:DAC0_inst|dac_out[11]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|cs_i                        ; output_to_12bitDAC:DAC0_inst|cs_i                        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]                ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                                 ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.518 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0]                  ; clk_50MHz                                                 ; clk_50MHz   ; 0.000        ; 0.036      ; 0.638      ;
; 0.837 ; logic_processor:logic_controller|read_addr[1]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a0~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 1.564      ; 2.575      ;
; 0.851 ; logic_processor:logic_controller|read_addr[8]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 1.570      ; 2.595      ;
; 0.857 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.565      ; 2.596      ;
; 0.862 ; FT245Comm:comm_inst|data_out[0]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.557      ; 2.593      ;
; 0.869 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.564      ; 2.607      ;
; 0.871 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.565      ; 2.610      ;
; 0.876 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.562      ; 2.612      ;
; 0.877 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.572      ; 2.623      ;
; 0.884 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.562      ; 2.620      ;
; 0.886 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.562      ; 2.622      ;
; 0.889 ; logic_processor:logic_controller|read_addr[4]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 1.570      ; 2.633      ;
; 0.890 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.559      ; 2.623      ;
; 0.893 ; FT245Comm:comm_inst|data_out[1]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.568      ; 2.635      ;
; 0.894 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.560      ; 2.628      ;
; 0.898 ; logic_processor:logic_controller|read_addr[6]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a0~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 1.567      ; 2.639      ;
; 0.899 ; output_to_12bitDAC:DAC0_inst|read_addr[7]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.639      ;
; 0.900 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.573      ; 2.647      ;
; 0.903 ; FT245Comm:comm_inst|addr_comm[7]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.643      ;
; 0.903 ; FT245Comm:comm_inst|data_out[5]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.570      ; 2.647      ;
; 0.903 ; output_to_12bitDAC:DAC1_inst|read_addr[13]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.382      ; 2.439      ;
; 0.904 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a0~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.560      ; 2.638      ;
; 0.905 ; logic_processor:logic_controller|read_addr[4]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a0~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 1.567      ; 2.646      ;
; 0.908 ; FT245Comm:comm_inst|data_out[13]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.559      ; 2.641      ;
; 0.909 ; FT245Comm:comm_inst|chanx_wren                                                                     ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.649      ;
; 0.909 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.559      ; 2.642      ;
; 0.910 ; FT245Comm:comm_inst|addr_comm[7]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.565      ; 2.649      ;
; 0.910 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.561      ; 2.645      ;
; 0.911 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.559      ; 2.644      ;
; 0.911 ; FT245Comm:comm_inst|data_out[13]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.556      ; 2.641      ;
; 0.911 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.565      ; 2.650      ;
; 0.913 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.550      ; 2.637      ;
; 0.913 ; FT245Comm:comm_inst|data_out[4]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~porta_datain_reg0        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.552      ; 2.639      ;
; 0.916 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.557      ; 2.647      ;
; 0.919 ; FT245Comm:comm_inst|addr_comm[4]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.555      ; 2.648      ;
; 0.920 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.559      ; 2.653      ;
; 0.920 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.660      ;
; 0.923 ; FT245Comm:comm_inst|data_out[7]                                                                    ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~porta_datain_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.568      ; 2.665      ;
; 0.923 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.565      ; 2.662      ;
; 0.924 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.562      ; 2.660      ;
; 0.926 ; FT245Comm:comm_inst|data_out[6]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~porta_datain_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.561      ; 2.661      ;
; 0.926 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.666      ;
; 0.926 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.584      ; 2.684      ;
; 0.928 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.584      ; 2.686      ;
; 0.929 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.558      ; 2.661      ;
; 0.930 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.670      ;
; 0.931 ; output_to_12bitDAC:DAC1_inst|read_addr[0]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.671      ;
; 0.932 ; FT245Comm:comm_inst|addr_comm[0]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.672      ;
; 0.932 ; FT245Comm:comm_inst|addr_comm[6]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.556      ; 2.662      ;
; 0.932 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.559      ; 2.665      ;
; 0.935 ; FT245Comm:comm_inst|chanx_wren                                                                     ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.563      ; 2.672      ;
; 0.935 ; logic_processor:logic_controller|read_addr[1]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 1.567      ; 2.676      ;
; 0.935 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.578      ; 2.687      ;
; 0.936 ; FT245Comm:comm_inst|channel[1]                                                                     ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a0~porta_we_reg       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.567      ; 2.677      ;
; 0.936 ; output_to_12bitDAC:DAC0_inst|read_addr[1]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.584      ; 2.694      ;
; 0.937 ; FT245Comm:comm_inst|chanx_wren                                                                     ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.561      ; 2.672      ;
; 0.939 ; FT245Comm:comm_inst|chanx_wren                                                                     ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.563      ; 2.676      ;
; 0.939 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.557      ; 2.670      ;
; 0.940 ; FT245Comm:comm_inst|addr_comm[10]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.565      ; 2.679      ;
; 0.940 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.680      ;
; 0.940 ; FT245Comm:comm_inst|addr_comm[0]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.561      ; 2.675      ;
; 0.941 ; FT245Comm:comm_inst|data_out[9]                                                                    ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~porta_datain_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.681      ;
; 0.941 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.578      ; 2.693      ;
; 0.942 ; FT245Comm:comm_inst|addr_comm[0]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.573      ; 2.689      ;
; 0.946 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.560      ; 2.680      ;
; 0.947 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.559      ; 2.680      ;
; 0.947 ; FT245Comm:comm_inst|data_out[7]                                                                    ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~porta_datain_reg0        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.563      ; 2.684      ;
; 0.947 ; logic_processor:logic_controller|read_addr[5]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 1.570      ; 2.691      ;
; 0.947 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.560      ; 2.681      ;
; 0.947 ; output_to_12bitDAC:DAC0_inst|read_addr[10]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.578      ; 2.699      ;
; 0.948 ; output_to_12bitDAC:DAC0_inst|read_addr[10]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.570      ; 2.692      ;
; 0.949 ; FT245Comm:comm_inst|data_out[7]                                                                    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~porta_datain_reg0        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.562      ; 2.685      ;
; 0.950 ; FT245Comm:comm_inst|chanx_wren                                                                     ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.570      ; 2.694      ;
; 0.950 ; FT245Comm:comm_inst|addr_comm[5]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.562      ; 2.686      ;
; 0.951 ; output_to_12bitDAC:DAC1_inst|read_addr[3]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.558      ; 2.683      ;
; 0.951 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.558      ; 2.683      ;
; 0.952 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.557      ; 2.683      ;
; 0.953 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.558      ; 2.685      ;
; 0.954 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.560      ; 2.688      ;
; 0.954 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.560      ; 2.688      ;
; 0.955 ; FT245Comm:comm_inst|addr_comm[3]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.555      ; 2.684      ;
; 0.955 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a0~porta_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.558      ; 2.687      ;
; 0.956 ; FT245Comm:comm_inst|addr_comm[12]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.560      ; 2.690      ;
; 0.957 ; FT245Comm:comm_inst|addr_comm[5]                                                                   ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.563      ; 2.694      ;
; 0.957 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.560      ; 2.691      ;
; 0.957 ; output_to_12bitDAC:DAC1_inst|read_addr[4]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.559      ; 2.690      ;
; 0.957 ; output_to_12bitDAC:DAC0_inst|read_addr[6]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.572      ; 2.703      ;
; 0.958 ; FT245Comm:comm_inst|chanx_wren                                                                     ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.558      ; 2.690      ;
; 0.959 ; FT245Comm:comm_inst|addr_comm[10]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.563      ; 2.696      ;
; 0.959 ; logic_processor:logic_controller|read_addr[5]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a0~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 1.567      ; 2.700      ;
; 0.959 ; logic_processor:logic_controller|read_addr[3]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a1~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 1.570      ; 2.703      ;
; 0.959 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.560      ; 2.693      ;
; 0.960 ; FT245Comm:comm_inst|addr_comm[11]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.562      ; 2.696      ;
; 0.961 ; FT245Comm:comm_inst|addr_comm[10]                                                                  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.566      ; 2.701      ;
; 0.961 ; FT245Comm:comm_inst|addr_comm[13]                                                                  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_we_reg            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.000        ; 1.570      ; 2.705      ;
; 0.962 ; logic_processor:logic_controller|read_addr[3]                                                      ; logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated|ram_block1a0~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz   ; 0.000        ; 1.567      ; 2.703      ;
; 0.962 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.558      ; 2.694      ;
; 0.962 ; output_to_12bitDAC:DAC0_inst|read_addr[13]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.375      ; 2.491      ;
; 0.966 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.560      ; 2.700      ;
; 0.967 ; output_to_12bitDAC:DAC1_inst|read_addr[2]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz   ; 0.000        ; 1.559      ; 2.700      ;
+-------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 155.172 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.047      ;
; 311.618 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.833      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
; 311.741 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.036     ; 0.710      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[10] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[7]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[8]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[9]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[2]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[3]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[5]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[6]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[4]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.499   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.594   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 156.975 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.057      ; 0.886      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 30.294 ns




+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; 4.713   ; 0.185 ; 154.373  ; 0.499   ; 9.208               ;
;  adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 153.479 ; 0.185 ; 154.373  ; 0.499   ; 156.000             ;
;  clk_50MHz                                                 ; 13.212  ; 0.518 ; N/A      ; N/A     ; 9.208               ;
;  comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 194.171 ; 0.186 ; N/A      ; N/A     ; 99.744              ;
;  comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.713   ; 0.186 ; N/A      ; N/A     ; 49.743              ;
;  comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 5.911   ; 0.186 ; N/A      ; N/A     ; 249.743             ;
; Design-wide TNS                                            ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50MHz                                                 ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_n        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------+
; Input Transition Times                                         ;
+-------------+--------------+-----------------+-----------------+
; Pin         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------+--------------+-----------------+-----------------+
; button1     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_50MHz   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_rxfl    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LogicIn[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LogicIn[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[0] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[2] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[7] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[6] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[5] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[4] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[3] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[1] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADC_DOUT    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; LED[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; LED[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; LED[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; LogicOut[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; LED[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; LED[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; LogicOut[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ADC_DIN         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ADC_CS_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ADC_SCLK        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; LED[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; LED[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LogicOut[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LogicOut[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LogicOut[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; LogicOut[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 47       ; 101      ; 18       ; 4        ;
; clk_50MHz                                                 ; clk_50MHz                                                 ; 82       ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz                                                 ; 1590     ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz                                                 ; 20       ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz                                                 ; 834      ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 865      ; 0        ; 0        ; 0        ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 52       ; 0        ; 0        ; 0        ;
; clk_50MHz                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 109616   ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 834858   ; 0        ; 0        ; 0        ;
; clk_50MHz                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 228414   ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 36       ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4        ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 290742   ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 47       ; 101      ; 18       ; 4        ;
; clk_50MHz                                                 ; clk_50MHz                                                 ; 82       ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz                                                 ; 1590     ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_50MHz                                                 ; 20       ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_50MHz                                                 ; 834      ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 865      ; 0        ; 0        ; 0        ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 52       ; 0        ; 0        ; 0        ;
; clk_50MHz                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 109616   ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 834858   ; 0        ; 0        ; 0        ;
; clk_50MHz                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 228414   ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 36       ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4        ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 290742   ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 1        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 1        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 685   ; 685  ;
; Unconstrained Output Ports      ; 44    ; 44   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; Constrained ;
; clk_50MHz                                                 ; clk_50MHz                                                 ; Base      ; Constrained ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ADC_DOUT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicIn[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicIn[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rxfl    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; ADC_CS_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_DIN         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_cs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_cs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rdl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ADC_DOUT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicIn[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicIn[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rxfl    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; ADC_CS_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_DIN         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_cs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_cs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rdl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Dec 28 08:25:19 2016
Info: Command: quartus_sta DE0_12bitDAC_controller -c DE0_myfirstfpga
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE0_myfirstfpga.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {adc_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 8 -duty_cycle 50.00 -name {adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {comm_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {comm_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]} {comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {comm_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]} {comm_pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.713               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.911               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.212               0.000 clk_50MHz 
    Info (332119):   153.479               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   194.171               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.357               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.992               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is 154.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   154.373               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.908               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.486               0.000 clk_50MHz 
    Info (332119):    49.747               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    99.747               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   156.006               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   249.747               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.123 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.559               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.394               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.880               0.000 clk_50MHz 
    Info (332119):   153.750               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   194.765               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.311               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.906               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is 154.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   154.575               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.818               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.486               0.000 clk_50MHz 
    Info (332119):    49.743               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    99.744               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   156.000               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   249.743               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.883 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.907               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.635               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    15.584               0.000 clk_50MHz 
    Info (332119):   154.700               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   196.630               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.518               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is 155.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   155.172               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.499
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.499               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.208               0.000 clk_50MHz 
    Info (332119):    49.781               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    99.782               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   156.020               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   249.782               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 30.294 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 832 megabytes
    Info: Processing ended: Wed Dec 28 08:25:23 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


