TimeQuest Timing Analyzer report for RAMCore2
Mon Jun 10 16:32:29 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk12M'
 14. Slow 1200mV 85C Model Setup: 'SW[0]'
 15. Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'SW[0]'
 17. Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk12M'
 20. Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'clk12M'
 22. Slow 1200mV 85C Model Recovery: 'SW[0]'
 23. Slow 1200mV 85C Model Removal: 'SW[0]'
 24. Slow 1200mV 85C Model Removal: 'clk12M'
 25. Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk12M'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'clk12M'
 44. Slow 1200mV 0C Model Setup: 'SW[0]'
 45. Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'SW[0]'
 47. Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Hold: 'clk12M'
 50. Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'clk12M'
 52. Slow 1200mV 0C Model Recovery: 'SW[0]'
 53. Slow 1200mV 0C Model Removal: 'SW[0]'
 54. Slow 1200mV 0C Model Removal: 'clk12M'
 55. Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'clk12M'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Slow 1200mV 0C Model Metastability Report
 66. Fast 1200mV 0C Model Setup Summary
 67. Fast 1200mV 0C Model Hold Summary
 68. Fast 1200mV 0C Model Recovery Summary
 69. Fast 1200mV 0C Model Removal Summary
 70. Fast 1200mV 0C Model Minimum Pulse Width Summary
 71. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Setup: 'clk12M'
 73. Fast 1200mV 0C Model Setup: 'SW[0]'
 74. Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Hold: 'SW[0]'
 76. Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Hold: 'clk12M'
 79. Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Recovery: 'clk12M'
 81. Fast 1200mV 0C Model Recovery: 'SW[0]'
 82. Fast 1200mV 0C Model Removal: 'SW[0]'
 83. Fast 1200mV 0C Model Removal: 'clk12M'
 84. Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'clk12M'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Fast 1200mV 0C Model Metastability Report
 95. Multicorner Timing Analysis Summary
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Board Trace Model Assignments
101. Input Transition Times
102. Slow Corner Signal Integrity Metrics
103. Fast Corner Signal Integrity Metrics
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths
111. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; RAMCore2                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; clk12M                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { clk12M }                                              ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 39.729 ; 25.17 MHz  ; 0.000 ; 19.864 ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0]   ; { CLK25|altpll_component|auto_generated|pll1|clk[0] }   ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; SW[0]                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SW[0] }                                               ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 62.56 MHz  ; 62.56 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 104.98 MHz ; 104.98 MHz      ; clk12M                                            ;      ;
; 146.97 MHz ; 146.97 MHz      ; SW[0]                                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -14.190 ; -1396.834     ;
; clk12M                                              ; -6.654  ; -1101.618     ;
; SW[0]                                               ; -4.245  ; -937.923      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.208  ; -0.208        ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -4.224 ; -461.725      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.597 ; -0.597        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.359  ; 0.000         ;
; clk12M                                              ; 0.569  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.985 ; -152.526      ;
; clk12M                                            ; -1.263 ; -19.236       ;
; SW[0]                                             ; 0.343  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -4.831 ; -113.104      ;
; clk12M                                            ; -0.549 ; -2.196        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 1.435  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -3.000 ; -2124.974     ;
; clk12M                                              ; -2.174 ; -385.232      ;
; CLOCK_50                                            ; 9.825  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.620 ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 41.420 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -14.190 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.844      ;
; -14.108 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 7.139      ;
; -14.093 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.691      ;
; -14.055 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.709      ;
; -14.053 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.707      ;
; -14.052 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.706      ;
; -14.051 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.705      ;
; -14.050 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.704      ;
; -14.036 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.398     ; 7.574      ;
; -14.004 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.378     ; 7.562      ;
; -13.983 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.581      ;
; -13.981 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.579      ;
; -13.981 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.579      ;
; -13.981 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.579      ;
; -13.980 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.578      ;
; -13.973 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 7.004      ;
; -13.971 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 7.002      ;
; -13.970 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 7.001      ;
; -13.969 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 7.000      ;
; -13.968 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 6.999      ;
; -13.921 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.567      ;
; -13.902 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.149     ; 7.689      ;
; -13.901 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.398     ; 7.439      ;
; -13.899 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.398     ; 7.437      ;
; -13.898 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.398     ; 7.436      ;
; -13.897 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.398     ; 7.435      ;
; -13.896 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.398     ; 7.434      ;
; -13.879 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.294     ; 7.521      ;
; -13.869 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.740     ; 8.065      ;
; -13.869 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.378     ; 7.427      ;
; -13.867 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.378     ; 7.425      ;
; -13.866 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.378     ; 7.424      ;
; -13.865 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.378     ; 7.423      ;
; -13.864 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.378     ; 7.422      ;
; -13.850 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.504      ;
; -13.849 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.503      ;
; -13.833 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.653     ; 8.116      ;
; -13.798 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.173     ; 7.561      ;
; -13.796 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.442      ;
; -13.786 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.432      ;
; -13.784 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.430      ;
; -13.783 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.381      ;
; -13.783 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.429      ;
; -13.782 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.380      ;
; -13.782 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.428      ;
; -13.781 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.427      ;
; -13.781 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.398     ; 7.319      ;
; -13.768 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 6.799      ;
; -13.767 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.149     ; 7.554      ;
; -13.767 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 6.798      ;
; -13.765 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.149     ; 7.552      ;
; -13.765 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.398     ; 7.303      ;
; -13.764 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.149     ; 7.551      ;
; -13.763 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.149     ; 7.550      ;
; -13.762 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.149     ; 7.549      ;
; -13.744 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.294     ; 7.386      ;
; -13.743 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.397      ;
; -13.743 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.397      ;
; -13.743 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.397      ;
; -13.742 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.294     ; 7.384      ;
; -13.741 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.294     ; 7.383      ;
; -13.740 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.282     ; 8.394      ;
; -13.740 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.294     ; 7.382      ;
; -13.739 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.294     ; 7.381      ;
; -13.734 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.740     ; 7.930      ;
; -13.732 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.740     ; 7.928      ;
; -13.731 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.740     ; 7.927      ;
; -13.730 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.740     ; 7.926      ;
; -13.729 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.740     ; 7.925      ;
; -13.728 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.774     ; 6.890      ;
; -13.706 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.456     ; 7.186      ;
; -13.698 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.653     ; 7.981      ;
; -13.696 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.653     ; 7.979      ;
; -13.695 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.653     ; 7.978      ;
; -13.694 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.653     ; 7.977      ;
; -13.693 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.653     ; 7.976      ;
; -13.685 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.230     ; 8.391      ;
; -13.679 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.169     ; 7.446      ;
; -13.677 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.275      ;
; -13.677 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.275      ;
; -13.677 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.275      ;
; -13.676 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.338     ; 7.274      ;
; -13.669 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.308     ; 7.297      ;
; -13.664 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.378     ; 7.222      ;
; -13.663 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.378     ; 7.221      ;
; -13.663 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.173     ; 7.426      ;
; -13.661 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 6.692      ;
; -13.661 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 6.692      ;
; -13.661 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 6.692      ;
; -13.661 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.307      ;
; -13.661 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.173     ; 7.424      ;
; -13.660 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.173     ; 7.423      ;
; -13.659 ; RAMs_drive:RAM_controller|Parity_register[6]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.058     ; 7.537      ;
; -13.659 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.305      ;
; -13.659 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.173     ; 7.422      ;
; -13.658 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.905     ; 6.689      ;
; -13.658 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.304      ;
; -13.658 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.173     ; 7.421      ;
; -13.657 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.303      ;
; -13.656 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.290     ; 7.302      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk12M'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.654 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.251     ; 2.921      ;
; -6.654 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.251     ; 2.921      ;
; -6.652 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.246     ; 2.924      ;
; -6.650 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.247     ; 2.921      ;
; -6.650 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.247     ; 2.921      ;
; -6.648 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.242     ; 2.924      ;
; -6.585 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.247     ; 2.856      ;
; -6.585 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.247     ; 2.856      ;
; -6.583 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.242     ; 2.859      ;
; -6.574 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.047     ; 2.545      ;
; -6.574 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.047     ; 2.545      ;
; -6.572 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.042     ; 2.548      ;
; -6.501 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -4.052     ; 3.467      ;
; -6.501 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.052     ; 3.467      ;
; -6.499 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -4.047     ; 3.470      ;
; -6.461 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.048     ; 2.431      ;
; -6.461 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.048     ; 2.431      ;
; -6.459 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.043     ; 2.434      ;
; -6.447 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -4.059     ; 3.406      ;
; -6.447 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.059     ; 3.406      ;
; -6.445 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -4.054     ; 3.409      ;
; -6.439 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.245     ; 2.712      ;
; -6.439 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.245     ; 2.712      ;
; -6.437 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.050     ; 3.405      ;
; -6.437 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.050     ; 3.405      ;
; -6.437 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.715      ;
; -6.435 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.045     ; 3.408      ;
; -6.430 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.251     ; 2.697      ;
; -6.430 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.251     ; 2.697      ;
; -6.428 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.246     ; 2.700      ;
; -6.426 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.050     ; 2.394      ;
; -6.426 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.050     ; 2.394      ;
; -6.426 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.247     ; 2.697      ;
; -6.426 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.247     ; 2.697      ;
; -6.424 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.045     ; 2.397      ;
; -6.424 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.242     ; 2.700      ;
; -6.420 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.054     ; 2.384      ;
; -6.420 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.054     ; 2.384      ;
; -6.418 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.049     ; 2.387      ;
; -6.401 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.245     ; 2.674      ;
; -6.401 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.245     ; 2.674      ;
; -6.399 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.677      ;
; -6.385 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.243     ; 2.660      ;
; -6.385 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.243     ; 2.660      ;
; -6.383 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.238     ; 2.663      ;
; -6.378 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.247     ; 2.649      ;
; -6.378 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.247     ; 2.649      ;
; -6.376 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.242     ; 2.652      ;
; -6.371 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.245     ; 2.644      ;
; -6.371 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.245     ; 2.644      ;
; -6.369 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.647      ;
; -6.361 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.263     ; 2.616      ;
; -6.348 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.267     ; 2.599      ;
; -6.346 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.624      ;
; -6.346 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.624      ;
; -6.344 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.235     ; 2.627      ;
; -6.338 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.616      ;
; -6.338 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.616      ;
; -6.336 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.261     ; 2.593      ;
; -6.336 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.235     ; 2.619      ;
; -6.311 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.043     ; 3.286      ;
; -6.311 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.043     ; 3.286      ;
; -6.309 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.038     ; 3.289      ;
; -6.284 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.050     ; 2.252      ;
; -6.284 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.050     ; 2.252      ;
; -6.282 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.045     ; 2.255      ;
; -6.261 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.236     ; 2.543      ;
; -6.258 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.229     ; 2.547      ;
; -6.257 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.230     ; 2.545      ;
; -6.257 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.230     ; 2.545      ;
; -6.256 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.243     ; 2.531      ;
; -6.256 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.243     ; 2.531      ;
; -6.255 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.225     ; 2.548      ;
; -6.254 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.238     ; 2.534      ;
; -6.249 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.236     ; 2.531      ;
; -6.233 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.234     ; 2.517      ;
; -6.213 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.491      ;
; -6.212 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.490      ;
; -6.212 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.490      ;
; -6.210 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.235     ; 2.493      ;
; -6.178 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.875     ; 3.321      ;
; -6.178 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.875     ; 3.321      ;
; -6.177 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.245     ; 2.450      ;
; -6.177 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.245     ; 2.450      ;
; -6.176 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.870     ; 3.324      ;
; -6.175 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.240     ; 2.453      ;
; -6.173 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.913     ; 3.278      ;
; -6.173 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.913     ; 3.278      ;
; -6.171 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.908     ; 3.281      ;
; -6.166 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -5.048     ; 2.136      ;
; -6.166 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -5.048     ; 2.136      ;
; -6.164 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -5.043     ; 2.139      ;
; -6.162 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.911     ; 3.269      ;
; -6.162 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.911     ; 3.269      ;
; -6.160 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.906     ; 3.272      ;
; -6.157 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.050     ; 3.125      ;
; -6.157 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.050     ; 3.125      ;
; -6.155 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.045     ; 3.128      ;
; -6.153 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -4.046     ; 3.125      ;
; -6.153 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -4.046     ; 3.125      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[0]'                                                                                                                                       ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.245 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.117      ; 5.738      ;
; -4.198 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.117      ; 5.691      ;
; -4.058 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.117      ; 5.551      ;
; -4.052 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.149      ; 5.577      ;
; -4.009 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.117      ; 5.502      ;
; -3.937 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.149      ; 5.462      ;
; -3.885 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.589      ; 5.241      ;
; -3.861 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.550      ; 5.227      ;
; -3.838 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.149      ; 5.363      ;
; -3.838 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.589      ; 5.194      ;
; -3.817 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.117      ; 5.310      ;
; -3.816 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.262      ; 6.127      ;
; -3.814 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.550      ; 5.180      ;
; -3.769 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.262      ; 6.080      ;
; -3.721 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.792      ; 5.241      ;
; -3.720 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[212] ; clk12M       ; SW[0]       ; 1.000        ; 2.415      ; 6.114      ;
; -3.698 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.589      ; 5.054      ;
; -3.696 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[91]  ; clk12M       ; SW[0]       ; 1.000        ; 1.461      ; 5.372      ;
; -3.692 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.621      ; 5.080      ;
; -3.674 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.550      ; 5.040      ;
; -3.674 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.792      ; 5.194      ;
; -3.673 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[212] ; clk12M       ; SW[0]       ; 1.000        ; 2.415      ; 6.067      ;
; -3.668 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.582      ; 5.066      ;
; -3.652 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.117      ; 5.145      ;
; -3.649 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.589      ; 5.005      ;
; -3.649 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[91]  ; clk12M       ; SW[0]       ; 1.000        ; 1.461      ; 5.325      ;
; -3.645 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[47]  ; clk12M       ; SW[0]       ; 1.000        ; 1.752      ; 5.435      ;
; -3.631 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M       ; SW[0]       ; 1.000        ; 1.495      ; 5.340      ;
; -3.629 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.262      ; 5.940      ;
; -3.625 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.550      ; 4.991      ;
; -3.623 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.294      ; 5.966      ;
; -3.620 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M       ; SW[0]       ; 1.000        ; 1.508      ; 5.336      ;
; -3.613 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[159] ; clk12M       ; SW[0]       ; 1.000        ; 1.509      ; 5.332      ;
; -3.612 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M       ; SW[0]       ; 0.500        ; 2.641      ; 5.740      ;
; -3.609 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[100] ; clk12M       ; SW[0]       ; 1.000        ; 1.508      ; 5.332      ;
; -3.600 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[35]  ; clk12M       ; SW[0]       ; 1.000        ; 1.821      ; 5.631      ;
; -3.598 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[47]  ; clk12M       ; SW[0]       ; 1.000        ; 1.752      ; 5.388      ;
; -3.584 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M       ; SW[0]       ; 1.000        ; 1.495      ; 5.293      ;
; -3.580 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.262      ; 5.891      ;
; -3.577 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.621      ; 4.965      ;
; -3.573 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M       ; SW[0]       ; 1.000        ; 1.508      ; 5.289      ;
; -3.566 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.773      ; 5.551      ;
; -3.566 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[159] ; clk12M       ; SW[0]       ; 1.000        ; 1.509      ; 5.285      ;
; -3.565 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M       ; SW[0]       ; 0.500        ; 2.641      ; 5.693      ;
; -3.562 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[100] ; clk12M       ; SW[0]       ; 1.000        ; 1.508      ; 5.285      ;
; -3.553 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.582      ; 4.951      ;
; -3.553 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[35]  ; clk12M       ; SW[0]       ; 1.000        ; 1.821      ; 5.584      ;
; -3.548 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M       ; SW[0]       ; 1.000        ; 1.724      ; 5.488      ;
; -3.542 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[210] ; clk12M       ; SW[0]       ; 1.000        ; 1.660      ; 5.420      ;
; -3.534 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.792      ; 5.054      ;
; -3.533 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[90]  ; clk12M       ; SW[0]       ; 1.000        ; 1.593      ; 5.342      ;
; -3.533 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[212] ; clk12M       ; SW[0]       ; 1.000        ; 2.415      ; 5.927      ;
; -3.528 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.824      ; 5.080      ;
; -3.527 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[212] ; clk12M       ; SW[0]       ; 1.000        ; 2.447      ; 5.953      ;
; -3.519 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.773      ; 5.504      ;
; -3.511 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.640      ; 5.371      ;
; -3.510 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[171] ; clk12M       ; SW[0]       ; 1.000        ; 2.700      ; 6.429      ;
; -3.509 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[91]  ; clk12M       ; SW[0]       ; 1.000        ; 1.461      ; 5.185      ;
; -3.508 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.294      ; 5.851      ;
; -3.507 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[155] ; clk12M       ; SW[0]       ; 1.000        ; 1.761      ; 5.482      ;
; -3.506 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[235] ; clk12M       ; SW[0]       ; 1.000        ; 1.490      ; 5.211      ;
; -3.503 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[91]  ; clk12M       ; SW[0]       ; 1.000        ; 1.493      ; 5.211      ;
; -3.502 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[83]  ; clk12M       ; SW[0]       ; 1.000        ; 1.871      ; 5.594      ;
; -3.501 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M       ; SW[0]       ; 1.000        ; 1.724      ; 5.441      ;
; -3.495 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[210] ; clk12M       ; SW[0]       ; 1.000        ; 1.660      ; 5.373      ;
; -3.491 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[236] ; clk12M       ; SW[0]       ; 1.000        ; 1.812      ; 5.518      ;
; -3.486 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[90]  ; clk12M       ; SW[0]       ; 1.000        ; 1.593      ; 5.295      ;
; -3.485 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.792      ; 5.005      ;
; -3.484 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[212] ; clk12M       ; SW[0]       ; 1.000        ; 2.415      ; 5.878      ;
; -3.481 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M       ; SW[0]       ; 0.500        ; 2.612      ; 5.973      ;
; -3.478 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.621      ; 4.866      ;
; -3.477 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.701      ; 6.397      ;
; -3.475 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[145] ; clk12M       ; SW[0]       ; 1.000        ; 2.792      ; 6.510      ;
; -3.464 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.640      ; 5.324      ;
; -3.463 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[171] ; clk12M       ; SW[0]       ; 1.000        ; 2.700      ; 6.382      ;
; -3.460 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[91]  ; clk12M       ; SW[0]       ; 1.000        ; 1.461      ; 5.136      ;
; -3.460 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[155] ; clk12M       ; SW[0]       ; 1.000        ; 1.761      ; 5.435      ;
; -3.459 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[235] ; clk12M       ; SW[0]       ; 1.000        ; 1.490      ; 5.164      ;
; -3.458 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[133] ; clk12M       ; SW[0]       ; 0.500        ; 3.027      ; 6.204      ;
; -3.458 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[122] ; clk12M       ; SW[0]       ; 1.000        ; 1.550      ; 5.222      ;
; -3.458 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[47]  ; clk12M       ; SW[0]       ; 1.000        ; 1.752      ; 5.248      ;
; -3.457 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.589      ; 4.813      ;
; -3.456 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[112] ; clk12M       ; SW[0]       ; 1.000        ; 1.547      ; 5.219      ;
; -3.455 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[83]  ; clk12M       ; SW[0]       ; 1.000        ; 1.871      ; 5.547      ;
; -3.454 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.582      ; 4.852      ;
; -3.452 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[47]  ; clk12M       ; SW[0]       ; 1.000        ; 1.784      ; 5.274      ;
; -3.446 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[207] ; clk12M       ; SW[0]       ; 1.000        ; 1.727      ; 5.416      ;
; -3.444 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[180] ; clk12M       ; SW[0]       ; 1.000        ; 1.583      ; 5.239      ;
; -3.444 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M       ; SW[0]       ; 1.000        ; 1.495      ; 5.153      ;
; -3.444 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[236] ; clk12M       ; SW[0]       ; 1.000        ; 1.812      ; 5.471      ;
; -3.443 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[26]  ; clk12M       ; SW[0]       ; 1.000        ; 2.123      ; 5.784      ;
; -3.442 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[188] ; clk12M       ; SW[0]       ; 1.000        ; 1.586      ; 5.242      ;
; -3.438 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M       ; SW[0]       ; 1.000        ; 1.527      ; 5.179      ;
; -3.434 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M       ; SW[0]       ; 0.500        ; 2.612      ; 5.926      ;
; -3.433 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[160] ; clk12M       ; SW[0]       ; 1.000        ; 1.880      ; 5.686      ;
; -3.433 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.550      ; 4.799      ;
; -3.433 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M       ; SW[0]       ; 1.000        ; 1.508      ; 5.149      ;
; -3.430 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[30]  ; clk12M       ; SW[0]       ; 1.000        ; 2.221      ; 5.755      ;
; -3.430 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.701      ; 6.350      ;
; -3.428 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[145] ; clk12M       ; SW[0]       ; 1.000        ; 2.792      ; 6.463      ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                         ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.208 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.306      ; 0.659      ;
; -0.175 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.306      ; 0.626      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[0]'                                                                                                                                                                       ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.224 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.254      ; 4.110      ;
; -4.129 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.253      ; 4.204      ;
; -4.107 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.104      ; 4.077      ;
; -4.088 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.244      ; 4.236      ;
; -4.054 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.776      ; 3.802      ;
; -3.962 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.664      ; 3.782      ;
; -3.928 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.131      ; 4.283      ;
; -3.899 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.135      ; 4.316      ;
; -3.843 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.114      ; 4.351      ;
; -3.744 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.116      ; 4.452      ;
; -3.684 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.406      ; 3.802      ;
; -3.677 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.136      ; 4.539      ;
; -3.638 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.614      ; 4.056      ;
; -3.635 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.237      ; 4.682      ;
; -3.592 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.294      ; 3.782      ;
; -3.549 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.087      ; 4.618      ;
; -3.540 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.236      ; 4.776      ;
; -3.499 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.227      ; 4.808      ;
; -3.461 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.650      ; 4.269      ;
; -3.424 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.652      ; 4.308      ;
; -3.393 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.652      ; 4.339      ;
; -3.374 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.652      ; 4.358      ;
; -3.370 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.114      ; 4.824      ;
; -3.351 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 4.157      ;
; -3.341 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.118      ; 4.857      ;
; -3.326 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.317      ; 4.071      ;
; -3.324 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.652      ; 4.408      ;
; -3.323 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 4.073      ;
; -3.307 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 7.251      ; 3.474      ;
; -3.290 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 4.217      ;
; -3.283 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.409      ; 4.206      ;
; -3.282 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.237      ; 5.035      ;
; -3.282 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.238      ; 5.036      ;
; -3.279 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.906      ; 4.707      ;
; -3.277 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.906      ; 4.709      ;
; -3.273 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 4.127      ;
; -3.271 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 4.129      ;
; -3.268 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.244      ; 4.056      ;
; -3.266 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.895      ; 4.709      ;
; -3.263 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 4.245      ;
; -3.255 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.759      ; 4.584      ;
; -3.254 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.097      ; 4.923      ;
; -3.252 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.169      ; 3.997      ;
; -3.250 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.216      ; 4.046      ;
; -3.245 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.217      ; 4.052      ;
; -3.245 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.906      ; 4.741      ;
; -3.227 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.745      ; 4.598      ;
; -3.224 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.733      ; 4.589      ;
; -3.220 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.886      ; 4.746      ;
; -3.217 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; -0.500       ; 7.249      ; 3.562      ;
; -3.208 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 4.300      ;
; -3.206 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.217      ; 4.091      ;
; -3.206 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.756      ; 4.630      ;
; -3.202 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 4.305      ;
; -3.201 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.887      ; 4.766      ;
; -3.198 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.906      ; 4.788      ;
; -3.195 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.787      ; 4.672      ;
; -3.193 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.319      ; 4.206      ;
; -3.191 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.297      ; 4.186      ;
; -3.186 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.099      ; 4.993      ;
; -3.186 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.317      ; 4.211      ;
; -3.184 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.905      ; 4.801      ;
; -3.182 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.905      ; 4.803      ;
; -3.176 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 4.220      ;
; -3.175 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.775      ; 4.680      ;
; -3.171 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.894      ; 4.803      ;
; -3.171 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 4.225      ;
; -3.169 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.756      ; 4.667      ;
; -3.168 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.887      ; 4.799      ;
; -3.168 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.266      ; 4.178      ;
; -3.162 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.217      ; 4.135      ;
; -3.153 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.648      ; 4.575      ;
; -3.150 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.905      ; 4.835      ;
; -3.147 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 4.360      ;
; -3.146 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.648      ; 4.582      ;
; -3.143 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 7.221      ; 3.608      ;
; -3.142 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; -0.500       ; 7.215      ; 3.603      ;
; -3.141 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.896      ; 4.835      ;
; -3.134 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.100      ; 5.046      ;
; -3.133 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 4.267      ;
; -3.132 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.734      ; 4.682      ;
; -3.131 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.218      ; 4.167      ;
; -3.131 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 4.377      ;
; -3.130 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.756      ; 4.706      ;
; -3.130 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.885      ; 4.835      ;
; -3.130 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; -0.500       ; 7.107      ; 3.507      ;
; -3.125 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.737      ; 4.692      ;
; -3.123 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.769      ; 4.726      ;
; -3.110 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.216      ; 4.186      ;
; -3.109 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.896      ; 4.867      ;
; -3.108 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 7.221      ; 3.643      ;
; -3.107 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 4.401      ;
; -3.103 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 4.293      ;
; -3.103 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.877      ; 4.854      ;
; -3.103 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.905      ; 4.882      ;
; -3.100 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 8.119      ; 5.099      ;
; -3.096 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.906      ; 4.890      ;
; -3.095 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.217      ; 4.202      ;
; -3.094 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.169      ; 4.155      ;
; -3.091 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.280      ; 4.269      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                          ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.597 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 0.580      ;
; -0.578 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 0.599      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.359 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.502 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.735      ;
; 0.536 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.781      ;
; 0.537 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.782      ;
; 0.558 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.562 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.795      ;
; 0.567 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.800      ;
; 0.572 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.805      ;
; 0.574 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.807      ;
; 0.577 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.810      ;
; 0.590 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.823      ;
; 0.663 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.897      ;
; 0.676 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.909      ;
; 0.685 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.918      ;
; 0.837 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.070      ;
; 0.837 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.070      ;
; 0.849 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.082      ;
; 0.849 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.082      ;
; 0.851 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.084      ;
; 0.852 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.085      ;
; 0.856 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.089      ;
; 0.857 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.090      ;
; 0.859 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.092      ;
; 0.860 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.093      ;
; 0.868 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.101      ;
; 0.949 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.182      ;
; 0.959 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.192      ;
; 0.963 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.196      ;
; 0.966 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.199      ;
; 0.969 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.202      ;
; 0.971 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.204      ;
; 0.973 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.206      ;
; 0.975 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.208      ;
; 1.019 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.252      ;
; 1.024 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.257      ;
; 1.029 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.262      ;
; 1.049 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.059 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.292      ;
; 1.066 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.299      ;
; 1.081 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.314      ;
; 1.083 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.316      ;
; 1.083 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.316      ;
; 1.087 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.320      ;
; 1.122 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.355      ;
; 1.125 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.358      ;
; 1.135 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.368      ;
; 1.139 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.372      ;
; 1.139 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.372      ;
; 1.139 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.372      ;
; 1.142 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.375      ;
; 1.193 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.426      ;
; 1.197 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.430      ;
; 1.235 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.468      ;
; 1.235 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.468      ;
; 1.251 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.484      ;
; 1.252 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.485      ;
; 1.253 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.486      ;
; 1.254 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.487      ;
; 1.295 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.528      ;
; 1.303 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.536      ;
; 1.316 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.549      ;
; 1.324 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.557      ;
; 1.329 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.574      ;
; 1.341 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.574      ;
; 1.347 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.580      ;
; 1.350 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.574      ;
; 1.350 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.583      ;
; 1.353 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.288     ; 1.222      ;
; 1.358 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.582      ;
; 1.360 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.593      ;
; 1.363 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.596      ;
; 1.364 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.597      ;
; 1.366 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.599      ;
; 1.371 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.604      ;
; 1.377 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.610      ;
; 1.381 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.626      ;
; 1.388 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.285     ; 1.260      ;
; 1.392 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.625      ;
; 1.408 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.641      ;
; 1.408 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.641      ;
; 1.412 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.284     ; 1.285      ;
; 1.413 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.646      ;
; 1.420 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.284     ; 1.293      ;
; 1.425 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.284     ; 1.298      ;
; 1.427 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.660      ;
; 1.433 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.678      ;
; 1.447 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.284     ; 1.320      ;
; 1.454 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.699      ;
; 1.455 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.688      ;
; 1.456 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.689      ;
; 1.460 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.693      ;
; 1.470 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.703      ;
; 1.475 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.708      ;
; 1.476 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.709      ;
; 1.476 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.709      ;
; 1.477 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.710      ;
; 1.477 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.710      ;
; 1.479 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.712      ;
; 1.480 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.713      ;
; 1.483 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.716      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk12M'                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.569 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.789      ;
; 0.592 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.811      ;
; 0.611 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.807      ;
; 0.612 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.808      ;
; 0.612 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.808      ;
; 0.614 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.810      ;
; 0.627 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.823      ;
; 0.635 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.831      ;
; 0.638 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.834      ;
; 0.691 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.910      ;
; 0.844 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.063      ;
; 0.859 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.078      ;
; 0.861 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.080      ;
; 0.881 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.081      ;
; 0.895 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.098      ;
; 0.897 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.097      ;
; 0.897 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.100      ;
; 0.898 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.098      ;
; 0.905 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.108      ;
; 0.911 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.111      ;
; 0.913 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.113      ;
; 0.915 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.115      ;
; 0.954 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.173      ;
; 0.971 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.190      ;
; 0.979 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.198      ;
; 0.991 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.187      ;
; 0.993 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.193      ;
; 1.007 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.203      ;
; 1.007 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.210      ;
; 1.009 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.212      ;
; 1.014 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.210      ;
; 1.021 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.221      ;
; 1.025 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.225      ;
; 1.188 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.388      ;
; 1.230 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.095      ; 1.482      ;
; 1.239 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.442      ;
; 1.242 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.518      ; 4.977      ;
; 1.271 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.474      ;
; 1.273 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.476      ;
; 1.275 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.478      ;
; 1.284 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.484      ;
; 1.296 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.496      ;
; 1.307 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 3.518      ; 5.042      ;
; 1.316 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.516      ;
; 1.320 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.257      ; 3.284      ;
; 1.343 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.546      ;
; 1.359 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.095      ; 1.611      ;
; 1.361 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.095      ; 1.613      ;
; 1.363 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.347      ; 3.417      ;
; 1.371 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.516      ; 5.104      ;
; 1.373 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.257      ; 3.337      ;
; 1.385 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.588      ;
; 1.387 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.590      ;
; 1.392 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.530      ; 5.139      ;
; 1.400 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.255      ; 3.362      ;
; 1.405 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.257      ; 3.369      ;
; 1.406 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.606      ;
; 1.407 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.607      ;
; 1.414 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.346      ; 3.467      ;
; 1.421 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.257      ; 3.385      ;
; 1.424 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.269      ; 3.400      ;
; 1.432 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.344      ; 3.483      ;
; 1.448 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.347      ; 3.502      ;
; 1.458 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.257      ; 3.422      ;
; 1.474 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.257      ; 3.438      ;
; 1.484 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.347      ; 3.538      ;
; 1.485 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.255      ; 3.447      ;
; 1.486 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.095      ; 1.738      ;
; 1.499 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.346      ; 3.552      ;
; 1.501 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.255      ; 3.463      ;
; 1.502 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.702      ;
; 1.509 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.269      ; 3.485      ;
; 1.517 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.344      ; 3.568      ;
; 1.519 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.722      ;
; 1.520 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.342      ; 3.569      ;
; 1.523 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.267      ; 3.497      ;
; 1.525 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.269      ; 3.501      ;
; 1.533 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 3.528      ; 5.278      ;
; 1.534 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.734      ;
; 1.535 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.319      ; 3.561      ;
; 1.535 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.346      ; 3.588      ;
; 1.536 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.257      ; 3.500      ;
; 1.552 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.514      ; 5.283      ;
; 1.553 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.344      ; 3.604      ;
; 1.560 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.327      ; 3.594      ;
; 1.571 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 3.530      ; 5.318      ;
; 1.577 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.528      ; 5.322      ;
; 1.581 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.253      ; 3.541      ;
; 1.589 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.257      ; 3.553      ;
; 1.605 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.342      ; 3.654      ;
; 1.605 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.267      ; 3.579      ;
; 1.607 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.810      ;
; 1.608 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.267      ; 3.582      ;
; 1.608 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.519      ; 5.344      ;
; 1.610 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.357      ; 3.674      ;
; 1.616 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.255      ; 3.578      ;
; 1.617 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 3.516      ; 5.350      ;
; 1.618 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.519      ; 5.354      ;
; 1.619 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.525      ; 5.361      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.985 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.186      ;
; -2.985 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.186      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.179      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.179      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.179      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.179      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.179      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.179      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.179      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.179      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.179      ;
; -2.978 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 3.179      ;
; -2.932 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.104     ; 2.764      ;
; -2.808 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 2.656      ;
; -2.808 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 2.656      ;
; -2.792 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.641      ;
; -2.792 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.641      ;
; -2.792 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.641      ;
; -2.792 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.641      ;
; -2.746 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.947      ;
; -2.746 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.947      ;
; -2.742 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.943      ;
; -2.742 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.943      ;
; -2.742 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.943      ;
; -2.742 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.943      ;
; -2.742 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.943      ;
; -2.742 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.943      ;
; -2.742 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.943      ;
; -2.742 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.943      ;
; -2.742 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.943      ;
; -2.742 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.265      ; 2.943      ;
; -2.730 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.104     ; 2.562      ;
; -2.729 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.262      ; 2.927      ;
; -2.729 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.262      ; 2.927      ;
; -2.710 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.567      ;
; -2.650 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 2.498      ;
; -2.650 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 2.498      ;
; -2.626 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.475      ;
; -2.626 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.475      ;
; -2.626 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.475      ;
; -2.626 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 2.475      ;
; -2.584 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.764      ;
; -2.584 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.764      ;
; -2.584 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.764      ;
; -2.584 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.764      ;
; -2.584 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.764      ;
; -2.584 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.764      ;
; -2.560 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.262      ; 2.758      ;
; -2.560 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.262      ; 2.758      ;
; -2.553 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.079     ; 2.410      ;
; -2.469 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.255      ; 2.660      ;
; -2.463 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.270      ; 2.669      ;
; -2.463 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.270      ; 2.669      ;
; -2.463 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.270      ; 2.669      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.454 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.661      ;
; -2.445 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.258      ; 2.639      ;
; -2.445 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.258      ; 2.639      ;
; -2.445 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.258      ; 2.639      ;
; -2.445 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.258      ; 2.639      ;
; -2.445 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.258      ; 2.639      ;
; -2.445 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.258      ; 2.639      ;
; -2.442 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.263      ; 2.641      ;
; -2.442 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.263      ; 2.641      ;
; -2.405 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.258      ; 2.599      ;
; -2.405 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.258      ; 2.599      ;
; -2.405 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.258      ; 2.599      ;
; -2.405 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.258      ; 2.599      ;
; -2.382 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.562      ;
; -2.382 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.562      ;
; -2.382 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.562      ;
; -2.382 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.562      ;
; -2.382 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.562      ;
; -2.382 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.244      ; 2.562      ;
; -2.306 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.270      ; 2.512      ;
; -2.306 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.270      ; 2.512      ;
; -2.306 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.270      ; 2.512      ;
; -2.304 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.255      ; 2.495      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.503      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.503      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.503      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.503      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.503      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.503      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.503      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.503      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.503      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.271      ; 2.503      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk12M'                                                                                              ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.263 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.161      ; 2.909      ;
; -1.263 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.161      ; 2.909      ;
; -1.263 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.161      ; 2.909      ;
; -1.263 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.161      ; 2.909      ;
; -1.241 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.191      ; 2.917      ;
; -1.241 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.191      ; 2.917      ;
; -1.241 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.191      ; 2.917      ;
; -1.241 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.191      ; 2.917      ;
; -1.241 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.191      ; 2.917      ;
; -1.241 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.191      ; 2.917      ;
; -1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.261      ; 2.869      ;
; -1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.261      ; 2.869      ;
; -1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.261      ; 2.869      ;
; -1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.261      ; 2.869      ;
; -1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.261      ; 2.869      ;
; -1.123 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.261      ; 2.869      ;
; -0.999 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.161      ; 3.145      ;
; -0.999 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.161      ; 3.145      ;
; -0.999 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.161      ; 3.145      ;
; -0.999 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.161      ; 3.145      ;
; -0.979 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.191      ; 3.155      ;
; -0.979 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.191      ; 3.155      ;
; -0.979 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.191      ; 3.155      ;
; -0.979 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.191      ; 3.155      ;
; -0.979 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.191      ; 3.155      ;
; -0.979 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.191      ; 3.155      ;
; -0.817 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.261      ; 3.063      ;
; -0.817 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.261      ; 3.063      ;
; -0.817 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.261      ; 3.063      ;
; -0.817 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.261      ; 3.063      ;
; -0.817 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.261      ; 3.063      ;
; -0.817 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.261      ; 3.063      ;
; 0.788  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 3.172      ; 2.869      ;
; 0.788  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 3.172      ; 2.869      ;
; 0.788  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 3.172      ; 2.869      ;
; 0.788  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 3.172      ; 2.869      ;
; 1.094  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 3.172      ; 3.063      ;
; 1.094  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 3.172      ; 3.063      ;
; 1.094  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 3.172      ; 3.063      ;
; 1.094  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 3.172      ; 3.063      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SW[0]'                                                                                                                                                                  ;
+-------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.343 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.521      ; 5.186      ;
; 0.375 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.522      ; 5.155      ;
; 0.377 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.555      ; 5.186      ;
; 0.377 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.971      ; 5.097      ;
; 0.409 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.556      ; 5.155      ;
; 0.429 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.108      ; 5.287      ;
; 0.453 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.521      ; 5.076      ;
; 0.464 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.569      ; 5.117      ;
; 0.478 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.110      ; 5.223      ;
; 0.484 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.971      ; 4.990      ;
; 0.487 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.555      ; 5.076      ;
; 0.496 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.570      ; 5.086      ;
; 0.498 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.603      ; 5.117      ;
; 0.518 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.076      ; 5.168      ;
; 0.530 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.604      ; 5.086      ;
; 0.536 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.108      ; 5.180      ;
; 0.553 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.522      ; 4.977      ;
; 0.555 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.971      ; 4.919      ;
; 0.560 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.943      ; 5.112      ;
; 0.574 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.569      ; 5.007      ;
; 0.576 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.971      ; 4.898      ;
; 0.579 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.968      ; 5.115      ;
; 0.580 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.968      ; 5.114      ;
; 0.584 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.555      ; 5.118      ;
; 0.585 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.110      ; 5.116      ;
; 0.587 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.556      ; 4.977      ;
; 0.587 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.556      ; 5.116      ;
; 0.589 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.569      ; 5.106      ;
; 0.590 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.676      ; 5.118      ;
; 0.593 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.972      ; 5.108      ;
; 0.595 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.569      ; 5.117      ;
; 0.597 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; clk12M                                            ; SW[0]       ; 0.500        ; 6.078      ; 5.059      ;
; 0.601 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.971      ; 4.873      ;
; 0.602 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.675      ; 5.108      ;
; 0.604 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 1.000        ; 5.698      ; 5.097      ;
; 0.607 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.108      ; 5.109      ;
; 0.608 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.603      ; 5.007      ;
; 0.615 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.521      ; 4.914      ;
; 0.616 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.556      ; 5.087      ;
; 0.618 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.589      ; 5.118      ;
; 0.619 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.557      ; 5.085      ;
; 0.620 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; clk12M                                            ; SW[0]       ; 0.500        ; 6.079      ; 5.056      ;
; 0.621 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.590      ; 5.116      ;
; 0.621 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.570      ; 5.075      ;
; 0.622 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.677      ; 5.087      ;
; 0.623 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.603      ; 5.106      ;
; 0.624 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.710      ; 5.118      ;
; 0.625 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.076      ; 5.061      ;
; 0.627 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.520      ; 5.165      ;
; 0.627 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.570      ; 5.086      ;
; 0.628 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.108      ; 5.088      ;
; 0.629 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.603      ; 5.117      ;
; 0.633 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 6.003      ; 4.873      ;
; 0.634 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.676      ; 5.077      ;
; 0.636 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.709      ; 5.108      ;
; 0.644 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.521      ; 4.885      ;
; 0.649 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.555      ; 4.914      ;
; 0.650 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.590      ; 5.087      ;
; 0.653 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.591      ; 5.085      ;
; 0.653 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.108      ; 5.063      ;
; 0.655 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.604      ; 5.075      ;
; 0.656 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.711      ; 5.087      ;
; 0.656 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.110      ; 5.045      ;
; 0.656 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.835      ; 5.287      ;
; 0.659 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.521      ; 5.134      ;
; 0.661 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.554      ; 5.165      ;
; 0.661 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.604      ; 5.086      ;
; 0.667 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.943      ; 5.005      ;
; 0.668 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.710      ; 5.077      ;
; 0.674 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.570      ; 4.908      ;
; 0.675 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.962      ; 4.995      ;
; 0.677 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.110      ; 5.024      ;
; 0.678 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.555      ; 4.885      ;
; 0.685 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.959      ; 5.000      ;
; 0.685 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.140      ; 5.063      ;
; 0.686 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.959      ; 4.999      ;
; 0.686 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.968      ; 5.008      ;
; 0.687 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.968      ; 5.007      ;
; 0.693 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.555      ; 5.134      ;
; 0.694 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.555      ; 5.008      ;
; 0.696 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.076      ; 4.990      ;
; 0.697 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.556      ; 5.006      ;
; 0.699 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.569      ; 4.996      ;
; 0.700 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.972      ; 5.001      ;
; 0.700 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.676      ; 5.008      ;
; 0.702 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.110      ; 4.999      ;
; 0.704 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; clk12M                                            ; SW[0]       ; 0.500        ; 6.078      ; 4.952      ;
; 0.705 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.569      ; 5.007      ;
; 0.705 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 1.000        ; 5.837      ; 5.223      ;
; 0.708 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.604      ; 4.908      ;
; 0.711 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 1.000        ; 5.698      ; 4.990      ;
; 0.712 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.675      ; 4.998      ;
; 0.717 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.076      ; 4.969      ;
; 0.727 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; clk12M                                            ; SW[0]       ; 0.500        ; 6.079      ; 4.949      ;
; 0.727 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.556      ; 5.102      ;
; 0.728 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.589      ; 5.008      ;
; 0.731 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.590      ; 5.006      ;
; 0.733 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.603      ; 4.996      ;
; 0.734 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.710      ; 5.008      ;
; 0.734 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 6.142      ; 4.999      ;
+-------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SW[0]'                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.831 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 2.676      ;
; -4.802 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 2.706      ;
; -4.720 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 2.676      ;
; -4.703 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.681      ;
; -4.700 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.302      ; 2.682      ;
; -4.697 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.687      ;
; -4.691 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 2.705      ;
; -4.691 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.317      ; 2.706      ;
; -4.682 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.702      ;
; -4.679 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.705      ;
; -4.679 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 2.721      ;
; -4.675 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.318      ; 2.723      ;
; -4.673 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 2.834      ;
; -4.662 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 2.846      ;
; -4.611 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 2.896      ;
; -4.610 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 2.897      ;
; -4.591 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.266      ; 2.755      ;
; -4.588 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.775      ; 3.267      ;
; -4.579 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 2.929      ;
; -4.578 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 2.930      ;
; -4.573 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.266      ; 2.773      ;
; -4.562 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 2.834      ;
; -4.556 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.776      ; 3.300      ;
; -4.551 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 2.845      ;
; -4.551 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.317      ; 2.846      ;
; -4.545 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.839      ;
; -4.542 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.302      ; 2.840      ;
; -4.539 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.845      ;
; -4.530 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 2.870      ;
; -4.524 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.860      ;
; -4.524 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.318      ; 2.874      ;
; -4.521 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.863      ;
; -4.500 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 2.896      ;
; -4.499 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 2.897      ;
; -4.483 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.901      ;
; -4.482 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.902      ;
; -4.480 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.302      ; 2.902      ;
; -4.479 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.302      ; 2.903      ;
; -4.477 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.907      ;
; -4.477 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.664      ; 3.267      ;
; -4.476 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.908      ;
; -4.468 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.317      ; 2.929      ;
; -4.467 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.317      ; 2.930      ;
; -4.467 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 2.929      ;
; -4.466 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 2.930      ;
; -4.462 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.922      ;
; -4.461 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.923      ;
; -4.461 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.057      ; 2.676      ;
; -4.460 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.652      ; 3.272      ;
; -4.459 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.925      ;
; -4.459 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 2.941      ;
; -4.458 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 2.926      ;
; -4.458 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 2.942      ;
; -4.457 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.650      ; 3.273      ;
; -4.455 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.318      ; 2.943      ;
; -4.454 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.318      ; 2.944      ;
; -4.454 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.652      ; 3.278      ;
; -4.445 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.665      ; 3.300      ;
; -4.444 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.664      ; 3.300      ;
; -4.439 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.652      ; 3.293      ;
; -4.436 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.652      ; 3.296      ;
; -4.436 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.668      ; 3.312      ;
; -4.433 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.266      ; 2.913      ;
; -4.432 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.666      ; 3.314      ;
; -4.432 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.058      ; 2.706      ;
; -4.431 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.409      ; 3.058      ;
; -4.429 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.408      ; 3.059      ;
; -4.415 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.266      ; 2.931      ;
; -4.391 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 3.116      ;
; -4.371 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.266      ; 2.975      ;
; -4.370 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.266      ; 2.976      ;
; -4.359 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 3.149      ;
; -4.353 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.266      ; 2.993      ;
; -4.352 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.266      ; 2.994      ;
; -4.350 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.946      ; 2.676      ;
; -4.348 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.614      ; 3.346      ;
; -4.333 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.934      ; 2.681      ;
; -4.330 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.614      ; 3.364      ;
; -4.330 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.932      ; 2.682      ;
; -4.327 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.934      ; 2.687      ;
; -4.321 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.946      ; 2.705      ;
; -4.321 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.947      ; 2.706      ;
; -4.320 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.297      ; 3.057      ;
; -4.320 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.298      ; 3.058      ;
; -4.319 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.297      ; 3.058      ;
; -4.312 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.934      ; 2.702      ;
; -4.309 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.934      ; 2.705      ;
; -4.309 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.950      ; 2.721      ;
; -4.305 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.948      ; 2.723      ;
; -4.303 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.057      ; 2.834      ;
; -4.299 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.301      ; 3.082      ;
; -4.298 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.285      ; 3.067      ;
; -4.298 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.285      ; 3.067      ;
; -4.294 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.283      ; 3.069      ;
; -4.293 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.299      ; 3.086      ;
; -4.292 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.058      ; 2.846      ;
; -4.280 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.316      ; 3.116      ;
; -4.278 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.285      ; 3.087      ;
; -4.275 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.285      ; 3.090      ;
; -4.263 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.304      ; 3.121      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.549 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 3.323      ; 2.961      ;
; -0.549 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 3.323      ; 2.961      ;
; -0.549 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 3.323      ; 2.961      ;
; -0.549 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 3.323      ; 2.961      ;
; -0.239 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 3.323      ; 2.771      ;
; -0.239 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 3.323      ; 2.771      ;
; -0.239 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 3.323      ; 2.771      ;
; -0.239 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 3.323      ; 2.771      ;
; 1.442  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.332      ; 2.961      ;
; 1.442  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.332      ; 2.961      ;
; 1.442  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.332      ; 2.961      ;
; 1.442  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.332      ; 2.961      ;
; 1.442  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.332      ; 2.961      ;
; 1.442  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.332      ; 2.961      ;
; 1.603  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.260      ; 3.050      ;
; 1.603  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.260      ; 3.050      ;
; 1.603  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.260      ; 3.050      ;
; 1.603  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.260      ; 3.050      ;
; 1.603  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.260      ; 3.050      ;
; 1.603  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.260      ; 3.050      ;
; 1.625  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.228      ; 3.040      ;
; 1.625  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.228      ; 3.040      ;
; 1.625  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.228      ; 3.040      ;
; 1.625  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.228      ; 3.040      ;
; 1.752  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.332      ; 2.771      ;
; 1.752  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.332      ; 2.771      ;
; 1.752  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.332      ; 2.771      ;
; 1.752  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.332      ; 2.771      ;
; 1.752  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.332      ; 2.771      ;
; 1.752  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.332      ; 2.771      ;
; 1.870  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.260      ; 2.817      ;
; 1.870  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.260      ; 2.817      ;
; 1.870  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.260      ; 2.817      ;
; 1.870  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.260      ; 2.817      ;
; 1.870  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.260      ; 2.817      ;
; 1.870  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.260      ; 2.817      ;
; 1.894  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.228      ; 2.809      ;
; 1.894  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.228      ; 2.809      ;
; 1.894  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.228      ; 2.809      ;
; 1.894  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.228      ; 2.809      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.435 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.373      ;
; 1.435 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.373      ;
; 1.435 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.373      ;
; 1.435 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.373      ;
; 1.450 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.676      ; 2.393      ;
; 1.450 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.676      ; 2.393      ;
; 1.456 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.394      ;
; 1.456 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.394      ;
; 1.456 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.394      ;
; 1.456 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.394      ;
; 1.456 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.394      ;
; 1.456 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.394      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.420      ;
; 1.477 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.668      ; 2.412      ;
; 1.478 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.428      ;
; 1.478 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.428      ;
; 1.478 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.428      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.476      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.476      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.476      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.476      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.476      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.476      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.516      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.516      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.516      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.516      ;
; 1.613 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.676      ; 2.556      ;
; 1.613 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.676      ; 2.556      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.554      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.554      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.554      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.554      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.554      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.554      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 2.576      ;
; 1.633 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.583      ;
; 1.633 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.583      ;
; 1.633 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.583      ;
; 1.640 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.668      ; 2.575      ;
; 1.723 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.675      ; 2.665      ;
; 1.723 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.675      ; 2.665      ;
; 1.744 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.331      ;
; 1.751 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.674      ;
; 1.751 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.674      ;
; 1.751 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.674      ;
; 1.751 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.674      ;
; 1.751 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.674      ;
; 1.751 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.674      ;
; 1.815 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.393      ;
; 1.815 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.393      ;
; 1.815 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.393      ;
; 1.815 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.393      ;
; 1.838 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 2.415      ;
; 1.838 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 2.415      ;
; 1.889 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.675      ; 2.831      ;
; 1.889 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.675      ; 2.831      ;
; 1.897 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.842      ;
; 1.897 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.842      ;
; 1.897 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.842      ;
; 1.897 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.842      ;
; 1.897 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.842      ;
; 1.897 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.842      ;
; 1.897 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.842      ;
; 1.897 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.842      ;
; 1.897 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.842      ;
; 1.897 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.842      ;
; 1.899 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.486      ;
; 1.901 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.846      ;
; 1.901 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 2.846      ;
; 1.916 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 2.476      ;
; 1.978 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.556      ;
; 1.978 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.556      ;
; 1.978 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 2.556      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -2.247 ; -2.247       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]|datad        ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]|datad         ;
; -2.242 ; -2.242       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1779|datad   ;
; -2.227 ; -2.227       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[170]   ;
; -2.222 ; -2.222       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1779|combout ;
; -2.222 ; -2.222       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[10]    ;
; -2.216 ; -2.216       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1778|combout ;
; -2.214 ; -2.214       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]|datac          ;
; -2.212 ; -2.212       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[9]     ;
; -2.204 ; -2.204       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|combout  ;
; -2.203 ; -2.203       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]~1878|combout   ;
; -2.191 ; -2.191       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|dataa    ;
; -2.190 ; -2.190       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]~1878|dataa     ;
; -2.156 ; -2.156       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]|datad        ;
; -2.147 ; -2.147       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1985|combout  ;
; -2.146 ; -2.146       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]~1877|combout   ;
; -2.136 ; -2.136       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[162]   ;
; -2.130 ; -2.130       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]~1775|combout ;
; -2.128 ; -2.128       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]|datac          ;
; -2.127 ; -2.127       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -2.116 ; -2.116       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]~1775|datab   ;
; -2.094 ; -2.094       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -2.080 ; -2.080       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|datab     ;
; -2.078 ; -2.078       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]~1774|combout ;
; -2.066 ; -2.066       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]|datad        ;
; -2.046 ; -2.046       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[106]   ;
; -2.040 ; -2.040       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1893|combout   ;
; -2.021 ; -2.021       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]|datad        ;
; -2.015 ; -2.015       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1988|combout ;
; -2.012 ; -2.012       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|datac   ;
; -2.011 ; -2.011       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|combout ;
; -2.004 ; -2.004       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[30]    ;
; -2.003 ; -2.003       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]|datac         ;
; -2.001 ; -2.001       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1988|datab   ;
; -2.001 ; -2.001       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[157]   ;
; -1.989 ; -1.989       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|datad    ;
; -1.978 ; -1.978       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1823|combout ;
; -1.969 ; -1.969       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|combout  ;
; -1.964 ; -1.964       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]|datad         ;
; -1.963 ; -1.963       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1947|combout  ;
; -1.962 ; -1.962       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1987|combout ;
; -1.958 ; -1.958       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]|datac        ;
; -1.957 ; -1.957       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]|datad        ;
; -1.956 ; -1.956       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[142]   ;
; -1.955 ; -1.955       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]|datad        ;
; -1.944 ; -1.944       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]|datad          ;
; -1.944 ; -1.944       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[64]    ;
; -1.940 ; -1.940       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[66]    ;
; -1.937 ; -1.937       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[151]   ;
; -1.935 ; -1.935       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119]   ;
; -1.931 ; -1.931       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -1.931 ; -1.931       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|datac   ;
; -1.931 ; -1.931       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]|datad        ;
; -1.931 ; -1.931       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|datad   ;
; -1.930 ; -1.930       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|combout ;
; -1.930 ; -1.930       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1848|combout ;
; -1.929 ; -1.929       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datac          ;
; -1.927 ; -1.927       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|datad   ;
; -1.927 ; -1.927       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.924 ; -1.924       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0]     ;
; -1.923 ; -1.923       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|datac   ;
; -1.923 ; -1.923       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -1.922 ; -1.922       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|combout ;
; -1.922 ; -1.922       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|combout  ;
; -1.920 ; -1.920       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]|datad        ;
; -1.920 ; -1.920       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]|datad        ;
; -1.919 ; -1.919       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]|datad        ;
; -1.917 ; -1.917       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1848|dataa   ;
; -1.916 ; -1.916       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]|datac         ;
; -1.915 ; -1.915       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]|datab         ;
; -1.914 ; -1.914       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|combout   ;
; -1.914 ; -1.914       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[63]    ;
; -1.911 ; -1.911       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|combout ;
; -1.911 ; -1.911       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[110]   ;
; -1.911 ; -1.911       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[230]   ;
; -1.909 ; -1.909       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|dataa    ;
; -1.908 ; -1.908       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1817|combout ;
; -1.907 ; -1.907       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|combout ;
; -1.905 ; -1.905       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1865|combout ;
; -1.904 ; -1.904       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]~1738|combout ;
; -1.903 ; -1.903       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -1.902 ; -1.902       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|datad   ;
; -1.902 ; -1.902       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1863|combout ;
; -1.900 ; -1.900       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|datab     ;
; -1.900 ; -1.900       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[128]   ;
; -1.900 ; -1.900       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[192]   ;
; -1.899 ; -1.899       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -1.899 ; -1.899       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1937|combout ;
; -1.899 ; -1.899       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[221]|datad        ;
; -1.899 ; -1.899       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[126]   ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[109]|datac        ;
; -1.897 ; -1.897       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datac     ;
; -1.896 ; -1.896       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]~1952|combout ;
; -1.896 ; -1.896       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1831|combout ;
; -1.896 ; -1.896       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[221]~1745|combout ;
; -1.896 ; -1.896       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|combout   ;
; -1.896 ; -1.896       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[109]   ;
; -1.895 ; -1.895       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1817|dataa   ;
; -1.890 ; -1.890       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]~1738|datab   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                          ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.863  ; 9.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.136 ; 10.136       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|set_color                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 41.511 ; 41.695       ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 41.652 ; 41.652       ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 41.652 ; 41.652       ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 41.660 ; 41.660       ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 41.673 ; 41.673       ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 41.680 ; 41.680       ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 41.680 ; 41.680       ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 81.333 ; 83.333       ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 10.020 ; 10.737 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 7.306  ; 7.309  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 10.020 ; 10.737 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 9.626  ; 10.277 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.846  ; 6.915  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 8.097  ; 8.695  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 9.626  ; 10.277 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 5.269  ; 5.970  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.498  ; 2.670  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 5.269  ; 5.970  ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 4.944  ; 5.619  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 3.382  ; 3.599  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.944  ; 5.619  ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 6.930  ; 7.526  ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 3.641  ; 3.791  ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 6.930  ; 7.526  ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 1.937  ; 2.489  ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 2.004  ; 2.604  ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 1.651  ; 2.194  ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 1.787  ; 2.310  ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 5.381  ; 5.876  ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 5.381  ; 5.876  ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.691 ; -1.831 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.691 ; -1.831 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.426 ; -3.808 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.049 ; -3.172 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.049 ; -3.172 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.299 ; -3.743 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -5.754 ; -6.329 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.874  ; 1.745  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.874  ; 1.745  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -1.185 ; -1.762 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.909  ; 1.812  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.909  ; 1.812  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -1.666 ; -2.243 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.103 ; -0.527 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -1.272 ; -1.476 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -4.406 ; -4.908 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.244 ; -0.694 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.195 ; -0.648 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.103 ; -0.527 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.172 ; -0.618 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -1.806 ; -2.266 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.806 ; -2.266 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.803 ; 4.800 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.803 ; 4.800 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.658 ; 4.652 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.472 ; 4.520 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.291 ; 4.358 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.026 ; 5.082 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.414 ; 4.432 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.713 ; 4.773 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.433 ; 4.484 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.026 ; 5.082 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.922 ; 4.989 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.453 ; 5.562 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.747 ; 4.794 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.453 ; 5.562 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.643 ; 4.734 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.712 ; 4.835 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 6.218 ; 6.347 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.830 ; 3.894 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.322 ; 4.319 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.183 ; 4.176 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.005 ; 4.050 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.830 ; 3.894 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.949 ; 3.965 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.949 ; 3.965 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.236 ; 4.293 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.967 ; 4.015 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.536 ; 4.589 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.436 ; 4.501 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.168 ; 4.255 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.269 ; 4.313 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.946 ; 5.049 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.168 ; 4.255 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.235 ; 4.353 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.680 ; 5.804 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 69.46 MHz  ; 69.46 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 115.74 MHz ; 115.74 MHz      ; clk12M                                            ;      ;
; 159.74 MHz ; 159.74 MHz      ; SW[0]                                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -12.710 ; -1252.201     ;
; clk12M                                              ; -5.933  ; -978.199      ;
; SW[0]                                               ; -3.625  ; -796.951      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.081  ; -0.081        ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -3.802 ; -420.196      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.647 ; -0.647        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.312  ; 0.000         ;
; clk12M                                              ; 0.512  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.658 ; -135.372      ;
; clk12M                                            ; -1.180 ; -18.154       ;
; SW[0]                                             ; 0.274  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -4.281 ; -100.362      ;
; clk12M                                            ; -0.381 ; -1.524        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 1.249  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -3.000 ; -1822.224     ;
; clk12M                                              ; -2.174 ; -385.232      ;
; CLOCK_50                                            ; 9.785  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.612 ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 41.415 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -12.710 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.730     ; 7.916      ;
; -12.658 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.202     ; 6.392      ;
; -12.657 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.761     ; 6.832      ;
; -12.657 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.667     ; 6.926      ;
; -12.606 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.730     ; 7.812      ;
; -12.606 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.730     ; 7.812      ;
; -12.605 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.730     ; 7.811      ;
; -12.603 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.730     ; 7.809      ;
; -12.603 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.730     ; 7.809      ;
; -12.562 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.202     ; 6.296      ;
; -12.562 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.202     ; 6.296      ;
; -12.561 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.202     ; 6.295      ;
; -12.559 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.667     ; 6.828      ;
; -12.559 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.667     ; 6.828      ;
; -12.559 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.202     ; 6.293      ;
; -12.559 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.202     ; 6.293      ;
; -12.558 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.667     ; 6.827      ;
; -12.556 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.667     ; 6.825      ;
; -12.556 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.667     ; 6.825      ;
; -12.531 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.761     ; 6.706      ;
; -12.528 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.761     ; 6.703      ;
; -12.527 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.761     ; 6.702      ;
; -12.526 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.761     ; 6.701      ;
; -12.525 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.761     ; 6.700      ;
; -12.511 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.685     ; 6.762      ;
; -12.509 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.646     ; 6.799      ;
; -12.484 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.518     ; 6.902      ;
; -12.424 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.762     ; 6.598      ;
; -12.421 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.731     ; 7.626      ;
; -12.420 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.762     ; 6.594      ;
; -12.419 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.731     ; 7.624      ;
; -12.417 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.612     ; 6.741      ;
; -12.416 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.077     ; 7.275      ;
; -12.412 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.156     ; 7.192      ;
; -12.390 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.685     ; 6.641      ;
; -12.390 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.685     ; 6.641      ;
; -12.389 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.685     ; 6.640      ;
; -12.388 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.518     ; 6.806      ;
; -12.388 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.518     ; 6.806      ;
; -12.387 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.518     ; 6.805      ;
; -12.387 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.685     ; 6.638      ;
; -12.387 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.685     ; 6.638      ;
; -12.385 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.518     ; 6.803      ;
; -12.385 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.518     ; 6.803      ;
; -12.383 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.646     ; 6.673      ;
; -12.380 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.646     ; 6.670      ;
; -12.379 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.646     ; 6.669      ;
; -12.378 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.646     ; 6.668      ;
; -12.377 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.646     ; 6.667      ;
; -12.377 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.203     ; 6.110      ;
; -12.375 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.203     ; 6.108      ;
; -12.375 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.516     ; 6.795      ;
; -12.374 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.668     ; 6.642      ;
; -12.372 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.668     ; 6.640      ;
; -12.344 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.610     ; 6.670      ;
; -12.326 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.730     ; 7.532      ;
; -12.326 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.730     ; 7.532      ;
; -12.325 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.730     ; 7.531      ;
; -12.325 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.730     ; 7.531      ;
; -12.308 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.156     ; 7.088      ;
; -12.308 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.156     ; 7.088      ;
; -12.307 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.156     ; 7.087      ;
; -12.305 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.156     ; 7.085      ;
; -12.305 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.156     ; 7.085      ;
; -12.298 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.525     ; 6.709      ;
; -12.297 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.777     ; 6.456      ;
; -12.291 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.674     ; 7.553      ;
; -12.291 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.612     ; 6.615      ;
; -12.290 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.077     ; 7.149      ;
; -12.288 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.612     ; 6.612      ;
; -12.287 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.077     ; 7.146      ;
; -12.287 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.612     ; 6.611      ;
; -12.286 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.077     ; 7.145      ;
; -12.286 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.612     ; 6.610      ;
; -12.285 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.077     ; 7.144      ;
; -12.285 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.612     ; 6.609      ;
; -12.284 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.077     ; 7.143      ;
; -12.282 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.202     ; 6.016      ;
; -12.282 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.202     ; 6.016      ;
; -12.281 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.202     ; 6.015      ;
; -12.281 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.202     ; 6.015      ;
; -12.281 ; RAMs_drive:RAM_controller|Parity_register[141] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.649     ; 6.568      ;
; -12.279 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.667     ; 6.548      ;
; -12.279 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.667     ; 6.548      ;
; -12.278 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.667     ; 6.547      ;
; -12.278 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.667     ; 6.547      ;
; -12.277 ; RAMs_drive:RAM_controller|Parity_register[11]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.541     ; 6.672      ;
; -12.276 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.647     ; 6.565      ;
; -12.272 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.647     ; 6.561      ;
; -12.271 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.059     ; 6.148      ;
; -12.254 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.761     ; 6.429      ;
; -12.252 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.761     ; 6.427      ;
; -12.252 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.761     ; 6.427      ;
; -12.249 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.761     ; 6.424      ;
; -12.249 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.516     ; 6.669      ;
; -12.246 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.516     ; 6.666      ;
; -12.245 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.516     ; 6.665      ;
; -12.244 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.516     ; 6.664      ;
; -12.243 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.516     ; 6.663      ;
; -12.240 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.610     ; 6.566      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk12M'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.933 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.830     ; 2.613      ;
; -5.933 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.830     ; 2.613      ;
; -5.932 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.826     ; 2.616      ;
; -5.916 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.827     ; 2.599      ;
; -5.916 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.827     ; 2.599      ;
; -5.915 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.823     ; 2.602      ;
; -5.907 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.827     ; 2.590      ;
; -5.907 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.823     ; 2.594      ;
; -5.907 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.827     ; 2.590      ;
; -5.849 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.587     ; 2.272      ;
; -5.849 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -4.587     ; 2.272      ;
; -5.848 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.583     ; 2.275      ;
; -5.804 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.665     ; 3.149      ;
; -5.804 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.661     ; 3.153      ;
; -5.804 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.665     ; 3.149      ;
; -5.774 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.589     ; 2.195      ;
; -5.774 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.585     ; 2.199      ;
; -5.774 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -4.589     ; 2.195      ;
; -5.773 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.825     ; 2.458      ;
; -5.773 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.821     ; 2.462      ;
; -5.773 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.825     ; 2.458      ;
; -5.757 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.590     ; 2.177      ;
; -5.757 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.586     ; 2.181      ;
; -5.757 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -4.590     ; 2.177      ;
; -5.744 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.673     ; 3.081      ;
; -5.744 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.669     ; 3.085      ;
; -5.744 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.673     ; 3.081      ;
; -5.738 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.841     ; 2.407      ;
; -5.738 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.830     ; 2.418      ;
; -5.738 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.830     ; 2.418      ;
; -5.737 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.826     ; 2.421      ;
; -5.730 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.823     ; 2.417      ;
; -5.730 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.819     ; 2.421      ;
; -5.730 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.823     ; 2.417      ;
; -5.724 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.844     ; 2.390      ;
; -5.721 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.827     ; 2.404      ;
; -5.721 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.827     ; 2.404      ;
; -5.720 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.823     ; 2.407      ;
; -5.716 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.839     ; 2.387      ;
; -5.706 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.592     ; 2.124      ;
; -5.706 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -4.592     ; 2.124      ;
; -5.705 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.588     ; 2.127      ;
; -5.692 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.819     ; 2.383      ;
; -5.692 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.815     ; 2.387      ;
; -5.692 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.819     ; 2.383      ;
; -5.690 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.664     ; 3.036      ;
; -5.690 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.660     ; 3.040      ;
; -5.690 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.664     ; 3.036      ;
; -5.689 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.825     ; 2.374      ;
; -5.689 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.825     ; 2.374      ;
; -5.688 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.821     ; 2.377      ;
; -5.678 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.825     ; 2.363      ;
; -5.678 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.821     ; 2.367      ;
; -5.678 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.825     ; 2.363      ;
; -5.674 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.827     ; 2.357      ;
; -5.674 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.823     ; 2.361      ;
; -5.674 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.827     ; 2.357      ;
; -5.643 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.822     ; 2.331      ;
; -5.643 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.822     ; 2.331      ;
; -5.642 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.818     ; 2.334      ;
; -5.608 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.810     ; 2.308      ;
; -5.608 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.806     ; 2.312      ;
; -5.608 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.810     ; 2.308      ;
; -5.608 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.823     ; 2.295      ;
; -5.608 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.819     ; 2.299      ;
; -5.608 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.823     ; 2.295      ;
; -5.607 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.590     ; 2.027      ;
; -5.607 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -4.590     ; 2.027      ;
; -5.606 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.586     ; 2.030      ;
; -5.591 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.818     ; 2.283      ;
; -5.590 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.818     ; 2.282      ;
; -5.580 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.813     ; 2.277      ;
; -5.570 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.819     ; 2.261      ;
; -5.570 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.815     ; 2.265      ;
; -5.570 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.819     ; 2.261      ;
; -5.567 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.657     ; 2.920      ;
; -5.567 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.657     ; 2.920      ;
; -5.566 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.653     ; 2.923      ;
; -5.559 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.816     ; 2.253      ;
; -5.537 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.821     ; 2.226      ;
; -5.516 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.537     ; 2.989      ;
; -5.516 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.533     ; 2.993      ;
; -5.516 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.537     ; 2.989      ;
; -5.494 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.825     ; 2.179      ;
; -5.494 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.825     ; 2.179      ;
; -5.493 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.818     ; 2.185      ;
; -5.493 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.814     ; 2.189      ;
; -5.493 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.818     ; 2.185      ;
; -5.493 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.821     ; 2.182      ;
; -5.491 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.589     ; 1.912      ;
; -5.491 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.585     ; 1.916      ;
; -5.491 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; SW[0]        ; clk12M      ; 1.000        ; -4.589     ; 1.912      ;
; -5.486 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.810     ; 2.186      ;
; -5.486 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.806     ; 2.190      ;
; -5.486 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.810     ; 2.186      ;
; -5.479 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.502     ; 2.987      ;
; -5.479 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.498     ; 2.991      ;
; -5.479 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.502     ; 2.987      ;
; -5.477 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg          ; SW[0]        ; clk12M      ; 1.000        ; -4.587     ; 1.900      ;
; -5.477 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_datain_reg0     ; SW[0]        ; clk12M      ; 1.000        ; -4.583     ; 1.904      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                        ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.625 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 1.983      ; 5.122      ;
; -3.602 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 1.983      ; 5.099      ;
; -3.502 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 1.983      ; 4.999      ;
; -3.476 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.009      ; 4.999      ;
; -3.442 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 1.983      ; 4.939      ;
; -3.379 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.009      ; 4.902      ;
; -3.279 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.057      ; 5.521      ;
; -3.279 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 2.009      ; 4.802      ;
; -3.279 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 1.983      ; 4.776      ;
; -3.266 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.524      ; 4.684      ;
; -3.244 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.470      ; 4.656      ;
; -3.243 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.524      ; 4.661      ;
; -3.238 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.057      ; 5.480      ;
; -3.221 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.470      ; 4.633      ;
; -3.167 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M       ; SW[0]       ; 1.000        ; 1.983      ; 4.664      ;
; -3.164 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[212] ; clk12M       ; SW[0]       ; 1.000        ; 2.256      ; 5.487      ;
; -3.146 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.700      ; 4.684      ;
; -3.143 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.524      ; 4.561      ;
; -3.138 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.057      ; 5.380      ;
; -3.123 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.700      ; 4.661      ;
; -3.121 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.470      ; 4.533      ;
; -3.121 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[212] ; clk12M       ; SW[0]       ; 1.000        ; 2.256      ; 5.444      ;
; -3.117 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.083      ; 5.385      ;
; -3.117 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.550      ; 4.561      ;
; -3.105 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[91]  ; clk12M       ; SW[0]       ; 1.000        ; 1.405      ; 4.806      ;
; -3.095 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.496      ; 4.533      ;
; -3.094 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M       ; SW[0]       ; 0.500        ; 2.467      ; 5.146      ;
; -3.083 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.524      ; 4.501      ;
; -3.082 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[91]  ; clk12M       ; SW[0]       ; 1.000        ; 1.405      ; 4.783      ;
; -3.078 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.057      ; 5.320      ;
; -3.071 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M       ; SW[0]       ; 0.500        ; 2.467      ; 5.123      ;
; -3.061 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.470      ; 4.473      ;
; -3.057 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[47]  ; clk12M       ; SW[0]       ; 1.000        ; 1.673      ; 4.860      ;
; -3.044 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M       ; SW[0]       ; 1.000        ; 1.451      ; 4.784      ;
; -3.042 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M       ; SW[0]       ; 1.000        ; 1.440      ; 4.777      ;
; -3.037 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[159] ; clk12M       ; SW[0]       ; 1.000        ; 1.452      ; 4.780      ;
; -3.034 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[100] ; clk12M       ; SW[0]       ; 1.000        ; 1.451      ; 4.780      ;
; -3.034 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[47]  ; clk12M       ; SW[0]       ; 1.000        ; 1.673      ; 4.837      ;
; -3.023 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.700      ; 4.561      ;
; -3.021 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M       ; SW[0]       ; 1.000        ; 1.451      ; 4.761      ;
; -3.020 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[35]  ; clk12M       ; SW[0]       ; 1.000        ; 1.725      ; 5.036      ;
; -3.020 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.550      ; 4.464      ;
; -3.019 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M       ; SW[0]       ; 1.000        ; 1.440      ; 4.754      ;
; -3.017 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.668      ; 4.978      ;
; -3.015 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.083      ; 5.283      ;
; -3.014 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[159] ; clk12M       ; SW[0]       ; 1.000        ; 1.452      ; 4.757      ;
; -3.011 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[100] ; clk12M       ; SW[0]       ; 1.000        ; 1.451      ; 4.757      ;
; -3.004 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[212] ; clk12M       ; SW[0]       ; 1.000        ; 2.256      ; 5.327      ;
; -3.003 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[210] ; clk12M       ; SW[0]       ; 1.000        ; 1.580      ; 4.882      ;
; -3.002 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[212] ; clk12M       ; SW[0]       ; 1.000        ; 2.282      ; 5.351      ;
; -2.998 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[116] ; clk12M       ; SW[0]       ; 1.000        ; 1.496      ; 4.436      ;
; -2.997 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.726      ; 4.561      ;
; -2.997 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[35]  ; clk12M       ; SW[0]       ; 1.000        ; 1.725      ; 5.013      ;
; -2.994 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.668      ; 4.955      ;
; -2.982 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[91]  ; clk12M       ; SW[0]       ; 1.000        ; 1.405      ; 4.683      ;
; -2.981 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M       ; SW[0]       ; 1.000        ; 1.643      ; 4.922      ;
; -2.971 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M       ; SW[0]       ; 0.500        ; 2.467      ; 5.023      ;
; -2.964 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[90]  ; clk12M       ; SW[0]       ; 1.000        ; 1.521      ; 4.782      ;
; -2.963 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.700      ; 4.501      ;
; -2.960 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[210] ; clk12M       ; SW[0]       ; 1.000        ; 1.580      ; 4.839      ;
; -2.958 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[212] ; clk12M       ; SW[0]       ; 1.000        ; 2.256      ; 5.281      ;
; -2.956 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[91]  ; clk12M       ; SW[0]       ; 1.000        ; 1.431      ; 4.683      ;
; -2.954 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[133] ; clk12M       ; SW[0]       ; 0.500        ; 2.809      ; 5.563      ;
; -2.950 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[83]  ; clk12M       ; SW[0]       ; 1.000        ; 1.766      ; 5.018      ;
; -2.949 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M       ; SW[0]       ; 1.000        ; 1.643      ; 4.890      ;
; -2.945 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M       ; SW[0]       ; 0.500        ; 2.493      ; 5.023      ;
; -2.944 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[171] ; clk12M       ; SW[0]       ; 1.000        ; 2.527      ; 5.771      ;
; -2.941 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[90]  ; clk12M       ; SW[0]       ; 1.000        ; 1.521      ; 4.759      ;
; -2.939 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M       ; SW[0]       ; 0.500        ; 2.473      ; 5.347      ;
; -2.939 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[155] ; clk12M       ; SW[0]       ; 1.000        ; 1.682      ; 4.916      ;
; -2.937 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.567      ; 4.805      ;
; -2.934 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[47]  ; clk12M       ; SW[0]       ; 1.000        ; 1.673      ; 4.737      ;
; -2.933 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[145] ; clk12M       ; SW[0]       ; 1.000        ; 2.626      ; 5.873      ;
; -2.931 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[133] ; clk12M       ; SW[0]       ; 0.500        ; 2.809      ; 5.540      ;
; -2.928 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[236] ; clk12M       ; SW[0]       ; 1.000        ; 1.724      ; 4.948      ;
; -2.927 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[83]  ; clk12M       ; SW[0]       ; 1.000        ; 1.766      ; 4.995      ;
; -2.925 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[132] ; clk12M       ; SW[0]       ; 0.500        ; 2.839      ; 5.565      ;
; -2.923 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M       ; SW[0]       ; 0.500        ; 4.981      ; 7.696      ;
; -2.922 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[91]  ; clk12M       ; SW[0]       ; 1.000        ; 1.405      ; 4.623      ;
; -2.921 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M       ; SW[0]       ; 1.000        ; 1.451      ; 4.661      ;
; -2.921 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[171] ; clk12M       ; SW[0]       ; 1.000        ; 2.527      ; 5.748      ;
; -2.920 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.550      ; 4.364      ;
; -2.920 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M       ; SW[0]       ; 1.000        ; 1.524      ; 4.338      ;
; -2.919 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M       ; SW[0]       ; 1.000        ; 1.440      ; 4.654      ;
; -2.917 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[235] ; clk12M       ; SW[0]       ; 1.000        ; 1.436      ; 4.650      ;
; -2.917 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[153] ; clk12M       ; SW[0]       ; 1.000        ; 2.527      ; 5.744      ;
; -2.916 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M       ; SW[0]       ; 0.500        ; 2.473      ; 5.324      ;
; -2.916 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[155] ; clk12M       ; SW[0]       ; 1.000        ; 1.682      ; 4.893      ;
; -2.915 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.083      ; 5.183      ;
; -2.915 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M       ; SW[0]       ; 0.500        ; 3.057      ; 5.157      ;
; -2.914 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[159] ; clk12M       ; SW[0]       ; 1.000        ; 1.452      ; 4.657      ;
; -2.914 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.567      ; 4.782      ;
; -2.911 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M       ; SW[0]       ; 0.500        ; 2.467      ; 4.963      ;
; -2.911 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[100] ; clk12M       ; SW[0]       ; 1.000        ; 1.451      ; 4.657      ;
; -2.910 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[30]  ; clk12M       ; SW[0]       ; 1.000        ; 2.079      ; 5.188      ;
; -2.910 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[145] ; clk12M       ; SW[0]       ; 1.000        ; 2.626      ; 5.850      ;
; -2.908 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[47]  ; clk12M       ; SW[0]       ; 1.000        ; 1.699      ; 4.737      ;
; -2.902 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[132] ; clk12M       ; SW[0]       ; 0.500        ; 2.839      ; 5.542      ;
; -2.900 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M       ; SW[0]       ; 1.000        ; 1.726      ; 4.464      ;
; -2.898 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[29]  ; clk12M       ; SW[0]       ; 0.500        ; 2.573      ; 5.270      ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                          ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.081 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 0.583      ;
; -0.057 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 0.559      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                        ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.802 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.392      ; 3.670      ;
; -3.710 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.392      ; 3.762      ;
; -3.667 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.256      ; 3.669      ;
; -3.658 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.385      ; 3.807      ;
; -3.550 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.935      ; 3.465      ;
; -3.491 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.831      ; 3.420      ;
; -3.487 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.278      ; 3.871      ;
; -3.466 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.282      ; 3.896      ;
; -3.454 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.263      ; 3.889      ;
; -3.336 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.265      ; 4.009      ;
; -3.295 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.283      ; 4.068      ;
; -3.262 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.377      ; 4.195      ;
; -3.226 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.611      ; 3.465      ;
; -3.173 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.784      ; 3.691      ;
; -3.170 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.377      ; 4.287      ;
; -3.167 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.507      ; 3.420      ;
; -3.137 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.241      ; 4.184      ;
; -3.118 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.370      ; 4.332      ;
; -3.099 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.814      ; 3.795      ;
; -3.049 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.815      ; 3.846      ;
; -3.014 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.816      ; 3.882      ;
; -2.985 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.618      ; 3.713      ;
; -2.977 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.585      ; 3.138      ;
; -2.957 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.263      ; 4.386      ;
; -2.953 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.815      ; 3.942      ;
; -2.936 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.267      ; 4.411      ;
; -2.934 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.815      ; 3.961      ;
; -2.930 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.075      ; 4.225      ;
; -2.927 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.617      ; 3.770      ;
; -2.923 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 3.671      ;
; -2.914 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.248      ; 4.414      ;
; -2.910 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 3.684      ;
; -2.901 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.583      ; 3.212      ;
; -2.896 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.378      ; 4.562      ;
; -2.886 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.378      ; 4.572      ;
; -2.883 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.517      ; 3.714      ;
; -2.868 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.058      ; 4.270      ;
; -2.860 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.075      ; 4.295      ;
; -2.859 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.618      ; 3.839      ;
; -2.857 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.517      ; 3.740      ;
; -2.856 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 4.289      ;
; -2.850 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.556      ; 3.236      ;
; -2.849 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.460      ; 3.691      ;
; -2.845 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.075      ; 4.310      ;
; -2.845 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.601      ; 3.836      ;
; -2.844 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.420      ; 3.656      ;
; -2.842 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.377      ; 3.615      ;
; -2.841 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.418      ; 3.657      ;
; -2.838 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.075      ; 4.317      ;
; -2.836 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.058      ; 4.302      ;
; -2.832 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.560      ; 3.258      ;
; -2.823 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.939      ; 4.196      ;
; -2.816 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.618      ; 3.882      ;
; -2.815 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.929      ; 4.194      ;
; -2.811 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 3.783      ;
; -2.806 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.420      ; 3.694      ;
; -2.806 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.250      ; 4.524      ;
; -2.805 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.920      ; 4.195      ;
; -2.804 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.075      ; 4.351      ;
; -2.801 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.519      ; 3.798      ;
; -2.801 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.617      ; 3.896      ;
; -2.800 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; -0.500       ; 6.454      ; 3.184      ;
; -2.797 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 3.797      ;
; -2.794 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.560      ; 3.296      ;
; -2.790 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.939      ; 4.229      ;
; -2.789 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.913      ; 4.204      ;
; -2.786 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.068      ; 4.362      ;
; -2.786 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.497      ; 3.791      ;
; -2.784 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 3.810      ;
; -2.783 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.075      ; 4.372      ;
; -2.782 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.467      ; 3.765      ;
; -2.782 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.058      ; 4.356      ;
; -2.775 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.490      ; 3.795      ;
; -2.772 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.939      ; 4.247      ;
; -2.768 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.075      ; 4.387      ;
; -2.767 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 4.378      ;
; -2.765 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.617      ; 3.932      ;
; -2.761 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.922      ; 4.241      ;
; -2.757 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.517      ; 3.840      ;
; -2.756 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.558      ; 3.332      ;
; -2.755 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.268      ; 4.593      ;
; -2.754 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.965      ; 4.291      ;
; -2.753 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.075      ; 4.402      ;
; -2.749 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.421      ; 3.752      ;
; -2.744 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.058      ; 4.394      ;
; -2.736 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.058      ; 4.402      ;
; -2.735 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.817      ; 4.162      ;
; -2.735 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.618      ; 3.963      ;
; -2.732 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.914      ; 4.262      ;
; -2.732 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.934      ; 4.282      ;
; -2.727 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.429      ; 3.232      ;
; -2.725 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.491      ; 3.846      ;
; -2.724 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.051      ; 4.407      ;
; -2.721 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.922      ; 4.281      ;
; -2.720 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.817      ; 4.177      ;
; -2.718 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.420      ; 3.782      ;
; -2.718 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; -0.500       ; 6.558      ; 3.370      ;
; -2.716 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.068      ; 4.432      ;
; -2.716 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.377      ; 3.741      ;
; -2.716 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.939      ; 4.303      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.647 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 0.519      ;
; -0.634 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 0.532      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.312 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.452 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.664      ;
; 0.479 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.486 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.710      ;
; 0.501 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.504 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.508 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.720      ;
; 0.514 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.726      ;
; 0.515 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.727      ;
; 0.516 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.728      ;
; 0.529 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.741      ;
; 0.605 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.817      ;
; 0.606 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.819      ;
; 0.628 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.840      ;
; 0.748 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.759 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.762 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.763 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.764 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
; 0.768 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.980      ;
; 0.769 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.981      ;
; 0.770 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.982      ;
; 0.770 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.982      ;
; 0.772 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.984      ;
; 0.799 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.011      ;
; 0.844 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.056      ;
; 0.848 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.060      ;
; 0.853 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.065      ;
; 0.858 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.070      ;
; 0.859 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.071      ;
; 0.865 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.077      ;
; 0.877 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.089      ;
; 0.884 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.096      ;
; 0.921 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.133      ;
; 0.926 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.138      ;
; 0.933 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.145      ;
; 0.940 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.152      ;
; 0.959 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.171      ;
; 0.961 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.173      ;
; 0.969 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.178      ;
; 0.970 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.182      ;
; 0.974 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.186      ;
; 0.980 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.192      ;
; 1.014 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.226      ;
; 1.015 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.227      ;
; 1.015 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.227      ;
; 1.016 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.228      ;
; 1.021 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.233      ;
; 1.023 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.235      ;
; 1.044 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.256      ;
; 1.050 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.262      ;
; 1.069 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.281      ;
; 1.101 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.313      ;
; 1.109 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.321      ;
; 1.116 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.328      ;
; 1.116 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.328      ;
; 1.124 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.336      ;
; 1.140 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.352      ;
; 1.163 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.375      ;
; 1.172 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.384      ;
; 1.181 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.393      ;
; 1.200 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.412      ;
; 1.205 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.417      ;
; 1.208 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.420      ;
; 1.209 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.421      ;
; 1.210 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.219 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.431      ;
; 1.228 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.441      ;
; 1.229 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.441      ;
; 1.233 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 1.113      ;
; 1.235 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.447      ;
; 1.236 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.448      ;
; 1.243 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.455      ;
; 1.248 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.248 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.249 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.461      ;
; 1.261 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.473      ;
; 1.263 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.487      ;
; 1.265 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.477      ;
; 1.269 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.481      ;
; 1.274 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 1.157      ;
; 1.274 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.486      ;
; 1.295 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.507      ;
; 1.297 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.259     ; 1.182      ;
; 1.299 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.523      ;
; 1.299 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.511      ;
; 1.302 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.259     ; 1.187      ;
; 1.306 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.259     ; 1.191      ;
; 1.308 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.520      ;
; 1.314 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.526      ;
; 1.315 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.527      ;
; 1.319 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.531      ;
; 1.320 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.544      ;
; 1.324 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.259     ; 1.209      ;
; 1.332 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.544      ;
; 1.333 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.545      ;
; 1.333 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.545      ;
; 1.341 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.553      ;
; 1.347 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.559      ;
; 1.347 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.559      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk12M'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.512 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.711      ;
; 0.532 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.730      ;
; 0.548 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.726      ;
; 0.549 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.727      ;
; 0.549 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.727      ;
; 0.550 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.728      ;
; 0.564 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.742      ;
; 0.570 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.748      ;
; 0.570 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.748      ;
; 0.634 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.832      ;
; 0.756 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.954      ;
; 0.765 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.963      ;
; 0.772 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.970      ;
; 0.789 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.971      ;
; 0.797 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 0.981      ;
; 0.801 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.983      ;
; 0.804 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 0.988      ;
; 0.804 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.986      ;
; 0.809 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.991      ;
; 0.809 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 0.993      ;
; 0.816 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.998      ;
; 0.827 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.009      ;
; 0.845 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 1.043      ;
; 0.861 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 1.059      ;
; 0.883 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 1.081      ;
; 0.885 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.067      ;
; 0.893 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.077      ;
; 0.900 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.084      ;
; 0.903 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 1.081      ;
; 0.912 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.094      ;
; 0.920 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.102      ;
; 0.923 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 1.101      ;
; 0.930 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 1.108      ;
; 1.059 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.241      ;
; 1.090 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.274      ;
; 1.121 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.081      ; 1.346      ;
; 1.143 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.325      ;
; 1.146 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.330      ;
; 1.153 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.337      ;
; 1.161 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.343      ;
; 1.161 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.345      ;
; 1.170 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.352      ;
; 1.181 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.365      ;
; 1.211 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.179      ; 4.589      ;
; 1.226 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.410      ;
; 1.226 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.081      ; 1.451      ;
; 1.229 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.081      ; 1.454      ;
; 1.239 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.059      ; 2.987      ;
; 1.257 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.441      ;
; 1.257 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.439      ;
; 1.260 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.442      ;
; 1.272 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 3.178      ; 4.649      ;
; 1.300 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.058      ; 3.047      ;
; 1.301 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.176      ; 4.676      ;
; 1.308 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.059      ; 3.056      ;
; 1.310 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.134      ; 3.133      ;
; 1.326 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.056      ; 3.071      ;
; 1.326 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.071      ; 3.086      ;
; 1.334 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.059      ; 3.082      ;
; 1.335 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.191      ; 4.725      ;
; 1.340 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.081      ; 1.565      ;
; 1.341 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.523      ;
; 1.355 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.132      ; 3.176      ;
; 1.365 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.549      ;
; 1.368 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 1.550      ;
; 1.369 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.058      ; 3.116      ;
; 1.371 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.131      ; 3.191      ;
; 1.385 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.134      ; 3.208      ;
; 1.395 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.058      ; 3.142      ;
; 1.398 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.056      ; 3.143      ;
; 1.401 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.071      ; 3.161      ;
; 1.419 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.056      ; 3.164      ;
; 1.419 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.071      ; 3.179      ;
; 1.421 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.066      ; 3.176      ;
; 1.428 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.134      ; 3.251      ;
; 1.430 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.132      ; 3.251      ;
; 1.434 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.618      ;
; 1.436 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.059      ; 3.184      ;
; 1.445 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 3.186      ; 4.830      ;
; 1.446 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.131      ; 3.266      ;
; 1.454 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.130      ; 3.273      ;
; 1.458 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.110      ; 3.257      ;
; 1.460 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.119      ; 3.268      ;
; 1.472 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.174      ; 4.845      ;
; 1.473 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.144      ; 3.306      ;
; 1.473 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.132      ; 3.294      ;
; 1.477 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.054      ; 3.220      ;
; 1.489 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg    ; clk12M       ; clk12M      ; -0.500       ; 2.131      ; 3.309      ;
; 1.496 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.066      ; 3.251      ;
; 1.496 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.069      ; 3.254      ;
; 1.497 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.058      ; 3.244      ;
; 1.506 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.059      ; 3.254      ;
; 1.507 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.189      ; 4.895      ;
; 1.510 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg ; SW[0]        ; clk12M      ; 0.000        ; 3.179      ; 4.888      ;
; 1.514 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg  ; clk12M       ; clk12M      ; -0.500       ; 2.066      ; 3.269      ;
; 1.514 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                 ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.698      ;
; 1.517 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 3.191      ; 4.907      ;
; 1.520 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg  ; SW[0]        ; clk12M      ; 0.000        ; 3.176      ; 4.895      ;
; 1.521 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg ; clk12M       ; clk12M      ; -0.500       ; 2.056      ; 3.266      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.658 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.944      ;
; -2.658 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.944      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.931      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.931      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.931      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.931      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.931      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.931      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.931      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.931      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.931      ;
; -2.644 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.931      ;
; -2.601 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.021      ; 2.558      ;
; -2.511 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.035      ; 2.482      ;
; -2.511 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.035      ; 2.482      ;
; -2.494 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.466      ;
; -2.494 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.466      ;
; -2.494 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.466      ;
; -2.494 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.466      ;
; -2.461 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.747      ;
; -2.461 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.747      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.740      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.740      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.740      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.740      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.740      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.740      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.740      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.740      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.740      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.351      ; 2.740      ;
; -2.446 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.021      ; 2.403      ;
; -2.413 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.355      ; 2.704      ;
; -2.413 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.355      ; 2.704      ;
; -2.401 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.380      ;
; -2.364 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.035      ; 2.335      ;
; -2.364 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.035      ; 2.335      ;
; -2.347 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.319      ;
; -2.347 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.319      ;
; -2.347 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.319      ;
; -2.347 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.036      ; 2.319      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.355      ; 2.577      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.355      ; 2.577      ;
; -2.284 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.558      ;
; -2.284 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.558      ;
; -2.284 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.558      ;
; -2.284 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.558      ;
; -2.284 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.558      ;
; -2.284 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.558      ;
; -2.282 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.261      ;
; -2.201 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.348      ; 2.485      ;
; -2.181 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.361      ; 2.478      ;
; -2.181 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.361      ; 2.478      ;
; -2.181 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.361      ; 2.478      ;
; -2.175 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.355      ; 2.466      ;
; -2.175 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.355      ; 2.466      ;
; -2.172 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.458      ;
; -2.172 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.458      ;
; -2.172 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.458      ;
; -2.172 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.458      ;
; -2.172 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.458      ;
; -2.172 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.458      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.468      ;
; -2.145 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.431      ;
; -2.145 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.431      ;
; -2.145 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.431      ;
; -2.145 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.431      ;
; -2.129 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.403      ;
; -2.129 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.403      ;
; -2.129 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.403      ;
; -2.129 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.403      ;
; -2.129 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.403      ;
; -2.129 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.338      ; 2.403      ;
; -2.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.361      ; 2.346      ;
; -2.049 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.348      ; 2.333      ;
; -2.049 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.361      ; 2.346      ;
; -2.049 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.361      ; 2.346      ;
; -2.038 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.336      ;
; -2.038 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.336      ;
; -2.038 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.336      ;
; -2.038 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.336      ;
; -2.038 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.336      ;
; -2.038 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.336      ;
; -2.038 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.336      ;
; -2.038 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.336      ;
; -2.038 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.362      ; 2.336      ;
; -2.038 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.350      ; 2.324      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.180 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.035      ; 2.700      ;
; -1.180 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.035      ; 2.700      ;
; -1.180 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.035      ; 2.700      ;
; -1.180 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.035      ; 2.700      ;
; -1.174 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.060      ; 2.719      ;
; -1.174 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.060      ; 2.719      ;
; -1.174 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.060      ; 2.719      ;
; -1.174 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.060      ; 2.719      ;
; -1.174 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.060      ; 2.719      ;
; -1.174 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.060      ; 2.719      ;
; -1.065 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.120      ; 2.670      ;
; -1.065 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.120      ; 2.670      ;
; -1.065 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.120      ; 2.670      ;
; -1.065 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.120      ; 2.670      ;
; -1.065 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.120      ; 2.670      ;
; -1.065 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.120      ; 2.670      ;
; -0.886 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.035      ; 2.906      ;
; -0.886 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.035      ; 2.906      ;
; -0.886 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.035      ; 2.906      ;
; -0.886 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.035      ; 2.906      ;
; -0.865 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.060      ; 2.910      ;
; -0.865 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.060      ; 2.910      ;
; -0.865 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.060      ; 2.910      ;
; -0.865 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.060      ; 2.910      ;
; -0.865 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.060      ; 2.910      ;
; -0.865 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.060      ; 2.910      ;
; -0.735 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.120      ; 2.840      ;
; -0.735 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.120      ; 2.840      ;
; -0.735 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.120      ; 2.840      ;
; -0.735 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.120      ; 2.840      ;
; -0.735 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.120      ; 2.840      ;
; -0.735 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.120      ; 2.840      ;
; 0.635  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 2.820      ; 2.670      ;
; 0.635  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 2.820      ; 2.670      ;
; 0.635  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 2.820      ; 2.670      ;
; 0.635  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 2.820      ; 2.670      ;
; 0.965  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 2.820      ; 2.840      ;
; 0.965  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 2.820      ; 2.840      ;
; 0.965  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 2.820      ; 2.840      ;
; 0.965  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 2.820      ; 2.840      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                                   ;
+-------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.274 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.819      ; 4.642      ;
; 0.291 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.836      ; 4.642      ;
; 0.294 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.821      ; 4.624      ;
; 0.311 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.838      ; 4.624      ;
; 0.366 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.819      ; 4.550      ;
; 0.369 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.863      ; 4.597      ;
; 0.383 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.836      ; 4.550      ;
; 0.386 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.880      ; 4.597      ;
; 0.389 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.865      ; 4.579      ;
; 0.406 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.882      ; 4.579      ;
; 0.441 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.426      ; 4.586      ;
; 0.451 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.821      ; 4.467      ;
; 0.461 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.863      ; 4.505      ;
; 0.468 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.838      ; 4.467      ;
; 0.472 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.847      ; 4.593      ;
; 0.478 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.880      ; 4.505      ;
; 0.480 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.848      ; 4.587      ;
; 0.482 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.962      ; 4.598      ;
; 0.483 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.864      ; 4.597      ;
; 0.489 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.864      ; 4.593      ;
; 0.492 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.849      ; 4.575      ;
; 0.497 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.865      ; 4.587      ;
; 0.498 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.550      ; 4.747      ;
; 0.498 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.863      ; 4.565      ;
; 0.499 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.979      ; 4.598      ;
; 0.500 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.881      ; 4.597      ;
; 0.500 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.850      ; 4.569      ;
; 0.502 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.964      ; 4.580      ;
; 0.503 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.866      ; 4.579      ;
; 0.509 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.866      ; 4.575      ;
; 0.511 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.819      ; 4.405      ;
; 0.515 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.880      ; 4.565      ;
; 0.515 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.961      ; 4.566      ;
; 0.517 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.867      ; 4.569      ;
; 0.518 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.817      ; 4.627      ;
; 0.518 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.865      ; 4.547      ;
; 0.519 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.981      ; 4.580      ;
; 0.520 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.883      ; 4.579      ;
; 0.528 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.836      ; 4.405      ;
; 0.529 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.552      ; 4.701      ;
; 0.530 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.819      ; 4.386      ;
; 0.532 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.978      ; 4.566      ;
; 0.535 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.834      ; 4.627      ;
; 0.535 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.882      ; 4.547      ;
; 0.535 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.963      ; 4.548      ;
; 0.538 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.819      ; 4.609      ;
; 0.544 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.426      ; 4.483      ;
; 0.546 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.865      ; 4.422      ;
; 0.547 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.836      ; 4.386      ;
; 0.552 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.980      ; 4.548      ;
; 0.555 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.836      ; 4.609      ;
; 0.563 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.882      ; 4.422      ;
; 0.564 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.847      ; 4.501      ;
; 0.572 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.848      ; 4.495      ;
; 0.574 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.962      ; 4.506      ;
; 0.575 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.864      ; 4.505      ;
; 0.577 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.524      ; 4.644      ;
; 0.581 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.864      ; 4.501      ;
; 0.589 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.865      ; 4.495      ;
; 0.590 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.863      ; 4.473      ;
; 0.591 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.979      ; 4.506      ;
; 0.592 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.881      ; 4.505      ;
; 0.596 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.848      ; 4.581      ;
; 0.601 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.550      ; 4.644      ;
; 0.606 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.863      ; 4.360      ;
; 0.607 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.880      ; 4.473      ;
; 0.607 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.961      ; 4.474      ;
; 0.609 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.403      ; 4.595      ;
; 0.610 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.817      ; 4.535      ;
; 0.613 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.865      ; 4.581      ;
; 0.615 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.849      ; 4.582      ;
; 0.616 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.848      ; 4.579      ;
; 0.616 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.850      ; 4.563      ;
; 0.618 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.487      ; 3.966      ;
; 0.623 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.880      ; 4.360      ;
; 0.623 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.424      ; 4.599      ;
; 0.624 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.978      ; 4.474      ;
; 0.624 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.424      ; 4.598      ;
; 0.625 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.863      ; 4.341      ;
; 0.627 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.834      ; 4.535      ;
; 0.628 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.865      ; 4.583      ;
; 0.631 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.426      ; 4.396      ;
; 0.632 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.866      ; 4.582      ;
; 0.632 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 5.552      ; 4.598      ;
; 0.633 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.865      ; 4.579      ;
; 0.633 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.867      ; 4.563      ;
; 0.635 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.504      ; 3.966      ;
; 0.635 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.427      ; 4.593      ;
; 0.635 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.866      ; 4.579      ;
; 0.635 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.851      ; 4.564      ;
; 0.636 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.850      ; 4.561      ;
; 0.637 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.523      ; 4.559      ;
; 0.639 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.835      ; 4.293      ;
; 0.641 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.426      ; 4.386      ;
; 0.642 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.880      ; 4.341      ;
; 0.645 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.882      ; 4.583      ;
; 0.646 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 5.426      ; 4.381      ;
; 0.648 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.867      ; 4.565      ;
; 0.649 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.849      ; 4.418      ;
; 0.652 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.883      ; 4.579      ;
+-------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.281 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.617      ; 2.416      ;
; -4.259 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.618      ; 2.439      ;
; -4.179 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.415      ;
; -4.155 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.439      ;
; -4.155 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.439      ;
; -4.155 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.617      ; 2.542      ;
; -4.142 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.436      ;
; -4.139 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.439      ;
; -4.138 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.517      ; 2.459      ;
; -4.135 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.497      ; 2.442      ;
; -4.133 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.618      ; 2.565      ;
; -4.132 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.515      ; 2.463      ;
; -4.123 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.455      ;
; -4.123 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.499      ; 2.456      ;
; -4.058 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.467      ; 2.489      ;
; -4.053 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.541      ;
; -4.050 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.617      ; 2.647      ;
; -4.050 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.617      ; 2.647      ;
; -4.041 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.466      ; 2.505      ;
; -4.034 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.618      ; 2.664      ;
; -4.034 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.618      ; 2.664      ;
; -4.029 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.565      ;
; -4.029 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.565      ;
; -4.024 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.934      ; 2.990      ;
; -4.016 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.562      ;
; -4.013 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.565      ;
; -4.012 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.517      ; 2.585      ;
; -4.009 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.497      ; 2.568      ;
; -4.008 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.935      ; 3.007      ;
; -4.006 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.515      ; 2.589      ;
; -3.995 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.583      ;
; -3.992 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.499      ; 2.587      ;
; -3.957 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.293      ; 2.416      ;
; -3.947 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.647      ;
; -3.947 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.647      ;
; -3.935 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.294      ; 2.439      ;
; -3.934 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.644      ;
; -3.934 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.644      ;
; -3.932 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.467      ; 2.615      ;
; -3.930 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.497      ; 2.647      ;
; -3.930 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.497      ; 2.647      ;
; -3.930 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.664      ;
; -3.930 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.664      ;
; -3.930 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.664      ;
; -3.930 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.664      ;
; -3.929 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.649      ;
; -3.929 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.649      ;
; -3.927 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.517      ; 2.670      ;
; -3.927 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.517      ; 2.670      ;
; -3.923 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.515      ; 2.672      ;
; -3.923 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.515      ; 2.672      ;
; -3.922 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.600      ; 2.758      ;
; -3.921 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.831      ; 2.990      ;
; -3.919 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.659      ;
; -3.919 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.659      ;
; -3.919 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.499      ; 2.660      ;
; -3.919 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.499      ; 2.660      ;
; -3.915 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.466      ; 2.631      ;
; -3.908 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.815      ; 2.987      ;
; -3.904 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.814      ; 2.990      ;
; -3.904 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.831      ; 3.007      ;
; -3.904 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.831      ; 3.007      ;
; -3.903 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.815      ; 2.992      ;
; -3.901 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.834      ; 3.013      ;
; -3.900 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.601      ; 2.781      ;
; -3.897 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.832      ; 3.015      ;
; -3.893 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.815      ; 3.002      ;
; -3.893 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.816      ; 3.003      ;
; -3.857 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.617      ; 2.840      ;
; -3.855 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.190      ; 2.415      ;
; -3.841 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.618      ; 2.857      ;
; -3.835 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.467      ; 2.712      ;
; -3.835 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.467      ; 2.712      ;
; -3.831 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.190      ; 2.439      ;
; -3.831 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.190      ; 2.439      ;
; -3.831 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.293      ; 2.542      ;
; -3.827 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.466      ; 2.719      ;
; -3.827 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.466      ; 2.719      ;
; -3.820 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.497      ; 2.757      ;
; -3.818 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.174      ; 2.436      ;
; -3.815 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.174      ; 2.439      ;
; -3.814 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.193      ; 2.459      ;
; -3.811 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.173      ; 2.442      ;
; -3.809 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.784      ; 3.055      ;
; -3.809 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.294      ; 2.565      ;
; -3.808 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.191      ; 2.463      ;
; -3.801 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.783      ; 3.062      ;
; -3.799 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.174      ; 2.455      ;
; -3.799 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.175      ; 2.456      ;
; -3.796 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.497      ; 2.781      ;
; -3.796 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.497      ; 2.781      ;
; -3.783 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.481      ; 2.778      ;
; -3.780 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.481      ; 2.781      ;
; -3.779 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.500      ; 2.801      ;
; -3.776 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.480      ; 2.784      ;
; -3.773 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.805      ;
; -3.762 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.481      ; 2.799      ;
; -3.759 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.482      ; 2.803      ;
; -3.754 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.514      ; 2.840      ;
; -3.741 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.498      ; 2.837      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk12M'                                                                                                ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.381 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 2.954      ; 2.747      ;
; -0.381 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 2.954      ; 2.747      ;
; -0.381 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 2.954      ; 2.747      ;
; -0.381 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 2.954      ; 2.747      ;
; -0.046 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 2.954      ; 2.582      ;
; -0.046 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 2.954      ; 2.582      ;
; -0.046 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 2.954      ; 2.582      ;
; -0.046 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 2.954      ; 2.582      ;
; 1.391  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.182      ; 2.747      ;
; 1.391  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.182      ; 2.747      ;
; 1.391  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.182      ; 2.747      ;
; 1.391  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.182      ; 2.747      ;
; 1.391  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.182      ; 2.747      ;
; 1.391  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.182      ; 2.747      ;
; 1.521  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.120      ; 2.815      ;
; 1.521  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.120      ; 2.815      ;
; 1.521  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.120      ; 2.815      ;
; 1.521  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.120      ; 2.815      ;
; 1.521  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.120      ; 2.815      ;
; 1.521  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.120      ; 2.815      ;
; 1.543  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.094      ; 2.811      ;
; 1.543  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.094      ; 2.811      ;
; 1.543  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.094      ; 2.811      ;
; 1.543  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.094      ; 2.811      ;
; 1.726  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.182      ; 2.582      ;
; 1.726  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.182      ; 2.582      ;
; 1.726  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.182      ; 2.582      ;
; 1.726  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.182      ; 2.582      ;
; 1.726  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.182      ; 2.582      ;
; 1.726  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.182      ; 2.582      ;
; 1.835  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.120      ; 2.629      ;
; 1.835  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.120      ; 2.629      ;
; 1.835  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.120      ; 2.629      ;
; 1.835  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.120      ; 2.629      ;
; 1.835  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.120      ; 2.629      ;
; 1.835  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.120      ; 2.629      ;
; 1.842  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.094      ; 2.610      ;
; 1.842  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.094      ; 2.610      ;
; 1.842  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.094      ; 2.610      ;
; 1.842  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.094      ; 2.610      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.249 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.219      ;
; 1.249 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.219      ;
; 1.249 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.219      ;
; 1.249 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.219      ;
; 1.270 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 2.245      ;
; 1.270 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 2.245      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.250      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.250      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.250      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.250      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.250      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.250      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.262      ;
; 1.290 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.272      ;
; 1.290 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.272      ;
; 1.290 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.272      ;
; 1.291 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 2.258      ;
; 1.368 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.326      ;
; 1.368 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.326      ;
; 1.368 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.326      ;
; 1.368 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.326      ;
; 1.368 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.326      ;
; 1.368 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.326      ;
; 1.385 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.355      ;
; 1.385 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.355      ;
; 1.385 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.355      ;
; 1.385 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.355      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.409 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.391      ;
; 1.411 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.381      ;
; 1.411 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.381      ;
; 1.411 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.381      ;
; 1.411 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.381      ;
; 1.411 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.381      ;
; 1.411 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.381      ;
; 1.414 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 2.389      ;
; 1.414 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 2.389      ;
; 1.418 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.400      ;
; 1.418 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.400      ;
; 1.418 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 2.400      ;
; 1.440 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 2.407      ;
; 1.517 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 2.492      ;
; 1.517 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 2.492      ;
; 1.519 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.477      ;
; 1.519 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.477      ;
; 1.519 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.477      ;
; 1.519 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.477      ;
; 1.519 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.477      ;
; 1.519 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.477      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.190      ;
; 1.602 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.245      ;
; 1.602 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.245      ;
; 1.602 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.245      ;
; 1.602 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.245      ;
; 1.620 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.261      ;
; 1.620 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.261      ;
; 1.642 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 2.617      ;
; 1.642 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 2.617      ;
; 1.656 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.306      ;
; 1.680 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.650      ;
; 1.680 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.650      ;
; 1.680 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.650      ;
; 1.680 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.650      ;
; 1.680 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.650      ;
; 1.680 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.650      ;
; 1.680 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.650      ;
; 1.680 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.650      ;
; 1.680 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.650      ;
; 1.680 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.650      ;
; 1.686 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.656      ;
; 1.686 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.716      ; 2.656      ;
; 1.699 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 2.326      ;
; 1.746 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.389      ;
; 1.746 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.389      ;
; 1.746 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.389      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.955 ; -1.955       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]|datad         ;
; -1.955 ; -1.955       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1779|datad   ;
; -1.951 ; -1.951       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]|datad        ;
; -1.950 ; -1.950       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]|datac          ;
; -1.945 ; -1.945       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[9]     ;
; -1.944 ; -1.944       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|combout  ;
; -1.943 ; -1.943       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]~1878|combout   ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|dataa    ;
; -1.938 ; -1.938       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]~1878|dataa     ;
; -1.933 ; -1.933       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1778|combout ;
; -1.931 ; -1.931       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1779|combout ;
; -1.931 ; -1.931       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[10]    ;
; -1.928 ; -1.928       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[170]   ;
; -1.902 ; -1.902       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1985|combout  ;
; -1.901 ; -1.901       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]~1877|combout   ;
; -1.874 ; -1.874       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]|datad        ;
; -1.852 ; -1.852       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]~1775|combout ;
; -1.850 ; -1.850       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[162]   ;
; -1.847 ; -1.847       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]~1775|datab   ;
; -1.844 ; -1.844       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -1.841 ; -1.841       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]|datac          ;
; -1.839 ; -1.839       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|datab     ;
; -1.837 ; -1.837       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -1.814 ; -1.814       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]~1774|combout ;
; -1.806 ; -1.806       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1893|combout   ;
; -1.751 ; -1.751       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|datac   ;
; -1.747 ; -1.747       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|combout ;
; -1.742 ; -1.742       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]|datad        ;
; -1.738 ; -1.738       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]|datac         ;
; -1.736 ; -1.736       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[30]    ;
; -1.732 ; -1.732       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1988|combout ;
; -1.731 ; -1.731       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]|datad        ;
; -1.730 ; -1.730       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|datad    ;
; -1.727 ; -1.727       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1988|datab   ;
; -1.720 ; -1.720       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1823|combout ;
; -1.719 ; -1.719       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[157]   ;
; -1.709 ; -1.709       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1947|combout  ;
; -1.708 ; -1.708       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|combout  ;
; -1.707 ; -1.707       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[106]   ;
; -1.694 ; -1.694       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1987|combout ;
; -1.665 ; -1.665       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|datac   ;
; -1.663 ; -1.663       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]|datad        ;
; -1.662 ; -1.662       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|combout ;
; -1.656 ; -1.656       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|datad   ;
; -1.655 ; -1.655       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|datad   ;
; -1.654 ; -1.654       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]|datad        ;
; -1.652 ; -1.652       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|datad   ;
; -1.646 ; -1.646       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]|datad        ;
; -1.644 ; -1.644       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]~1738|combout ;
; -1.642 ; -1.642       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]|datad        ;
; -1.641 ; -1.641       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119]   ;
; -1.639 ; -1.639       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]~1738|datab   ;
; -1.639 ; -1.639       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -1.637 ; -1.637       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|datac   ;
; -1.637 ; -1.637       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]|datad         ;
; -1.636 ; -1.636       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1937|combout ;
; -1.635 ; -1.635       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1865|combout ;
; -1.635 ; -1.635       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1863|combout ;
; -1.634 ; -1.634       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|combout ;
; -1.633 ; -1.633       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|combout ;
; -1.633 ; -1.633       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|combout ;
; -1.632 ; -1.632       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1831|combout ;
; -1.631 ; -1.631       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1883|combout ;
; -1.630 ; -1.630       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[192]   ;
; -1.629 ; -1.629       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|combout ;
; -1.628 ; -1.628       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -1.625 ; -1.625       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datac          ;
; -1.623 ; -1.623       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[170]   ;
; -1.623 ; -1.623       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[230]   ;
; -1.621 ; -1.621       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[66]    ;
; -1.620 ; -1.620       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[151]   ;
; -1.620 ; -1.620       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.619 ; -1.619       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]|datad          ;
; -1.619 ; -1.619       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1779|combout ;
; -1.618 ; -1.618       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -1.617 ; -1.617       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1778|combout ;
; -1.617 ; -1.617       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -1.616 ; -1.616       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]|datac        ;
; -1.616 ; -1.616       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1944|combout  ;
; -1.614 ; -1.614       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|combout  ;
; -1.613 ; -1.613       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[64]    ;
; -1.611 ; -1.611       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1944|dataa    ;
; -1.611 ; -1.611       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[142]   ;
; -1.610 ; -1.610       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|combout   ;
; -1.610 ; -1.610       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[216]~1747|datad   ;
; -1.609 ; -1.609       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1817|combout ;
; -1.609 ; -1.609       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|dataa    ;
; -1.607 ; -1.607       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2024|datac   ;
; -1.607 ; -1.607       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]~1737|combout ;
; -1.607 ; -1.607       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]|datac         ;
; -1.606 ; -1.606       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]|datad        ;
; -1.606 ; -1.606       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -1.605 ; -1.605       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|datab     ;
; -1.604 ; -1.604       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]~1817|dataa   ;
; -1.604 ; -1.604       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datac     ;
; -1.603 ; -1.603       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2024|combout ;
; -1.603 ; -1.603       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[216]|datac        ;
; -1.603 ; -1.603       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]|datab         ;
; -1.602 ; -1.602       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[63]    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.788  ; 9.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.788  ; 9.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.863  ; 9.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.136 ; 10.136       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.209 ; 10.209       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.209 ; 10.209       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|set_color                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[7]                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                                                                                             ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                                                                                             ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                                                                                             ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                                                                                             ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                                                                                            ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                                                                                            ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                                                                                            ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                                                                                            ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                                                                                              ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                                                                                              ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                                                                                              ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                                                                                              ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 41.517 ; 41.701       ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 41.650 ; 41.650       ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 41.650 ; 41.650       ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 41.655 ; 41.655       ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 41.677 ; 41.677       ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 41.682 ; 41.682       ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 41.682 ; 41.682       ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 81.333 ; 83.333       ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 8.962 ; 9.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.523 ; 6.602 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.962 ; 9.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 8.612 ; 9.048 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.115 ; 6.252 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 7.226 ; 7.689 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.612 ; 9.048 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 4.798 ; 5.192 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.285 ; 2.403 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.798 ; 5.192 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 4.435 ; 4.873 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 3.110 ; 3.267 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.435 ; 4.873 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 6.228 ; 6.723 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 3.401 ; 3.460 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 6.228 ; 6.723 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 1.756 ; 2.163 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 1.828 ; 2.275 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 1.487 ; 1.932 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 1.612 ; 2.029 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 4.877 ; 5.232 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 4.877 ; 5.232 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.503 ; -1.606 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.503 ; -1.606 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.938 ; -3.262 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.733 ; -2.868 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.733 ; -2.868 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.851 ; -3.216 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -5.114 ; -5.537 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.640  ; 1.516  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.640  ; 1.516  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -1.065 ; -1.467 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.720  ; 1.621  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.720  ; 1.621  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -1.468 ; -1.878 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.062 ; -0.426 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -1.241 ; -1.433 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -4.014 ; -4.348 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.192 ; -0.568 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.144 ; -0.527 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.062 ; -0.426 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.125 ; -0.503 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -1.660 ; -2.025 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.660 ; -2.025 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.696 ; 4.640 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.696 ; 4.640 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.560 ; 4.504 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.388 ; 4.372 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.215 ; 4.231 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.899 ; 4.903 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.338 ; 4.312 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.611 ; 4.631 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.348 ; 4.339 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.899 ; 4.903 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.815 ; 4.797 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.286 ; 5.336 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.647 ; 4.616 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.286 ; 5.336 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.542 ; 4.610 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.605 ; 4.670 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 6.015 ; 6.032 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.806 ; 3.821 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.268 ; 4.214 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.137 ; 4.083 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.973 ; 3.957 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.806 ; 3.821 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.923 ; 3.898 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.923 ; 3.898 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.186 ; 4.205 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.933 ; 3.923 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.463 ; 4.467 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.382 ; 4.364 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.120 ; 4.184 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.221 ; 4.191 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.834 ; 4.881 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.120 ; 4.184 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.181 ; 4.243 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.534 ; 5.549 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -8.487 ; -818.115      ;
; clk12M                                              ; -4.042 ; -592.867      ;
; SW[0]                                               ; -2.161 ; -449.448      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.152 ; -0.152        ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -2.599 ; -356.633      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.389 ; -0.389        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.187  ; 0.000         ;
; clk12M                                              ; 0.303  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.123 ; -109.967      ;
; clk12M                                            ; -0.484 ; -6.862        ;
; SW[0]                                             ; 0.112  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -2.996 ; -69.553       ;
; clk12M                                            ; -0.107 ; -0.428        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.759  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -3.000 ; -978.157      ;
; clk12M                                              ; -1.000 ; -188.000      ;
; CLOCK_50                                            ; 9.585  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.606 ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 41.451 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -8.487 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.358      ;
; -8.443 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.487      ;
; -8.435 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 4.052      ;
; -8.420 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.973      ;
; -8.414 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.285      ;
; -8.403 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.274      ;
; -8.396 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.267      ;
; -8.396 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.267      ;
; -8.395 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.266      ;
; -8.374 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.418      ;
; -8.370 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.414      ;
; -8.368 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.412      ;
; -8.366 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.990     ; 4.304      ;
; -8.366 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.983      ;
; -8.366 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.410      ;
; -8.365 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.409      ;
; -8.362 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.979      ;
; -8.360 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.977      ;
; -8.358 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.975      ;
; -8.357 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.974      ;
; -8.354 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.031     ; 4.251      ;
; -8.351 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.904      ;
; -8.347 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.900      ;
; -8.345 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.898      ;
; -8.343 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.896      ;
; -8.342 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.895      ;
; -8.319 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.988     ; 4.259      ;
; -8.297 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.990     ; 4.235      ;
; -8.295 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.166      ;
; -8.293 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.990     ; 4.231      ;
; -8.292 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.656     ; 4.564      ;
; -8.291 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.990     ; 4.229      ;
; -8.290 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.161      ;
; -8.289 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.990     ; 4.227      ;
; -8.288 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.990     ; 4.226      ;
; -8.285 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.031     ; 4.182      ;
; -8.281 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.031     ; 4.178      ;
; -8.279 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.031     ; 4.176      ;
; -8.277 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.031     ; 4.174      ;
; -8.276 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.031     ; 4.173      ;
; -8.253 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.929     ; 4.252      ;
; -8.248 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 4.567      ;
; -8.246 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.988     ; 4.186      ;
; -8.244 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.288      ;
; -8.242 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.113      ;
; -8.241 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.285      ;
; -8.238 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.109      ;
; -8.238 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.109      ;
; -8.237 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.057     ; 4.108      ;
; -8.236 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.853      ;
; -8.235 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.988     ; 4.175      ;
; -8.234 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.332     ; 4.830      ;
; -8.233 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.850      ;
; -8.232 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.291     ; 3.869      ;
; -8.231 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.975     ; 4.184      ;
; -8.228 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.988     ; 4.168      ;
; -8.228 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.988     ; 4.168      ;
; -8.227 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.988     ; 4.167      ;
; -8.224 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.988     ; 4.164      ;
; -8.223 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.656     ; 4.495      ;
; -8.221 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.774      ;
; -8.219 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.656     ; 4.491      ;
; -8.218 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.771      ;
; -8.217 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.656     ; 4.489      ;
; -8.215 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.656     ; 4.487      ;
; -8.214 ; RAMs_drive:RAM_controller|Parity_register[165] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.656     ; 4.486      ;
; -8.203 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.988     ; 4.143      ;
; -8.198 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.242      ;
; -8.197 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.075     ; 4.050      ;
; -8.197 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.241      ;
; -8.196 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.240      ;
; -8.195 ; RAMs_drive:RAM_controller|Parity_register[101] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 4.239      ;
; -8.194 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.904     ; 4.218      ;
; -8.190 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.807      ;
; -8.189 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.806      ;
; -8.188 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.805      ;
; -8.187 ; RAMs_drive:RAM_controller|Parity_register[4]   ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.311     ; 3.804      ;
; -8.184 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.929     ; 4.183      ;
; -8.180 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.929     ; 4.179      ;
; -8.179 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 4.498      ;
; -8.178 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.929     ; 4.177      ;
; -8.176 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.929     ; 4.175      ;
; -8.175 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 4.494      ;
; -8.175 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.929     ; 4.174      ;
; -8.175 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.728      ;
; -8.174 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.727      ;
; -8.173 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 4.492      ;
; -8.173 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.726      ;
; -8.172 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.375     ; 4.725      ;
; -8.171 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 4.490      ;
; -8.170 ; RAMs_drive:RAM_controller|Parity_register[167] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 4.489      ;
; -8.167 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.990     ; 4.105      ;
; -8.165 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.332     ; 4.761      ;
; -8.164 ; RAMs_drive:RAM_controller|Parity_register[106] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.990     ; 4.102      ;
; -8.163 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.291     ; 3.800      ;
; -8.162 ; RAMs_drive:RAM_controller|Parity_register[6]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.820     ; 4.270      ;
; -8.162 ; RAMs_drive:RAM_controller|Parity_register[189] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.975     ; 4.115      ;
; -8.161 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.332     ; 4.757      ;
; -8.159 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.291     ; 3.796      ;
; -8.159 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.332     ; 4.755      ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk12M'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.042 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.799     ; 1.742      ;
; -4.033 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.802     ; 1.730      ;
; -4.028 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.793     ; 1.734      ;
; -4.028 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.793     ; 1.734      ;
; -4.027 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.797     ; 1.729      ;
; -4.026 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.735      ;
; -4.017 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.726      ;
; -4.017 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.726      ;
; -4.015 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.787     ; 1.727      ;
; -3.953 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.662      ;
; -3.953 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.662      ;
; -3.951 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.787     ; 1.663      ;
; -3.902 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.793     ; 1.608      ;
; -3.902 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.793     ; 1.608      ;
; -3.900 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.609      ;
; -3.891 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.600      ;
; -3.891 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.600      ;
; -3.889 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.787     ; 1.601      ;
; -3.888 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.784     ; 1.603      ;
; -3.880 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.784     ; 1.595      ;
; -3.875 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.778     ; 1.596      ;
; -3.866 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.577      ;
; -3.866 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.577      ;
; -3.864 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.578      ;
; -3.858 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.569      ;
; -3.858 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.569      ;
; -3.856 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.570      ;
; -3.852 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.569      ;
; -3.852 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.561      ;
; -3.852 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.561      ;
; -3.850 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.787     ; 1.562      ;
; -3.845 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.556      ;
; -3.845 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.556      ;
; -3.843 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.557      ;
; -3.837 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.787     ; 1.549      ;
; -3.825 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.539      ;
; -3.825 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.539      ;
; -3.823 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.540      ;
; -3.819 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.784     ; 1.534      ;
; -3.819 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.784     ; 1.534      ;
; -3.817 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.535      ;
; -3.795 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.511      ;
; -3.795 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.511      ;
; -3.793 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.780     ; 1.512      ;
; -3.785 ; RAMs_drive:RAM_controller|writeDir_16[9]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.816     ; 1.468      ;
; -3.772 ; RAMs_drive:RAM_controller|writeDir_16[3]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.797     ; 1.474      ;
; -3.754 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.796     ; 1.457      ;
; -3.753 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.467      ;
; -3.753 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.467      ;
; -3.751 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.468      ;
; -3.748 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.795     ; 1.452      ;
; -3.732 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.443      ;
; -3.732 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.443      ;
; -3.730 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.776     ; 1.453      ;
; -3.730 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.776     ; 1.453      ;
; -3.730 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.444      ;
; -3.729 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.794     ; 1.434      ;
; -3.728 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.773     ; 1.454      ;
; -3.723 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.439      ;
; -3.723 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.439      ;
; -3.721 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.780     ; 1.440      ;
; -3.716 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.799     ; 1.416      ;
; -3.714 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.793     ; 1.420      ;
; -3.712 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.797     ; 1.414      ;
; -3.700 ; RAMs_drive:RAM_controller|writeDir_16[10] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.875     ; 1.324      ;
; -3.697 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.787     ; 1.409      ;
; -3.694 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.411      ;
; -3.693 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.784     ; 1.408      ;
; -3.693 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.784     ; 1.408      ;
; -3.691 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.409      ;
; -3.680 ; RAMs_drive:RAM_controller|writeDir_16[10] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.876     ; 1.303      ;
; -3.678 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.795     ; 1.382      ;
; -3.672 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.389      ;
; -3.672 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.389      ;
; -3.670 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.779     ; 1.390      ;
; -3.668 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.798     ; 1.369      ;
; -3.658 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.775     ; 1.382      ;
; -3.658 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.776     ; 1.381      ;
; -3.658 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.776     ; 1.381      ;
; -3.656 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.773     ; 1.382      ;
; -3.634 ; RAMs_drive:RAM_controller|writeDir_16[3]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.799     ; 1.334      ;
; -3.626 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.344      ;
; -3.626 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.344      ;
; -3.624 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.778     ; 1.345      ;
; -3.623 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.341      ;
; -3.623 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.778     ; 1.344      ;
; -3.623 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.341      ;
; -3.619 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ; SW[0]        ; clk12M      ; 0.500        ; -2.623     ; 1.495      ;
; -3.619 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; SW[0]        ; clk12M      ; 0.500        ; -2.623     ; 1.495      ;
; -3.617 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0     ; SW[0]        ; clk12M      ; 0.500        ; -2.620     ; 1.496      ;
; -3.608 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.319      ;
; -3.608 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.319      ;
; -3.606 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.320      ;
; -3.595 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.313      ;
; -3.595 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.313      ;
; -3.593 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.778     ; 1.314      ;
; -3.592 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.789     ; 1.302      ;
; -3.592 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.786     ; 1.305      ;
; -3.592 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.789     ; 1.302      ;
; -3.589 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.817     ; 1.271      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.161 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.838      ; 3.619      ;
; -2.156 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.838      ; 3.614      ;
; -2.038 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.838      ; 3.496      ;
; -2.025 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.838      ; 3.483      ;
; -2.018 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.863      ; 3.501      ;
; -1.997 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.461      ; 3.380      ;
; -1.992 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.461      ; 3.375      ;
; -1.954 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.863      ; 3.437      ;
; -1.931 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[29]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.490      ; 3.474      ;
; -1.926 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[29]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.490      ; 3.469      ;
; -1.916 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.450      ; 3.514      ;
; -1.911 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.450      ; 3.509      ;
; -1.910 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[183] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.844      ; 3.807      ;
; -1.909 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[152] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.457      ; 3.339      ;
; -1.906 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[133] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.704      ; 3.663      ;
; -1.905 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[183] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.844      ; 3.802      ;
; -1.904 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[152] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.457      ; 3.334      ;
; -1.903 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[86]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.419      ; 3.375      ;
; -1.901 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.863      ; 3.384      ;
; -1.901 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[133] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.704      ; 3.658      ;
; -1.899 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.838      ; 3.357      ;
; -1.898 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[86]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.419      ; 3.370      ;
; -1.890 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[75]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.588      ; 3.533      ;
; -1.890 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[132] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.722      ; 3.665      ;
; -1.885 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[75]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.588      ; 3.528      ;
; -1.885 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[132] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.722      ; 3.660      ;
; -1.874 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.461      ; 3.257      ;
; -1.866 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[198] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.378      ; 3.388      ;
; -1.861 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.461      ; 3.244      ;
; -1.861 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[198] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.378      ; 3.383      ;
; -1.854 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[73]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.596      ; 3.383      ;
; -1.854 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.486      ; 3.262      ;
; -1.849 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[73]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.596      ; 3.378      ;
; -1.847 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[103] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.692      ; 3.687      ;
; -1.846 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[167] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.631      ; 3.552      ;
; -1.842 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[103] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.692      ; 3.682      ;
; -1.841 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[167] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.631      ; 3.547      ;
; -1.835 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[110] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.795      ; 3.684      ;
; -1.833 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[196] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.697      ; 3.584      ;
; -1.830 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[110] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.795      ; 3.679      ;
; -1.828 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[6]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.804      ; 3.687      ;
; -1.828 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[196] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.697      ; 3.579      ;
; -1.826 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[157] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.460      ; 3.340      ;
; -1.825 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.600      ; 3.477      ;
; -1.824 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[101] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.838      ; 3.282      ;
; -1.823 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.804      ; 3.682      ;
; -1.821 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[157] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.460      ; 3.335      ;
; -1.820 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[21]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.812      ; 3.780      ;
; -1.820 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[173] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.600      ; 3.472      ;
; -1.816 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[105] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.707      ; 3.577      ;
; -1.815 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.565      ; 3.435      ;
; -1.815 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[21]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.812      ; 3.775      ;
; -1.813 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.168      ; 5.029      ;
; -1.811 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[105] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.707      ; 3.572      ;
; -1.810 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.565      ; 3.430      ;
; -1.808 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[29]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.490      ; 3.351      ;
; -1.799 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[134] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.106      ; 3.960      ;
; -1.795 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[29]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.490      ; 3.338      ;
; -1.794 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[134] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.106      ; 3.955      ;
; -1.793 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[45]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.006      ; 3.852      ;
; -1.793 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.450      ; 3.391      ;
; -1.792 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[130] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.441      ; 3.381      ;
; -1.790 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.486      ; 3.198      ;
; -1.788 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[29]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.515      ; 3.356      ;
; -1.788 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[45]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.006      ; 3.847      ;
; -1.787 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[183] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.844      ; 3.684      ;
; -1.787 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[130] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.441      ; 3.376      ;
; -1.786 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.425      ; 3.264      ;
; -1.786 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[152] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.457      ; 3.216      ;
; -1.785 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[109] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.138      ; 4.080      ;
; -1.784 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[94]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.775      ; 3.614      ;
; -1.783 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[133] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.704      ; 3.540      ;
; -1.781 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[1]       ; clk12M                                            ; SW[0]       ; 0.500        ; 2.036      ; 3.866      ;
; -1.781 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[33]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.425      ; 3.259      ;
; -1.780 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.450      ; 3.378      ;
; -1.780 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[86]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.419      ; 3.252      ;
; -1.780 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[109] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.138      ; 4.075      ;
; -1.779 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[94]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.775      ; 3.609      ;
; -1.779 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.533      ; 3.348      ;
; -1.777 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.924      ; 5.176      ;
; -1.774 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[183] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.844      ; 3.671      ;
; -1.774 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.533      ; 3.343      ;
; -1.773 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[152] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.457      ; 3.203      ;
; -1.773 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[195] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.475      ; 3.396      ;
; -1.770 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[133] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.704      ; 3.527      ;
; -1.767 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[117] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.862      ; 3.778      ;
; -1.767 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[86]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.419      ; 3.239      ;
; -1.767 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[75]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.588      ; 3.410      ;
; -1.767 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[132] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.722      ; 3.542      ;
; -1.767 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[183] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.869      ; 3.689      ;
; -1.766 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[152] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.482      ; 3.221      ;
; -1.765 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.924      ; 5.164      ;
; -1.763 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[133] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.729      ; 3.545      ;
; -1.762 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[117] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.862      ; 3.773      ;
; -1.760 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[86]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.444      ; 3.257      ;
; -1.757 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.923      ; 5.155      ;
; -1.757 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[128] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.763      ; 3.570      ;
; -1.755 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 3.191      ; 4.974      ;
; -1.754 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[75]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.588      ; 3.397      ;
; -1.754 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[132] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.722      ; 3.529      ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                          ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.152 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.164      ; 0.359      ;
; -0.131 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.164      ; 0.338      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                    ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.599 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.822      ; 2.303      ;
; -2.569 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.741      ; 2.252      ;
; -2.558 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.822      ; 2.344      ;
; -2.544 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.816      ; 2.352      ;
; -2.518 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.578      ; 2.140      ;
; -2.510 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.518      ; 2.088      ;
; -2.487 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.756      ; 2.349      ;
; -2.468 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.760      ; 2.372      ;
; -2.445 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.505      ; 2.140      ;
; -2.437 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.445      ; 2.088      ;
; -2.391 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.746      ; 2.435      ;
; -2.373 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.749      ; 2.456      ;
; -2.361 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.760      ; 2.479      ;
; -2.321 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.489      ; 2.248      ;
; -2.286 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.811      ; 2.605      ;
; -2.267 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.730      ; 2.543      ;
; -2.248 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.416      ; 2.248      ;
; -2.245 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.811      ; 2.646      ;
; -2.239 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.331      ; 2.172      ;
; -2.231 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.805      ; 2.654      ;
; -2.205 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 2.205      ;
; -2.193 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.390      ; 2.277      ;
; -2.192 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.507      ; 2.395      ;
; -2.187 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.812      ; 2.705      ;
; -2.186 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.812      ; 2.706      ;
; -2.186 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.567      ; 2.461      ;
; -2.185 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.745      ; 2.640      ;
; -2.185 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.334      ; 2.229      ;
; -2.178 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.509      ; 2.411      ;
; -2.171 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.389      ; 2.298      ;
; -2.166 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.258      ; 2.172      ;
; -2.166 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.749      ; 2.663      ;
; -2.157 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.334      ; 2.257      ;
; -2.154 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.634      ; 2.560      ;
; -2.153 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.331      ; 2.258      ;
; -2.145 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.509      ; 2.444      ;
; -2.145 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.390      ; 2.325      ;
; -2.139 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.634      ; 2.575      ;
; -2.135 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.553      ; 2.498      ;
; -2.132 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 2.205      ;
; -2.127 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.508      ; 2.461      ;
; -2.125 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.508      ; 2.463      ;
; -2.122 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.389      ; 2.347      ;
; -2.121 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.331      ; 2.290      ;
; -2.121 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.331      ; 2.290      ;
; -2.120 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.317      ; 2.277      ;
; -2.119 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.434      ; 2.395      ;
; -2.119 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 2.291      ;
; -2.114 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.519      ; 2.485      ;
; -2.113 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.494      ; 2.461      ;
; -2.113 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.634      ; 2.601      ;
; -2.112 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.261      ; 2.229      ;
; -2.111 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.301      ; 2.270      ;
; -2.108 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.198      ; 2.170      ;
; -2.108 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.509      ; 2.481      ;
; -2.107 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.390      ; 2.363      ;
; -2.106 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.199      ; 2.173      ;
; -2.105 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.436      ; 2.411      ;
; -2.103 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.628      ; 2.605      ;
; -2.099 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.628      ; 2.609      ;
; -2.099 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.334      ; 2.315      ;
; -2.098 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.634      ; 2.616      ;
; -2.098 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.316      ; 2.298      ;
; -2.097 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.634      ; 2.617      ;
; -2.097 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.379      ; 2.362      ;
; -2.097 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 2.313      ;
; -2.096 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.171      ; 2.155      ;
; -2.095 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.509      ; 2.494      ;
; -2.092 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.319      ; 2.307      ;
; -2.087 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 2.323      ;
; -2.087 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.567      ; 2.560      ;
; -2.085 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.389      ; 2.384      ;
; -2.084 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.547      ; 2.543      ;
; -2.084 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.628      ; 2.624      ;
; -2.084 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.261      ; 2.257      ;
; -2.080 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.199      ; 2.199      ;
; -2.080 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.258      ; 2.258      ;
; -2.078 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 2.737      ;
; -2.078 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.623      ; 2.625      ;
; -2.078 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.566      ; 2.568      ;
; -2.075 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.731      ; 2.736      ;
; -2.075 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.390      ; 2.395      ;
; -2.073 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.634      ; 2.641      ;
; -2.072 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.436      ; 2.444      ;
; -2.072 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.317      ; 2.325      ;
; -2.071 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.738      ; 2.747      ;
; -2.068 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.634      ; 2.646      ;
; -2.067 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.254      ; 2.267      ;
; -2.067 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.334      ; 2.347      ;
; -2.065 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 2.749      ;
; -2.065 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 2.345      ;
; -2.064 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_16[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.535      ; 2.551      ;
; -2.063 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.731      ; 2.748      ;
; -2.063 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.568      ; 2.585      ;
; -2.062 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.628      ; 2.646      ;
; -2.060 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.553      ; 2.573      ;
; -2.060 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.623      ; 2.643      ;
; -2.060 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.522      ; 2.542      ;
; -2.059 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_16[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.749      ; 2.770      ;
; -2.056 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.634      ; 2.658      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.389 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.314      ;
; -0.380 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.323      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.260 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.387      ;
; 0.277 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.412      ;
; 0.281 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.416      ;
; 0.299 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.302 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.429      ;
; 0.304 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.431      ;
; 0.308 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.435      ;
; 0.310 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.437      ;
; 0.312 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.439      ;
; 0.317 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.444      ;
; 0.338 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.466      ;
; 0.355 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.482      ;
; 0.363 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.490      ;
; 0.436 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.563      ;
; 0.450 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.577      ;
; 0.451 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.578      ;
; 0.452 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.579      ;
; 0.454 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.581      ;
; 0.458 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.585      ;
; 0.458 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.585      ;
; 0.464 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.591      ;
; 0.465 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.592      ;
; 0.466 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.593      ;
; 0.467 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.594      ;
; 0.517 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.644      ;
; 0.518 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.645      ;
; 0.521 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.648      ;
; 0.521 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.648      ;
; 0.524 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.651      ;
; 0.528 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.655      ;
; 0.528 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.655      ;
; 0.530 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.657      ;
; 0.533 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.660      ;
; 0.550 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.677      ;
; 0.554 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.681      ;
; 0.555 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.679      ;
; 0.573 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.700      ;
; 0.573 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.700      ;
; 0.580 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.707      ;
; 0.583 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.710      ;
; 0.590 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.717      ;
; 0.599 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.726      ;
; 0.600 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.727      ;
; 0.602 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.729      ;
; 0.603 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.730      ;
; 0.607 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.734      ;
; 0.611 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.738      ;
; 0.611 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.738      ;
; 0.613 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.740      ;
; 0.653 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.780      ;
; 0.662 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.789      ;
; 0.664 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.791      ;
; 0.666 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.793      ;
; 0.668 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.795      ;
; 0.670 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.797      ;
; 0.673 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.800      ;
; 0.678 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.805      ;
; 0.686 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.812      ;
; 0.698 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.825      ;
; 0.702 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.829      ;
; 0.704 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.839      ;
; 0.711 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.838      ;
; 0.712 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.839      ;
; 0.712 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.839      ;
; 0.719 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 0.651      ;
; 0.722 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.849      ;
; 0.728 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.851      ;
; 0.730 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.853      ;
; 0.733 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.860      ;
; 0.734 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.667      ;
; 0.736 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.863      ;
; 0.738 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.864      ;
; 0.739 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.866      ;
; 0.739 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.865      ;
; 0.742 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 0.676      ;
; 0.743 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.878      ;
; 0.743 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.870      ;
; 0.744 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.871      ;
; 0.748 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 0.682      ;
; 0.750 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.683      ;
; 0.754 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.880      ;
; 0.756 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.882      ;
; 0.760 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.693      ;
; 0.767 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.894      ;
; 0.772 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.906      ;
; 0.777 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vcount[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.907      ;
; 0.778 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.905      ;
; 0.779 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.907      ;
; 0.781 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.909      ;
; 0.783 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.911      ;
; 0.784 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.911      ;
; 0.784 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.912      ;
; 0.786 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.914      ;
; 0.786 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.920      ;
; 0.787 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.914      ;
; 0.788 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.915      ;
; 0.788 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.915      ;
; 0.792 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.918      ;
; 0.794 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.921      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk12M'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.425      ;
; 0.316 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.437      ;
; 0.327 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.435      ;
; 0.327 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.435      ;
; 0.328 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.436      ;
; 0.329 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.437      ;
; 0.337 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.445      ;
; 0.341 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.449      ;
; 0.343 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.451      ;
; 0.364 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.485      ;
; 0.452 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.573      ;
; 0.463 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.587      ;
; 0.472 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.584      ;
; 0.483 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.596      ;
; 0.484 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.596      ;
; 0.484 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.596      ;
; 0.486 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.599      ;
; 0.487 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.599      ;
; 0.487 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.600      ;
; 0.491 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.603      ;
; 0.494 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.606      ;
; 0.515 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.636      ;
; 0.522 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.631      ;
; 0.525 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.633      ;
; 0.529 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.037      ; 0.650      ;
; 0.536 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.644      ;
; 0.538 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.650      ;
; 0.545 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.657      ;
; 0.549 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.662      ;
; 0.552 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.665      ;
; 0.560 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.672      ;
; 0.633 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.745      ;
; 0.636 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.048      ; 2.818      ;
; 0.653 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.063      ; 0.800      ;
; 0.669 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.782      ;
; 0.676 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.789      ;
; 0.677 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.047      ; 2.858      ;
; 0.679 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.792      ;
; 0.682 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.795      ;
; 0.687 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.799      ;
; 0.694 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.806      ;
; 0.707 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.046      ; 2.887      ;
; 0.709 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.056      ; 2.899      ;
; 0.709 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.821      ;
; 0.722 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.063      ; 0.869      ;
; 0.729 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.063      ; 0.876      ;
; 0.732 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.845      ;
; 0.735 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.848      ;
; 0.747 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.860      ;
; 0.758 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.870      ;
; 0.758 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.870      ;
; 0.792 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.054      ; 2.980      ;
; 0.801 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.063      ; 0.948      ;
; 0.808 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.044      ; 2.986      ;
; 0.812 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.924      ;
; 0.821 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.934      ;
; 0.828 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.055      ; 3.017      ;
; 0.833 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.043      ; 3.010      ;
; 0.834 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.946      ;
; 0.847 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.056      ; 3.037      ;
; 0.848 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.049      ; 3.031      ;
; 0.848 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.052      ; 3.034      ;
; 0.852 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.049      ; 3.035      ;
; 0.858 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.050      ; 3.042      ;
; 0.858 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 2.048      ; 3.040      ;
; 0.863 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.046      ; 3.043      ;
; 0.863 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.047      ; 3.044      ;
; 0.869 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.046      ; 3.049      ;
; 0.869 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 2.044      ; 3.047      ;
; 0.870 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.048      ; 3.052      ;
; 0.874 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.987      ;
; 0.877 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; clk12M       ; clk12M      ; -0.500       ; 1.309      ; 1.810      ;
; 0.877 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.042      ; 3.053      ;
; 0.878 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.044      ; 3.056      ;
; 0.881 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.040      ; 3.055      ;
; 0.885 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.042      ; 3.061      ;
; 0.890 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.049      ; 3.073      ;
; 0.892 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.048      ; 3.074      ;
; 0.905 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.054      ; 3.093      ;
; 0.907 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.052      ; 3.093      ;
; 0.909 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ; clk12M       ; clk12M      ; -0.500       ; 1.373      ; 1.906      ;
; 0.910 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 2.049      ; 3.093      ;
; 0.910 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.047      ; 3.091      ;
; 0.911 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; clk12M       ; clk12M      ; -0.500       ; 1.308      ; 1.843      ;
; 0.914 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.046      ; 3.094      ;
; 0.914 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.041      ; 3.089      ;
; 0.919 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.048      ; 3.101      ;
; 0.919 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 2.046      ; 3.099      ;
; 0.920 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; clk12M       ; clk12M      ; -0.500       ; 1.309      ; 1.853      ;
; 0.924 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 1.036      ;
; 0.925 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 1.037      ;
; 0.930 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; clk12M       ; clk12M      ; -0.500       ; 1.309      ; 1.863      ;
; 0.930 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 1.043      ;
; 0.931 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.058      ; 3.123      ;
; 0.931 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 2.056      ; 3.121      ;
; 0.935 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.044      ; 3.113      ;
; 0.939 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; clk12M       ; clk12M      ; -0.500       ; 1.307      ; 1.870      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.123 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.156      ;
; -2.123 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.156      ;
; -2.123 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.156      ;
; -2.123 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.156      ;
; -2.123 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.156      ;
; -2.123 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.156      ;
; -2.123 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.156      ;
; -2.123 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.156      ;
; -2.123 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.156      ;
; -2.123 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.156      ;
; -2.121 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.154      ;
; -2.121 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 2.154      ;
; -2.054 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.098     ; 1.884      ;
; -1.988 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 1.828      ;
; -1.988 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 1.828      ;
; -1.978 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.819      ;
; -1.978 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.819      ;
; -1.978 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.819      ;
; -1.978 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.819      ;
; -1.935 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.103      ; 1.966      ;
; -1.935 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.103      ; 1.966      ;
; -1.889 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.736      ;
; -1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.884      ;
; -1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.884      ;
; -1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.884      ;
; -1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.884      ;
; -1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.884      ;
; -1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.884      ;
; -1.807 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.096      ; 1.831      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.106      ; 1.829      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.106      ; 1.829      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.106      ; 1.829      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.101      ; 1.819      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.101      ; 1.819      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.790 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.825      ;
; -1.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.815      ;
; -1.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.815      ;
; -1.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.815      ;
; -1.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.815      ;
; -1.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.815      ;
; -1.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.815      ;
; -1.758 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.099      ; 1.785      ;
; -1.758 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.099      ; 1.785      ;
; -1.758 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.099      ; 1.785      ;
; -1.758 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.099      ; 1.785      ;
; -1.628 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.661      ;
; -1.628 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.661      ;
; -1.628 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.661      ;
; -1.628 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.661      ;
; -1.628 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.661      ;
; -1.628 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.661      ;
; -1.628 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.661      ;
; -1.628 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.661      ;
; -1.628 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.661      ;
; -1.628 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.661      ;
; -1.623 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.656      ;
; -1.623 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.105      ; 1.656      ;
; -1.601 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.098     ; 1.431      ;
; -1.540 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 1.380      ;
; -1.540 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.088     ; 1.380      ;
; -1.530 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.371      ;
; -1.530 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.371      ;
; -1.530 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.371      ;
; -1.530 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.087     ; 1.371      ;
; -1.485 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.103      ; 1.516      ;
; -1.485 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.103      ; 1.516      ;
; -1.468 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.081     ; 1.315      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.431      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.431      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.431      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.431      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.431      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.090      ; 1.431      ;
; -1.352 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.096      ; 1.376      ;
; -1.342 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.368      ;
; -1.342 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.368      ;
; -1.342 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.368      ;
; -1.342 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.368      ;
; -1.342 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.368      ;
; -1.342 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.098      ; 1.368      ;
; -1.342 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.101      ; 1.371      ;
; -1.342 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.101      ; 1.371      ;
; -1.338 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.106      ; 1.372      ;
; -1.338 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.106      ; 1.372      ;
; -1.338 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.106      ; 1.372      ;
; -1.335 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.370      ;
; -1.335 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.107      ; 1.370      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.484 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 0.668      ; 2.129      ;
; -0.484 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 0.668      ; 2.129      ;
; -0.484 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 0.668      ; 2.129      ;
; -0.484 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 0.668      ; 2.129      ;
; -0.466 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 0.668      ; 1.611      ;
; -0.466 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 0.668      ; 1.611      ;
; -0.466 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 0.668      ; 1.611      ;
; -0.466 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 0.668      ; 1.611      ;
; -0.450 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 0.692      ; 2.119      ;
; -0.450 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 0.692      ; 2.119      ;
; -0.450 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 0.692      ; 2.119      ;
; -0.450 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 0.692      ; 2.119      ;
; -0.450 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 0.692      ; 2.119      ;
; -0.450 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 0.692      ; 2.119      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 0.692      ; 1.610      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 0.692      ; 1.610      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 0.692      ; 1.610      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 0.692      ; 1.610      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 0.692      ; 1.610      ;
; -0.441 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 0.692      ; 1.610      ;
; -0.371 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 0.739      ; 1.587      ;
; -0.371 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 0.739      ; 1.587      ;
; -0.371 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 0.739      ; 1.587      ;
; -0.371 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 0.739      ; 1.587      ;
; -0.371 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 0.739      ; 1.587      ;
; -0.371 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 0.739      ; 1.587      ;
; -0.357 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 0.739      ; 2.073      ;
; -0.357 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 0.739      ; 2.073      ;
; -0.357 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 0.739      ; 2.073      ;
; -0.357 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 0.739      ; 2.073      ;
; -0.357 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 0.739      ; 2.073      ;
; -0.357 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 0.739      ; 2.073      ;
; 0.801  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.911      ; 1.587      ;
; 0.801  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.911      ; 1.587      ;
; 0.801  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.911      ; 1.587      ;
; 0.801  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.911      ; 1.587      ;
; 0.815  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.911      ; 2.073      ;
; 0.815  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.911      ; 2.073      ;
; 0.815  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.911      ; 2.073      ;
; 0.815  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.911      ; 2.073      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                                   ;
+-------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.112 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.791      ; 3.076      ;
; 0.127 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.792      ; 3.062      ;
; 0.156 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.791      ; 3.032      ;
; 0.183 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.819      ; 3.036      ;
; 0.198 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.820      ; 3.022      ;
; 0.227 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.819      ; 2.992      ;
; 0.229 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.792      ; 2.960      ;
; 0.256 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.809      ; 3.033      ;
; 0.256 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.791      ; 2.932      ;
; 0.258 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.876      ; 3.036      ;
; 0.261 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 3.030      ;
; 0.263 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.820      ; 3.036      ;
; 0.263 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.819      ; 3.024      ;
; 0.267 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.875      ; 3.027      ;
; 0.271 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 3.019      ;
; 0.273 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.877      ; 3.022      ;
; 0.276 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.811      ; 3.016      ;
; 0.278 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.821      ; 3.022      ;
; 0.278 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.820      ; 3.010      ;
; 0.280 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.790      ; 3.062      ;
; 0.282 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.876      ; 3.013      ;
; 0.286 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.791      ; 2.902      ;
; 0.295 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.791      ; 3.048      ;
; 0.300 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.820      ; 2.920      ;
; 0.300 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.809      ; 2.989      ;
; 0.302 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.876      ; 2.992      ;
; 0.305 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 2.986      ;
; 0.307 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.820      ; 2.992      ;
; 0.307 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.819      ; 2.980      ;
; 0.311 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.875      ; 2.983      ;
; 0.324 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.790      ; 3.018      ;
; 0.327 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.819      ; 2.892      ;
; 0.335 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 3.027      ;
; 0.342 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.802      ; 2.857      ;
; 0.344 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.595      ; 2.648      ;
; 0.348 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.811      ; 3.028      ;
; 0.350 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 3.025      ;
; 0.350 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.811      ; 3.013      ;
; 0.357 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.819      ; 2.862      ;
; 0.360 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.821      ; 3.025      ;
; 0.363 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.812      ; 3.014      ;
; 0.365 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.811      ; 3.011      ;
; 0.367 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.823      ; 3.021      ;
; 0.373 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 2.917      ;
; 0.375 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.877      ; 2.920      ;
; 0.375 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.822      ; 3.011      ;
; 0.378 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.811      ; 2.914      ;
; 0.379 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 2.983      ;
; 0.380 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.821      ; 2.920      ;
; 0.380 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.820      ; 2.908      ;
; 0.382 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.824      ; 3.007      ;
; 0.384 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.876      ; 2.911      ;
; 0.385 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.064      ; 3.076      ;
; 0.392 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.811      ; 2.984      ;
; 0.394 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 2.981      ;
; 0.397 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.791      ; 2.946      ;
; 0.398 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.830      ; 2.832      ;
; 0.400 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.809      ; 2.889      ;
; 0.400 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.065      ; 3.062      ;
; 0.402 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.876      ; 2.892      ;
; 0.404 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.821      ; 2.981      ;
; 0.405 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 2.886      ;
; 0.407 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.820      ; 2.892      ;
; 0.407 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.819      ; 2.880      ;
; 0.408 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.436      ; 2.957      ;
; 0.411 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.875      ; 2.883      ;
; 0.411 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.823      ; 2.977      ;
; 0.415 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.623      ; 2.608      ;
; 0.418 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.511      ; 3.078      ;
; 0.420 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.510      ; 3.086      ;
; 0.424 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.790      ; 2.918      ;
; 0.429 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.064      ; 3.032      ;
; 0.430 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.809      ; 2.859      ;
; 0.432 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.876      ; 2.862      ;
; 0.435 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 2.856      ;
; 0.437 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.820      ; 2.862      ;
; 0.437 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.819      ; 2.850      ;
; 0.441 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.875      ; 2.853      ;
; 0.442 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.436      ; 2.923      ;
; 0.452 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.811      ; 2.911      ;
; 0.452 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.511      ; 3.044      ;
; 0.454 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.790      ; 2.888      ;
; 0.454 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.510      ; 3.052      ;
; 0.456 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.092      ; 3.036      ;
; 0.465 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.812      ; 2.912      ;
; 0.467 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.811      ; 2.909      ;
; 0.471 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.436      ; 2.894      ;
; 0.471 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.093      ; 3.022      ;
; 0.472 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.830      ; 2.826      ;
; 0.473 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.887      ; 2.832      ;
; 0.473 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.595      ; 2.519      ;
; 0.474 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.820      ; 2.826      ;
; 0.474 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.490      ; 3.013      ;
; 0.477 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.886      ; 2.828      ;
; 0.477 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.822      ; 2.909      ;
; 0.478 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.831      ; 2.832      ;
; 0.479 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.821      ; 2.823      ;
; 0.479 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.810      ; 2.883      ;
; 0.479 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 3.436      ; 2.886      ;
; 0.481 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 3.511      ; 3.015      ;
+-------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.996 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.389      ; 1.473      ;
; -2.990 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.390      ; 1.480      ;
; -2.938 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 1.472      ;
; -2.932 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.469      ;
; -2.931 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 1.479      ;
; -2.931 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.334      ; 1.483      ;
; -2.931 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.331      ; 1.480      ;
; -2.928 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.473      ;
; -2.927 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.319      ; 1.472      ;
; -2.926 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.332      ; 1.486      ;
; -2.923 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.316      ; 1.473      ;
; -2.918 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.483      ;
; -2.917 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.317      ; 1.480      ;
; -2.916 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.485      ;
; -2.910 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.389      ; 1.559      ;
; -2.904 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.390      ; 1.566      ;
; -2.879 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.301      ; 1.502      ;
; -2.878 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.389      ; 1.591      ;
; -2.878 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.389      ; 1.591      ;
; -2.872 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.390      ; 1.598      ;
; -2.872 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.390      ; 1.598      ;
; -2.871 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.300      ; 1.509      ;
; -2.871 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.577      ; 1.786      ;
; -2.865 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.472      ;
; -2.865 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.578      ; 1.793      ;
; -2.859 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.248      ; 1.469      ;
; -2.858 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.479      ;
; -2.858 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.261      ; 1.483      ;
; -2.858 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.258      ; 1.480      ;
; -2.855 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.248      ; 1.473      ;
; -2.854 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.246      ; 1.472      ;
; -2.853 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.259      ; 1.486      ;
; -2.852 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 1.558      ;
; -2.846 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.555      ;
; -2.845 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.248      ; 1.483      ;
; -2.845 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 1.565      ;
; -2.845 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.334      ; 1.569      ;
; -2.845 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.331      ; 1.566      ;
; -2.843 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.248      ; 1.485      ;
; -2.842 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.559      ;
; -2.841 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.319      ; 1.558      ;
; -2.840 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.332      ; 1.572      ;
; -2.837 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.316      ; 1.559      ;
; -2.832 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.569      ;
; -2.831 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.317      ; 1.566      ;
; -2.830 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.571      ;
; -2.820 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 1.590      ;
; -2.820 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 1.590      ;
; -2.814 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.587      ;
; -2.814 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.587      ;
; -2.813 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 1.597      ;
; -2.813 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.330      ; 1.597      ;
; -2.813 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.334      ; 1.601      ;
; -2.813 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.334      ; 1.601      ;
; -2.813 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.331      ; 1.598      ;
; -2.813 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.331      ; 1.598      ;
; -2.813 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.518      ; 1.785      ;
; -2.810 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.591      ;
; -2.810 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.591      ;
; -2.809 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.319      ; 1.590      ;
; -2.809 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.319      ; 1.590      ;
; -2.808 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.332      ; 1.604      ;
; -2.808 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.332      ; 1.604      ;
; -2.807 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.509      ; 1.782      ;
; -2.806 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.228      ; 1.502      ;
; -2.806 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.518      ; 1.792      ;
; -2.806 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.522      ; 1.796      ;
; -2.806 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.519      ; 1.793      ;
; -2.805 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.316      ; 1.591      ;
; -2.805 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.316      ; 1.591      ;
; -2.803 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.509      ; 1.786      ;
; -2.802 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.507      ; 1.785      ;
; -2.801 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.520      ; 1.799      ;
; -2.800 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.601      ;
; -2.800 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.601      ;
; -2.799 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.317      ; 1.598      ;
; -2.799 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.317      ; 1.598      ;
; -2.798 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.227      ; 1.509      ;
; -2.798 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.504      ; 1.786      ;
; -2.798 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.603      ;
; -2.798 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.321      ; 1.603      ;
; -2.793 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.301      ; 1.588      ;
; -2.793 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.509      ; 1.796      ;
; -2.792 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.505      ; 1.793      ;
; -2.791 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.509      ; 1.798      ;
; -2.785 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.300      ; 1.595      ;
; -2.779 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.558      ;
; -2.773 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.248      ; 1.555      ;
; -2.772 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.565      ;
; -2.772 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.261      ; 1.569      ;
; -2.772 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.258      ; 1.566      ;
; -2.769 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.248      ; 1.559      ;
; -2.768 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.246      ; 1.558      ;
; -2.767 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.259      ; 1.572      ;
; -2.761 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.301      ; 1.620      ;
; -2.761 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.301      ; 1.620      ;
; -2.759 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.248      ; 1.569      ;
; -2.757 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.248      ; 1.571      ;
; -2.754 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.489      ; 1.815      ;
; -2.753 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.300      ; 1.627      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk12M'                                                                                                ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.107 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 2.002      ; 2.009      ;
; -0.107 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 2.002      ; 2.009      ;
; -0.107 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 2.002      ; 2.009      ;
; -0.107 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 2.002      ; 2.009      ;
; -0.086 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 2.002      ; 1.530      ;
; -0.086 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 2.002      ; 1.530      ;
; -0.086 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 2.002      ; 1.530      ;
; -0.086 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 2.002      ; 1.530      ;
; 1.113  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 0.782      ; 2.009      ;
; 1.113  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 0.782      ; 2.009      ;
; 1.113  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 0.782      ; 2.009      ;
; 1.113  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 0.782      ; 2.009      ;
; 1.113  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 0.782      ; 2.009      ;
; 1.113  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 0.782      ; 2.009      ;
; 1.134  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 0.782      ; 1.530      ;
; 1.134  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 0.782      ; 1.530      ;
; 1.134  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 0.782      ; 1.530      ;
; 1.134  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 0.782      ; 1.530      ;
; 1.134  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 0.782      ; 1.530      ;
; 1.134  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 0.782      ; 1.530      ;
; 1.205  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 0.733      ; 1.552      ;
; 1.205  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 0.733      ; 1.552      ;
; 1.205  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 0.733      ; 1.552      ;
; 1.205  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 0.733      ; 1.552      ;
; 1.205  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 0.733      ; 1.552      ;
; 1.205  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 0.733      ; 1.552      ;
; 1.206  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 0.733      ; 2.053      ;
; 1.206  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 0.733      ; 2.053      ;
; 1.206  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 0.733      ; 2.053      ;
; 1.206  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 0.733      ; 2.053      ;
; 1.206  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 0.733      ; 2.053      ;
; 1.206  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 0.733      ; 2.053      ;
; 1.231  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 0.708      ; 1.553      ;
; 1.231  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 0.708      ; 1.553      ;
; 1.231  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 0.708      ; 1.553      ;
; 1.231  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 0.708      ; 1.553      ;
; 1.241  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 0.708      ; 2.063      ;
; 1.241  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 0.708      ; 2.063      ;
; 1.241  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 0.708      ; 2.063      ;
; 1.241  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 0.708      ; 2.063      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.300      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.300      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.300      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.300      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.773 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.322      ;
; 0.776 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.324      ;
; 0.776 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.324      ;
; 0.776 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.324      ;
; 0.780 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.320      ;
; 0.780 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.320      ;
; 0.780 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.320      ;
; 0.780 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.320      ;
; 0.780 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.320      ;
; 0.780 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.320      ;
; 0.780 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.323      ;
; 0.780 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.323      ;
; 0.790 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.328      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.380      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.380      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.380      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.380      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.380      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.380      ;
; 0.915 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.269      ;
; 0.917 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.462      ;
; 0.917 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.462      ;
; 0.976 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.323      ;
; 0.976 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.323      ;
; 0.976 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.323      ;
; 0.976 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.323      ;
; 0.985 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 1.331      ;
; 0.985 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 1.331      ;
; 1.044 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 1.380      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.596      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.596      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.601      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.601      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.601      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.601      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.601      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.601      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.601      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.601      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.601      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.601      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.733      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.733      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.733      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.733      ;
; 1.221 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.761      ;
; 1.221 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.761      ;
; 1.221 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.761      ;
; 1.221 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.761      ;
; 1.221 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.761      ;
; 1.221 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.761      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.765      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.765      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.222 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.771      ;
; 1.227 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.775      ;
; 1.227 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.775      ;
; 1.227 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.775      ;
; 1.239 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.777      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.828      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.828      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.828      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.828      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.828      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.828      ;
; 1.332 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.686      ;
; 1.362 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.907      ;
; 1.362 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.907      ;
; 1.418 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.765      ;
; 1.418 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.765      ;
; 1.418 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 1.765      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.450 ; -1.450       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]|datad         ;
; -1.447 ; -1.447       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[9]     ;
; -1.445 ; -1.445       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[10]    ;
; -1.444 ; -1.444       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]|datac          ;
; -1.419 ; -1.419       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -1.418 ; -1.418       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]|datad        ;
; -1.416 ; -1.416       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]|datac          ;
; -1.414 ; -1.414       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[170]   ;
; -1.406 ; -1.406       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1779|datad   ;
; -1.402 ; -1.402       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1779|combout ;
; -1.400 ; -1.400       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|combout  ;
; -1.399 ; -1.399       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]~1878|combout   ;
; -1.391 ; -1.391       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|dataa    ;
; -1.390 ; -1.390       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]~1878|dataa     ;
; -1.389 ; -1.389       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[170]~1778|combout ;
; -1.369 ; -1.369       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]|datad        ;
; -1.365 ; -1.365       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]|datad        ;
; -1.364 ; -1.364       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[162]   ;
; -1.363 ; -1.363       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]|datad        ;
; -1.360 ; -1.360       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1985|combout  ;
; -1.360 ; -1.360       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[230]   ;
; -1.359 ; -1.359       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[9]~1877|combout   ;
; -1.358 ; -1.358       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[106]   ;
; -1.352 ; -1.352       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]~1775|combout ;
; -1.350 ; -1.350       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[142]   ;
; -1.347 ; -1.347       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]|datac        ;
; -1.341 ; -1.341       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]~1775|datab   ;
; -1.338 ; -1.338       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[30]    ;
; -1.337 ; -1.337       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -1.335 ; -1.335       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]|datac         ;
; -1.334 ; -1.334       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]|datad        ;
; -1.329 ; -1.329       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]|datad        ;
; -1.329 ; -1.329       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[151]   ;
; -1.328 ; -1.328       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]|datad         ;
; -1.326 ; -1.326       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|datab     ;
; -1.324 ; -1.324       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119]   ;
; -1.323 ; -1.323       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -1.323 ; -1.323       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[64]    ;
; -1.318 ; -1.318       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|datad    ;
; -1.318 ; -1.318       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -1.316 ; -1.316       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[63]    ;
; -1.315 ; -1.315       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]|datad        ;
; -1.314 ; -1.314       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[162]~1774|combout ;
; -1.313 ; -1.313       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1948|combout  ;
; -1.313 ; -1.313       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]|datac         ;
; -1.310 ; -1.310       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[157]   ;
; -1.309 ; -1.309       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[66]    ;
; -1.305 ; -1.305       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[109]   ;
; -1.302 ; -1.302       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[109]|datac        ;
; -1.302 ; -1.302       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.301 ; -1.301       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[30]~1947|combout  ;
; -1.299 ; -1.299       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[221]|datad        ;
; -1.299 ; -1.299       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datac          ;
; -1.298 ; -1.298       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1893|combout   ;
; -1.294 ; -1.294       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[221]   ;
; -1.292 ; -1.292       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|combout ;
; -1.292 ; -1.292       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[66]|datab         ;
; -1.289 ; -1.289       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1824|datac   ;
; -1.286 ; -1.286       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|combout ;
; -1.284 ; -1.284       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1988|combout ;
; -1.283 ; -1.283       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|datac   ;
; -1.282 ; -1.282       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[192]|datad        ;
; -1.280 ; -1.280       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -1.278 ; -1.278       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]|datad        ;
; -1.278 ; -1.278       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[128]|datad        ;
; -1.277 ; -1.277       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[192]   ;
; -1.276 ; -1.276       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|combout ;
; -1.275 ; -1.275       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]|datad          ;
; -1.275 ; -1.275       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -1.273 ; -1.273       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1988|datab   ;
; -1.273 ; -1.273       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|datac   ;
; -1.273 ; -1.273       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[126]   ;
; -1.273 ; -1.273       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[128]   ;
; -1.271 ; -1.271       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|datad   ;
; -1.270 ; -1.270       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[197]|datad        ;
; -1.270 ; -1.270       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0]     ;
; -1.269 ; -1.269       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[157]~1823|combout ;
; -1.269 ; -1.269       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[141]   ;
; -1.268 ; -1.268       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|datad   ;
; -1.267 ; -1.267       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1866|combout ;
; -1.266 ; -1.266       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[141]|datac        ;
; -1.266 ; -1.266       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1848|combout ;
; -1.265 ; -1.265       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -1.265 ; -1.265       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[197]   ;
; -1.263 ; -1.263       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|combout ;
; -1.262 ; -1.262       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[135]|datad        ;
; -1.260 ; -1.260       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[110]   ;
; -1.258 ; -1.258       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[169]|datad        ;
; -1.257 ; -1.257       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[142]~1848|dataa   ;
; -1.257 ; -1.257       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[135]   ;
; -1.255 ; -1.255       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[230]~1865|combout ;
; -1.253 ; -1.253       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[169]   ;
; -1.252 ; -1.252       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1937|combout ;
; -1.252 ; -1.252       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[221]~1745|combout ;
; -1.252 ; -1.252       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1863|combout ;
; -1.249 ; -1.249       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[216]   ;
; -1.248 ; -1.248       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[196]|datad        ;
; -1.247 ; -1.247       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|combout  ;
; -1.246 ; -1.246       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1831|combout ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.630  ; 9.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.370 ; 10.370       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|rden_b_store                       ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|rden_b_store                     ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 41.480 ; 41.664       ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 41.660 ; 41.660       ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 41.664 ; 41.664       ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 41.664 ; 41.664       ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 41.669 ; 41.669       ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 41.669 ; 41.669       ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 41.673 ; 41.673       ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 81.333 ; 83.333       ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.662 ; 6.554 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 4.141 ; 4.405 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 5.662 ; 6.554 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.403 ; 6.340 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.927 ; 4.146 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 4.742 ; 5.637 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 5.403 ; 6.340 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 2.950 ; 3.860 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.378 ; 1.969 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 2.950 ; 3.860 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 2.324 ; 3.340 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.510 ; 2.087 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 2.324 ; 3.340 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 3.949 ; 4.726 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 2.042 ; 2.504 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 3.949 ; 4.726 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 1.129 ; 1.841 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 1.111 ; 1.895 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 0.951 ; 1.680 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 1.024 ; 1.747 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 3.060 ; 3.786 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 3.060 ; 3.786 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -0.920 ; -1.372 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -0.920 ; -1.372 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -1.972 ; -2.537 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.709 ; -2.067 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.709 ; -2.067 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -1.873 ; -2.494 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.250 ; -4.027 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.251  ; 0.873  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.251  ; 0.873  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.456 ; -1.284 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.413  ; 0.995  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.413  ; 0.995  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.500 ; -1.283 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.031 ; -0.623 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -0.666 ; -1.075 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -2.404 ; -3.201 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.124 ; -0.744 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.096 ; -0.710 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.031 ; -0.623 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.081 ; -0.691 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -0.934 ; -1.601 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -0.934 ; -1.601 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.855 ; 2.964 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.855 ; 2.964 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.775 ; 2.861 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.677 ; 2.777 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.588 ; 2.671 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.014 ; 3.155 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.648 ; 2.721 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.837 ; 2.933 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.655 ; 2.738 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.014 ; 3.155 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.933 ; 3.045 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.297 ; 3.472 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.827 ; 2.941 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.297 ; 3.472 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.820 ; 2.931 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.864 ; 2.991 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.674 ; 3.903 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.312 ; 2.391 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.569 ; 2.672 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.492 ; 2.574 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.398 ; 2.494 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.312 ; 2.391 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.372 ; 2.441 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.372 ; 2.441 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.551 ; 2.643 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.377 ; 2.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.722 ; 2.856 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.645 ; 2.751 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.535 ; 2.640 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.541 ; 2.650 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.992 ; 3.160 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.535 ; 2.640 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.578 ; 2.699 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.356 ; 3.575 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Clock                                                ; Setup     ; Hold     ; Recovery ; Removal  ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Worst-case Slack                                     ; -14.190   ; -4.224   ; -2.985   ; -4.831   ; -3.000              ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -14.190   ; 0.187    ; -2.985   ; 0.759    ; 19.606              ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.208    ; -0.647   ; N/A      ; N/A      ; 41.415              ;
;  CLOCK_50                                            ; N/A       ; N/A      ; N/A      ; N/A      ; 9.585               ;
;  SW[0]                                               ; -4.245    ; -4.224   ; 0.112    ; -4.831   ; -3.000              ;
;  clk12M                                              ; -6.654    ; 0.303    ; -1.263   ; -0.549   ; -2.174              ;
; Design-wide TNS                                      ; -3436.583 ; -462.322 ; -171.762 ; -115.3   ; -2510.206           ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -1396.834 ; 0.000    ; -152.526 ; 0.000    ; 0.000               ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.208    ; -0.647   ; N/A      ; N/A      ; 0.000               ;
;  CLOCK_50                                            ; N/A       ; N/A      ; N/A      ; N/A      ; 0.000               ;
;  SW[0]                                               ; -937.923  ; -461.725 ; 0.000    ; -113.104 ; -2124.974           ;
;  clk12M                                              ; -1101.618 ; 0.000    ; -19.236  ; -2.196   ; -385.232            ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 10.020 ; 10.737 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 7.306  ; 7.309  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 10.020 ; 10.737 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 9.626  ; 10.277 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.846  ; 6.915  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 8.097  ; 8.695  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 9.626  ; 10.277 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 5.269  ; 5.970  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.498  ; 2.670  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 5.269  ; 5.970  ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 4.944  ; 5.619  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 3.382  ; 3.599  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.944  ; 5.619  ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 6.930  ; 7.526  ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 3.641  ; 3.791  ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 6.930  ; 7.526  ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 1.937  ; 2.489  ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 2.004  ; 2.604  ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 1.651  ; 2.194  ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 1.787  ; 2.310  ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 5.381  ; 5.876  ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 5.381  ; 5.876  ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -0.920 ; -1.372 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -0.920 ; -1.372 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -1.972 ; -2.537 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.709 ; -2.067 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.709 ; -2.067 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -1.873 ; -2.494 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.250 ; -4.027 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.874  ; 1.745  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.874  ; 1.745  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.456 ; -1.284 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.909  ; 1.812  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.909  ; 1.812  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.500 ; -1.283 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.031 ; -0.426 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -0.666 ; -1.075 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -2.404 ; -3.201 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.124 ; -0.568 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.096 ; -0.527 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.031 ; -0.426 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.081 ; -0.503 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -0.934 ; -1.601 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -0.934 ; -1.601 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.803 ; 4.800 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.803 ; 4.800 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.658 ; 4.652 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.472 ; 4.520 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.291 ; 4.358 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.026 ; 5.082 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.414 ; 4.432 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.713 ; 4.773 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.433 ; 4.484 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.026 ; 5.082 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.922 ; 4.989 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.453 ; 5.562 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.747 ; 4.794 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.453 ; 5.562 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.643 ; 4.734 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.712 ; 4.835 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 6.218 ; 6.347 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.312 ; 2.391 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.569 ; 2.672 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.492 ; 2.574 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.398 ; 2.494 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.312 ; 2.391 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.372 ; 2.441 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.372 ; 2.441 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.551 ; 2.643 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.377 ; 2.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.722 ; 2.856 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.645 ; 2.751 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.535 ; 2.640 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.541 ; 2.650 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.992 ; 3.160 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.535 ; 2.640 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.578 ; 2.699 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.356 ; 3.575 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clk12M                                            ; clk12M                                              ; 0        ; 17664    ; 0        ; 310      ;
; SW[0]                                             ; clk12M                                              ; 1688     ; 888      ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 233354   ; 336      ; 10050    ; 112      ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 69361    ; 114481   ; 1183     ; 298      ;
; clk12M                                            ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                               ; 0        ; 32002    ; 0        ; 28778    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 16835    ; 0        ; 6788     ; 0        ;
; SW[0]                                             ; SW[0]                                               ; 1099     ; 1099     ; 1074     ; 1074     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clk12M                                            ; clk12M                                              ; 0        ; 17664    ; 0        ; 310      ;
; SW[0]                                             ; clk12M                                              ; 1688     ; 888      ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 233354   ; 336      ; 10050    ; 112      ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 69361    ; 114481   ; 1183     ; 298      ;
; clk12M                                            ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                               ; 0        ; 32002    ; 0        ; 28778    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 16835    ; 0        ; 6788     ; 0        ;
; SW[0]                                             ; SW[0]                                               ; 1099     ; 1099     ; 1074     ; 1074     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; SW[0]                                             ; clk12M                                            ; 0        ; 0        ; 20       ; 20       ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 58       ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                             ; 0        ; 868      ; 0        ; 868      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 1092     ; 0        ; 1092     ; 0        ;
; SW[0]                                             ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; SW[0]                                             ; clk12M                                            ; 0        ; 0        ; 20       ; 20       ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 58       ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                             ; 0        ; 868      ; 0        ; 868      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 1092     ; 0        ; 1092     ; 0        ;
; SW[0]                                             ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 629   ; 629  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jun 10 16:32:25 2024
Info: Command: quartus_sta RAMCore2 -c RAMCore2
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 328 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RAMCore2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk12M clk12M
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.190
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.190           -1396.834 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.654           -1101.618 clk12M 
    Info (332119):    -4.245            -937.923 SW[0] 
    Info (332119):    -0.208              -0.208 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -4.224
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.224            -461.725 SW[0] 
    Info (332119):    -0.597              -0.597 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.359               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.569               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.985            -152.526 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.263             -19.236 clk12M 
    Info (332119):     0.343               0.000 SW[0] 
Info (332146): Worst-case removal slack is -4.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.831            -113.104 SW[0] 
    Info (332119):    -0.549              -2.196 clk12M 
    Info (332119):     1.435               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2124.974 SW[0] 
    Info (332119):    -2.174            -385.232 clk12M 
    Info (332119):     9.825               0.000 CLOCK_50 
    Info (332119):    19.620               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.420               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.710           -1252.201 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.933            -978.199 clk12M 
    Info (332119):    -3.625            -796.951 SW[0] 
    Info (332119):    -0.081              -0.081 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -3.802
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.802            -420.196 SW[0] 
    Info (332119):    -0.647              -0.647 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.512               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.658            -135.372 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.180             -18.154 clk12M 
    Info (332119):     0.274               0.000 SW[0] 
Info (332146): Worst-case removal slack is -4.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.281            -100.362 SW[0] 
    Info (332119):    -0.381              -1.524 clk12M 
    Info (332119):     1.249               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1822.224 SW[0] 
    Info (332119):    -2.174            -385.232 clk12M 
    Info (332119):     9.785               0.000 CLOCK_50 
    Info (332119):    19.612               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.415               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.487            -818.115 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.042            -592.867 clk12M 
    Info (332119):    -2.161            -449.448 SW[0] 
    Info (332119):    -0.152              -0.152 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -2.599
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.599            -356.633 SW[0] 
    Info (332119):    -0.389              -0.389 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.303               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123            -109.967 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.484              -6.862 clk12M 
    Info (332119):     0.112               0.000 SW[0] 
Info (332146): Worst-case removal slack is -2.996
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.996             -69.553 SW[0] 
    Info (332119):    -0.107              -0.428 clk12M 
    Info (332119):     0.759               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -978.157 SW[0] 
    Info (332119):    -1.000            -188.000 clk12M 
    Info (332119):     9.585               0.000 CLOCK_50 
    Info (332119):    19.606               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.451               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4706 megabytes
    Info: Processing ended: Mon Jun 10 16:32:29 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


