{"seeAlsoSections":[{"generated":true,"title":"Entity and Architecture Definitions","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage"]}],"variants":[{"paths":["\/documentation\/vhdlparsing\/packagebody"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody"},"sections":[],"abstract":[{"text":"A package body implementation.","type":"text"}],"relationshipsSections":[{"identifiers":["doc:\/\/VHDLParsing\/Se","doc:\/\/VHDLParsing\/SE","doc:\/\/VHDLParsing\/SQ","doc:\/\/VHDLParsing\/SH","doc:\/\/VHDLParsing\/SY","doc:\/\/VHDLParsing\/s8SendableP"],"kind":"relationships","title":"Conforms To","type":"conformsTo"}],"schemaVersion":{"minor":3,"patch":0,"major":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"PackageBody","kind":"identifier"}],"platforms":["Linux"]}]},{"content":[{"anchor":"overview","type":"heading","level":2,"text":"Overview"},{"type":"paragraph","inlineContent":[{"type":"text","text":"This type represents a "},{"type":"codeVoice","code":"package body"},{"type":"text","text":" block in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" and represents an implementation of a pre-defined"},{"type":"text","text":" "},{"type":"reference","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","isActive":true},{"type":"text","text":"."}]},{"type":"aside","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":""},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","type":"reference","isActive":true},{"type":"text","text":"."}]}],"name":"See Also","style":"note"}],"kind":"content"}],"kind":"symbol","topicSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/init(name:body:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/init(rawValue:)"],"title":"Initializers"},{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/body","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/name","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/rawValue"],"title":"Instance Properties"},{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/Equatable-Implementations","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/RawRepresentable-Implementations"],"title":"Default Implementations","generated":true}],"metadata":{"symbolKind":"struct","navigatorTitle":[{"kind":"identifier","text":"PackageBody"}],"modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing11PackageBodyV","title":"PackageBody","role":"symbol","roleHeading":"Structure","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PackageBody"}]},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing"]]},"references":{"doc://VHDLParsing/s8SendableP":{"type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/s8SendableP","title":"Swift.Sendable"},"doc://VHDLParsing/documentation/VHDLParsing/Entity":{"navigatorTitle":[{"kind":"identifier","text":"Entity"}],"url":"\/documentation\/vhdlparsing\/entity","role":"symbol","type":"topic","kind":"symbol","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" entity statement."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Entity"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","title":"Entity"},"doc://VHDLParsing/SY":{"type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SY","title":"Swift.RawRepresentable"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/Se":{"type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/Se","title":"Swift.Decodable"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture":{"kind":"symbol","abstract":[{"type":"text","text":"An architecture block in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Architecture"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Architecture"}],"type":"topic","title":"Architecture","url":"\/documentation\/vhdlparsing\/architecture"},"doc://VHDLParsing/documentation/VHDLParsing/Include":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Include"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","role":"symbol","type":"topic","abstract":[{"text":"A type for representing VHDL include statements.","type":"text"}],"url":"\/documentation\/vhdlparsing\/include"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage":{"kind":"symbol","abstract":[{"type":"text","text":"A struct representing a package definition in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"VHDLPackage"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLPackage"}],"type":"topic","title":"VHDLPackage","url":"\/documentation\/vhdlparsing\/vhdlpackage"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody/init(rawValue:)":{"role":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"},{"kind":"text","text":")"}],"type":"topic","kind":"symbol","title":"init(rawValue:)","url":"\/documentation\/vhdlparsing\/packagebody\/init(rawvalue:)","abstract":[{"type":"text","text":"Creates a new package body from the specified "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/init(rawValue:)"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody/init(name:body:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/init(name:body:)","url":"\/documentation\/vhdlparsing\/packagebody\/init(name:body:)","title":"init(name:body:)","abstract":[{"text":"Creates a new package body with the name and implementation.","type":"text"}],"role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":", ","kind":"text"},{"text":"body","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"PackageBodyBlock","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing16PackageBodyBlockO"},{"text":")","kind":"text"}],"kind":"symbol","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody/RawRepresentable-Implementations":{"url":"\/documentation\/vhdlparsing\/packagebody\/rawrepresentable-implementations","role":"collectionGroup","type":"topic","kind":"article","abstract":[],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/RawRepresentable-Implementations","title":"RawRepresentable Implementations"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile":{"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile"}],"type":"topic","kind":"symbol","title":"VHDLFile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"url":"\/documentation\/vhdlparsing\/vhdlfile","abstract":[{"text":"A file containing ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody/name":{"kind":"symbol","abstract":[{"type":"text","text":"The name of the package that is implemented by this body."}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/name","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"type":"topic","title":"name","url":"\/documentation\/vhdlparsing\/packagebody\/name"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody/Equatable-Implementations":{"kind":"article","title":"Equatable Implementations","role":"collectionGroup","abstract":[],"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/Equatable-Implementations","url":"\/documentation\/vhdlparsing\/packagebody\/equatable-implementations"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody/body":{"role":"symbol","fragments":[{"text":"let","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"body"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"PackageBodyBlock","preciseIdentifier":"s:11VHDLParsing16PackageBodyBlockO"}],"type":"topic","kind":"symbol","title":"body","url":"\/documentation\/vhdlparsing\/packagebody\/body","abstract":[{"text":"The statements in the body declaration.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/body"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody":{"kind":"symbol","abstract":[{"type":"text","text":"A package body implementation."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PackageBody"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PackageBody"}],"type":"topic","title":"PackageBody","url":"\/documentation\/vhdlparsing\/packagebody"},"doc://VHDLParsing/SH":{"title":"Swift.Hashable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SH"},"doc://VHDLParsing/SE":{"identifier":"doc:\/\/VHDLParsing\/SE","type":"unresolvable","title":"Swift.Encodable"},"doc://VHDLParsing/SQ":{"identifier":"doc:\/\/VHDLParsing\/SQ","title":"Swift.Equatable","type":"unresolvable"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody/rawValue":{"title":"rawValue","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"String","preciseIdentifier":"s:SS"}],"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody\/rawValue","abstract":[{"text":"The equivalent ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code for this package body.","type":"text"}],"url":"\/documentation\/vhdlparsing\/packagebody\/rawvalue","kind":"symbol","role":"symbol"}}}