library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity WriteBack is
port( rf_write_data_1,rf_write_data_2 : in std_logic_vector(15 downto 0);
		data_add_1,data_add_2 : in std_logic_vector(2 downto 0);
		prop,enab : in std_logic;
		rf_write_data_1_out,rf_write_data_2_out : out std_logic_vector(15 downto 0);
		data_add_1_out,data_add_2_out : out std_logic_vector(2 downto 0);
		prop_out,enab_out : out std_logic);

end entity WriteBack;

architecture WB of WriteBack is

begin

rf_write_data_1_out<= rf_write_data_1;
rf_write_data_2_out<= rf_write_data_2;
data_add_1_out <= data_add_1;
data_add_2_out <= data_add_2;
prop_out <= prop;
enab_out <= enab;





end WB;
