<profile>
    <ReportVersion>
        <Version>2022.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>Bert_layer</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.352</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>86122060</Best-caseLatency>
            <Average-caseLatency>86122060</Average-caseLatency>
            <Worst-caseLatency>86122060</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.861 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.861 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.861 sec</Worst-caseRealTimeLatency>
            <Interval-min>86122061</Interval-min>
            <Interval-max>86122061</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <l_gemm_i9_l_j9>
                <TripCount>9216</TripCount>
                <Latency>7170048</Latency>
                <AbsoluteTimeLatency>71700480</AbsoluteTimeLatency>
                <IterationLatency>778</IterationLatency>
                <InstanceList/>
            </l_gemm_i9_l_j9>
            <l_gemm_i18_l_j17>
                <TripCount>9216</TripCount>
                <Latency>28403712</Latency>
                <AbsoluteTimeLatency>284037120</AbsoluteTimeLatency>
                <IterationLatency>3082</IterationLatency>
                <InstanceList/>
            </l_gemm_i18_l_j17>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>674</BRAM_18K>
            <DSP>397</DSP>
            <FF>61568</FF>
            <LUT>59554</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v242_address0</name>
            <Object>v242</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v242_ce0</name>
            <Object>v242</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v242_q0</name>
            <Object>v242</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v243_address0</name>
            <Object>v243</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v243_ce0</name>
            <Object>v243</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v243_q0</name>
            <Object>v243</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v244_address0</name>
            <Object>v244</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v244_ce0</name>
            <Object>v244</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v244_q0</name>
            <Object>v244</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v245_address0</name>
            <Object>v245</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v245_ce0</name>
            <Object>v245</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v245_q0</name>
            <Object>v245</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v246_address0</name>
            <Object>v246</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v246_ce0</name>
            <Object>v246</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v246_q0</name>
            <Object>v246</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v247_address0</name>
            <Object>v247</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v247_ce0</name>
            <Object>v247</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v247_q0</name>
            <Object>v247</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v248_address0</name>
            <Object>v248</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v248_ce0</name>
            <Object>v248</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v248_q0</name>
            <Object>v248</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v249_address0</name>
            <Object>v249</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v249_ce0</name>
            <Object>v249</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v249_q0</name>
            <Object>v249</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v250_address0</name>
            <Object>v250</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v250_ce0</name>
            <Object>v250</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v250_q0</name>
            <Object>v250</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v251_address0</name>
            <Object>v251</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v251_ce0</name>
            <Object>v251</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v251_q0</name>
            <Object>v251</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v252_address0</name>
            <Object>v252</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v252_ce0</name>
            <Object>v252</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v252_q0</name>
            <Object>v252</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v253_address0</name>
            <Object>v253</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v253_ce0</name>
            <Object>v253</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v253_q0</name>
            <Object>v253</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v254_address0</name>
            <Object>v254</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v254_ce0</name>
            <Object>v254</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v254_q0</name>
            <Object>v254</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v255_address0</name>
            <Object>v255</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v255_ce0</name>
            <Object>v255</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v255_q0</name>
            <Object>v255</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v256_address0</name>
            <Object>v256</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v256_ce0</name>
            <Object>v256</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v256_q0</name>
            <Object>v256</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v257_address0</name>
            <Object>v257</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v257_ce0</name>
            <Object>v257</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v257_q0</name>
            <Object>v257</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v258_address0</name>
            <Object>v258</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v258_ce0</name>
            <Object>v258</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v258_q0</name>
            <Object>v258</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v259_address0</name>
            <Object>v259</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v259_ce0</name>
            <Object>v259</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v259_we0</name>
            <Object>v259</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v259_d0</name>
            <Object>v259</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>Bert_layer</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Linear_layer_qkv_fu_254</InstName>
                    <ModuleName>Linear_layer_qkv</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>254</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>89</ID>
                            <BindInstances>add_ln23_1_fu_98_p2 add_ln23_fu_110_p2 add_ln24_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_bias_i1_l_j1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>95</ID>
                            <BindInstances>add_ln43_1_fu_120_p2 add_ln43_fu_132_p2 v22_V_fu_223_p2 add_ln44_fu_160_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_S_k_0_k</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>103</ID>
                            <BindInstances>add_ln30_fu_155_p2 add_ln31_fu_169_p2 add_ln32_fu_180_p2 mul_40s_40s_72_2_1_U2 v3_d0</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln28_1_fu_141_p2 add_ln28_fu_153_p2 sub_ln31_fu_220_p2 sub_ln32_fu_258_p2 empty_407_fu_229_p2 add_ln29_fu_181_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2_fu_270</InstName>
                    <ModuleName>Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>270</ID>
                    <BindInstances>add_ln195_1_fu_98_p2 add_ln195_fu_110_p2 add_ln196_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Self_attention_fu_276</InstName>
                    <ModuleName>Self_attention</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>276</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122</InstName>
                            <ModuleName>Self_attention_Pipeline_l_mh_separate_i7_l_j7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>122</ID>
                            <BindInstances>add_ln163_1_fu_187_p2 add_ln163_fu_199_p2 add_ln166_fu_289_p2 add_ln165_fu_231_p2 add_ln164_fu_237_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136</InstName>
                            <ModuleName>Self_attention_Pipeline_VITIS_LOOP_100_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln100_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141</InstName>
                            <ModuleName>Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>141</ID>
                            <BindInstances>add_ln131_1_fu_96_p2 add_ln131_fu_108_p2 add_ln133_fu_167_p2 add_ln132_fu_136_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Attention_layer_fu_146</InstName>
                            <ModuleName>Attention_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>146</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20</InstName>
                                    <ModuleName>Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>20</ID>
                                    <BindInstances>add_ln60_1_fu_94_p2 add_ln60_fu_106_p2 add_ln61_fu_134_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26</InstName>
                                    <ModuleName>Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>26</ID>
                                    <BindInstances>add_ln65_1_fu_94_p2 add_ln65_fu_106_p2 add_ln66_fu_134_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32</InstName>
                                    <ModuleName>Attention_layer_Pipeline_l_gemm_i2_l_j2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>32</ID>
                                    <BindInstances>add_ln70_1_fu_1624_p2 add_ln70_fu_1633_p2 mul_40s_40s_72_2_1_U58 mul_40s_40s_72_2_1_U59 mul_40s_40s_72_2_1_U60 mul_40s_40s_72_2_1_U61 mul_40s_40s_72_2_1_U62 mul_40s_40s_72_2_1_U63 mul_40s_40s_72_2_1_U64 mul_40s_40s_72_2_1_U65 mul_40s_40s_72_2_1_U66 mul_40s_40s_72_2_1_U67 mul_40s_40s_72_2_1_U68 mul_40s_40s_72_2_1_U69 mul_40s_40s_72_2_1_U70 mul_40s_40s_72_2_1_U71 mul_40s_40s_72_2_1_U72 mul_40s_40s_72_2_1_U74 mul_40s_40s_72_2_1_U75 mul_40s_40s_72_2_1_U76 mul_40s_40s_72_2_1_U77 mul_40s_40s_72_2_1_U78 mul_40s_40s_72_2_1_U79 mul_40s_40s_72_2_1_U80 mul_40s_40s_72_2_1_U81 mul_40s_40s_72_2_1_U82 mul_40s_40s_72_2_1_U83 mul_40s_40s_72_2_1_U84 mul_40s_40s_72_2_1_U85 mul_40s_40s_72_2_1_U42 mul_40s_40s_72_2_1_U86 mul_40s_40s_72_2_1_U87 mul_40s_40s_72_2_1_U88 mul_40s_40s_72_2_1_U89 mul_40s_40s_72_2_1_U43 mul_40s_40s_72_2_1_U44 mul_40s_40s_72_2_1_U45 mul_40s_40s_72_2_1_U46 mul_40s_40s_72_2_1_U47 mul_40s_40s_72_2_1_U48 mul_40s_40s_72_2_1_U49 mul_40s_40s_72_2_1_U50 mul_40s_40s_72_2_1_U51 mul_40s_40s_72_2_1_U52 mul_40s_40s_72_2_1_U53 mul_40s_40s_72_2_1_U54 mul_40s_40s_72_2_1_U55 mul_40s_40s_72_2_1_U56 mul_40s_40s_72_2_1_U57 mul_40s_40s_72_2_1_U73 mul_40s_40s_72_2_1_U38 mul_40s_40s_72_2_1_U39 mul_40s_40s_72_2_1_U40 mul_40s_40s_72_2_1_U41 add_ln859_12_fu_5779_p2 add_ln859_15_fu_5787_p2 add_ln859_18_fu_5797_p2 add_ln859_19_fu_5801_p2 add_ln859_22_fu_4873_p2 add_ln859_27_fu_5820_p2 add_ln859_30_fu_5857_p2 add_ln859_33_fu_5867_p2 add_ln859_34_fu_5871_p2 add_ln859_37_fu_4887_p2 add_ln859_42_fu_5886_p2 add_ln859_43_fu_5890_p2 add_ln859_46_fu_5554_p2 add_ln859_49_fu_5905_p2 add_ln859_50_fu_5909_p2 add_ln859_53_fu_5568_p2 add_ln859_58_fu_5582_p2 add_ln859_61_fu_5596_p2 add_ln859_64_fu_5606_p2 add_ln859_65_fu_5830_p2 add_ln71_fu_4214_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41</InstName>
                                    <ModuleName>Attention_layer_Pipeline_l_norm_i3_l_j3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>41</ID>
                                    <BindInstances>add_ln85_1_fu_173_p2 add_ln85_fu_185_p2 tmp_V_fu_287_p2 sub_ln1145_fu_328_p2 lsb_index_fu_346_p2 sub_ln1148_fu_367_p2 add_ln1150_fu_413_p2 add_ln1159_fu_454_p2 sub_ln1160_fu_469_p2 m_15_fu_494_p2 add_ln86_fu_249_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>outp_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153</InstName>
                            <ModuleName>Self_attention_Pipeline_l_exp_sum_i4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>153</ID>
                            <BindInstances>add_ln103_fu_235_p2 sub_ln105_fu_266_p2 add_ln105_fu_313_p2 add_ln105_1_fu_323_p2 add_ln105_2_fu_333_p2 add_ln105_3_fu_343_p2 add_ln105_4_fu_353_p2 add_ln105_5_fu_363_p2 add_ln105_6_fu_373_p2 add_ln105_7_fu_383_p2 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115 fexp_32ns_32ns_32_10_full_dsp_1_U115</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_update_i5_fu_159</InstName>
                            <ModuleName>Self_attention_Pipeline_l_update_i5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>159</ID>
                            <BindInstances>add_ln114_fu_424_p2 sub_ln116_fu_455_p2 add_ln116_fu_502_p2 add_ln116_1_fu_512_p2 add_ln116_2_fu_522_p2 add_ln116_3_fu_532_p2 add_ln116_4_fu_542_p2 add_ln116_5_fu_552_p2 add_ln116_6_fu_562_p2 add_ln116_7_fu_572_p2 sub_ln501_fu_668_p2 sub_ln610_fu_681_p2 add_ln616_fu_693_p2 sub_ln616_fu_699_p2 sub_ln501_1_fu_737_p2 sub_ln610_1_fu_750_p2 add_ln616_1_fu_762_p2 sub_ln616_1_fu_768_p2 sub_ln501_2_fu_1002_p2 sub_ln610_2_fu_1015_p2 add_ln616_2_fu_1027_p2 sub_ln616_2_fu_1033_p2 sub_ln501_3_fu_1071_p2 sub_ln610_3_fu_1084_p2 add_ln616_3_fu_1096_p2 sub_ln616_3_fu_1102_p2 sub_ln501_4_fu_1438_p2 sub_ln610_4_fu_1451_p2 add_ln616_4_fu_1463_p2 sub_ln616_4_fu_1469_p2 sub_ln501_5_fu_1524_p2 sub_ln610_5_fu_1537_p2 add_ln616_5_fu_1549_p2 sub_ln616_5_fu_1555_p2 sub_ln501_6_fu_1878_p2 sub_ln610_6_fu_1891_p2 add_ln616_6_fu_1903_p2 sub_ln616_6_fu_1909_p2 sub_ln501_7_fu_1964_p2 sub_ln610_7_fu_1977_p2 add_ln616_7_fu_1989_p2 sub_ln616_7_fu_1995_p2 sub_ln501_8_fu_2318_p2 sub_ln610_8_fu_2331_p2 add_ln616_8_fu_2343_p2 sub_ln616_8_fu_2349_p2 sub_ln501_9_fu_2404_p2 sub_ln610_9_fu_2417_p2 add_ln616_9_fu_2429_p2 sub_ln616_9_fu_2435_p2 sub_ln501_10_fu_2758_p2 sub_ln610_10_fu_2771_p2 add_ln616_10_fu_2783_p2 sub_ln616_10_fu_2789_p2 sub_ln501_11_fu_2844_p2 sub_ln610_11_fu_2857_p2 add_ln616_11_fu_2869_p2 sub_ln616_11_fu_2875_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177</InstName>
                            <ModuleName>Self_attention_Pipeline_l_gemm_i6_l_j6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>177</ID>
                            <BindInstances>add_ln136_1_fu_460_p2 add_ln136_fu_568_p2 add_ln140_fu_598_p2 add_ln140_1_fu_609_p2 add_ln140_2_fu_620_p2 add_ln140_3_fu_631_p2 add_ln140_4_fu_642_p2 add_ln140_5_fu_653_p2 empty_405_fu_676_p2 add_ln859_5_fu_1173_p2 add_ln859_8_fu_1145_p2 add_ln137_fu_549_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195</InstName>
                            <ModuleName>Self_attention_Pipeline_l_mh_merge_i8_l_j8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>195</ID>
                            <BindInstances>add_ln179_1_fu_125_p2 add_ln179_fu_137_p2 add_ln181_fu_220_p2 add_ln182_fu_231_p2 add_ln180_fu_165_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inp_sumRow_U Q_h_V_U K_h_V_U V_h_V_U v95_U v96_V_0_U v96_V_1_U v96_V_2_U v96_V_3_U v96_V_4_U v96_V_5_U v96_V_6_U v96_V_7_U v96_V_8_U v96_V_9_U v96_V_10_U v96_V_11_U v97_V_U add_ln159_fu_217_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_284</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_bias_i10_l_j10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>284</ID>
                    <BindInstances>add_ln215_1_fu_120_p2 add_ln215_fu_132_p2 v123_V_fu_223_p2 add_ln216_fu_160_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2_fu_291</InstName>
                    <ModuleName>Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>291</ID>
                    <BindInstances>add_ln377_1_fu_98_p2 add_ln377_fu_110_p2 add_ln378_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_296</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_k_0_k3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>296</ID>
                    <BindInstances>add_ln202_fu_155_p2 add_ln204_fu_169_p2 add_ln203_fu_180_p2 v264_V_d0</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_308</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>308</ID>
                    <BindInstances>add_ln230_2_fu_191_p2 add_ln230_fu_203_p2 v133_fu_301_p2 tmp_V_fu_320_p2 sub_ln1145_fu_361_p2 lsb_index_fu_379_p2 sub_ln1148_fu_400_p2 add_ln1150_fu_446_p2 add_ln1159_fu_487_p2 m_11_fu_521_p2 add_ln231_fu_267_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Layer_norm_fu_316</InstName>
                    <ModuleName>Layer_norm</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>316</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_VITIS_LOOP_250_1_fu_125</InstName>
                            <ModuleName>Layer_norm_Pipeline_VITIS_LOOP_250_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>125</ID>
                            <BindInstances>add_ln250_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_VITIS_LOOP_254_2_fu_131</InstName>
                            <ModuleName>Layer_norm_Pipeline_VITIS_LOOP_254_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>add_ln254_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_mean_var_i13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>137</ID>
                            <BindInstances>add_ln271_fu_117_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_j12_fu_144</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_j12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>144</ID>
                            <BindInstances>add_ln259_fu_163_p2 add_ln260_fu_173_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_j13_fu_156</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_j13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>156</ID>
                            <BindInstances>add_ln285_fu_193_p2 add_ln287_fu_203_p2 man_V_1_fu_281_p2 F2_fu_294_p2 add_ln616_fu_306_p2 sub_ln616_fu_312_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mean_U mean2_U var_U add_ln258_fu_208_p2 sub_ln260_fu_248_p2 add_ln284_fu_264_p2 sub_ln287_fu_299_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Linear_layer_ds1_fu_326</InstName>
                    <ModuleName>Linear_layer_ds1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>326</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>100</ID>
                            <BindInstances>add_ln311_1_fu_98_p2 add_ln311_fu_110_p2 add_ln312_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>106</ID>
                            <BindInstances>add_ln316_1_fu_98_p2 add_ln316_fu_110_p2 add_ln317_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_l_bias_i16_l_j15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>112</ID>
                            <BindInstances>add_ln336_1_fu_191_p2 add_ln336_fu_203_p2 v203_fu_302_p2 tmp_V_fu_321_p2 sub_ln1145_fu_362_p2 lsb_index_fu_380_p2 sub_ln1148_fu_401_p2 add_ln1150_fu_447_p2 add_ln1159_fu_488_p2 m_3_fu_522_p2 add_ln337_fu_231_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_l_S_k_0_k4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>121</ID>
                            <BindInstances>add_ln323_fu_157_p2 add_ln324_fu_171_p2 add_ln325_fu_182_p2 v196_V_fu_245_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>outp1_V_U add_ln321_1_fu_158_p2 add_ln321_fu_170_p2 sub_ln324_fu_241_p2 sub_ln325_fu_292_p2 add_ln322_fu_198_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_336</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>336</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_double_s_fu_164</InstName>
                            <ModuleName>pow_generic_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>164</ID>
                            <BindInstances>b_exp_fu_636_p2 b_exp_1_fu_713_p2 mul_12s_80ns_90_5_1_U281 mul_54s_6ns_54_5_1_U273 mul_71ns_4ns_75_5_1_U274 mul_73ns_6ns_79_5_1_U275 mul_83ns_6ns_89_5_1_U276 mul_92ns_6ns_98_5_1_U277 mul_87ns_6ns_93_5_1_U278 mul_82ns_6ns_88_5_1_U279 mul_77ns_6ns_83_5_1_U280 add_ln813_fu_1520_p2 add_ln813_1_fu_1525_p2 add_ln813_4_fu_1490_p2 mul_40ns_40ns_80_2_1_U282 ret_V_fu_1587_p2 mul_77s_54ns_130_5_1_U283 mul_77s_55ns_130_5_1_U284 mac_muladd_16s_15ns_19s_31_4_1_U289 mac_muladd_16s_15ns_19s_31_4_1_U289 ret_V_18_fu_1746_p2 mul_13s_71s_71_5_1_U285 m_diff_V_fu_1787_p2 ret_V_33_fu_1862_p2 mul_43ns_36ns_79_3_1_U286 add_ln813_7_fu_1909_p2 exp_Z2P_m_1_V_fu_1918_p2 mul_49ns_44ns_93_5_1_U287 add_ln813_9_fu_1986_p2 exp_Z1P_m_1_l_V_fu_1995_p2 ret_V_35_fu_2033_p2 mul_50ns_50ns_100_5_1_U288 ret_V_23_fu_2076_p2 add_ln1347_1_fu_2082_p2 add_ln1347_2_fu_2088_p2 r_exp_V_fu_2102_p2 out_exp_V_fu_2201_p2 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U pow_reduce_anonymous_namespace_log0_lut_table_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_tanh_float_s_fu_193</InstName>
                            <ModuleName>generic_tanh_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>193</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_generic_double_s_fu_89</InstName>
                                    <ModuleName>exp_generic_double_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>89</ID>
                                    <BindInstances>m_exp_fu_301_p2 e_frac_V_1_fu_323_p2 sub_ln1512_fu_345_p2 mac_muladd_16s_15ns_19s_31_4_1_U324 mac_muladd_16s_15ns_19s_31_4_1_U324 ret_V_fu_511_p2 mul_13s_71s_71_5_1_U320 m_diff_V_fu_559_p2 ret_V_44_fu_635_p2 mul_43ns_36ns_79_3_1_U321 add_ln813_fu_682_p2 exp_Z2P_m_1_V_fu_691_p2 mul_49ns_44ns_93_5_1_U322 add_ln813_12_fu_759_p2 exp_Z1P_m_1_l_V_fu_768_p2 ret_V_46_fu_806_p2 mul_50ns_50ns_100_5_1_U323 ret_V_41_fu_849_p2 add_ln1347_3_fu_855_p2 add_ln1347_4_fu_861_p2 r_exp_V_fu_875_p2 out_exp_V_fu_978_p2 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>fsub_32ns_32ns_32_5_full_dsp_1_U327 fadd_32ns_32ns_32_5_full_dsp_1_x_U328 dadd_64ns_64ns_64_7_full_dsp_1_x_U336 fadd_32ns_32ns_32_5_full_dsp_1_x_U329 fdiv_32ns_32ns_32_16_no_dsp_1_x_U332 fsub_32ns_32ns_32_5_full_dsp_1_U330 fdiv_32ns_32ns_32_16_no_dsp_1_x_U332 fadd_32ns_32ns_32_5_full_dsp_1_x_U326 fmul_32ns_32ns_32_4_max_dsp_1_x_U331</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln353_1_fu_277_p2 add_ln353_fu_289_p2 dmul_64ns_64ns_64_7_max_dsp_1_U357 dmul_64ns_64ns_64_7_max_dsp_1_U358 fmul_32ns_32ns_32_4_max_dsp_1_U349 man_V_5_fu_428_p2 F2_fu_441_p2 add_ln616_fu_453_p2 sub_ln616_fu_459_p2 add_ln354_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_372</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_bias_i19_l_j18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>372</ID>
                    <BindInstances>add_ln397_1_fu_120_p2 add_ln397_fu_132_p2 v241_V_fu_223_p2 add_ln398_fu_160_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_379</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_k_0_k5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>379</ID>
                    <BindInstances>add_ln384_fu_157_p2 add_ln386_fu_171_p2 add_ln385_fu_182_p2 v269_V_d0</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119_fu_391</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>391</ID>
                    <BindInstances>add_ln230_fu_185_p2 add_ln230_1_fu_197_p2 v133_fu_295_p2 tmp_V_fu_314_p2 sub_ln1145_fu_355_p2 lsb_index_fu_373_p2 sub_ln1148_fu_394_p2 add_ln1150_fu_440_p2 add_ln1159_fu_481_p2 m_6_fu_515_p2 add_ln231_fu_261_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Layer_norm_1_fu_398</InstName>
                    <ModuleName>Layer_norm_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>398</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_VITIS_LOOP_250_1_fu_125</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_VITIS_LOOP_250_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>125</ID>
                            <BindInstances>add_ln250_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_VITIS_LOOP_254_2_fu_131</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_VITIS_LOOP_254_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>add_ln254_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_mean_var_i13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>137</ID>
                            <BindInstances>add_ln271_fu_117_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_j12_fu_144</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_j12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>144</ID>
                            <BindInstances>add_ln259_fu_163_p2 add_ln260_fu_173_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_j13_fu_156</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_j13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>156</ID>
                            <BindInstances>add_ln285_fu_193_p2 add_ln287_fu_203_p2 man_V_3_fu_281_p2 F2_fu_294_p2 add_ln616_fu_306_p2 sub_ln616_fu_312_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mean_U mean2_U var_U add_ln258_fu_208_p2 sub_ln260_fu_248_p2 add_ln284_fu_264_p2 sub_ln287_fu_299_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v260_V_U v261_V_U faddfsub_32ns_32ns_32_5_full_dsp_1_U421 v263_U v264_V_U v265_U faddfsub_32ns_32ns_32_5_full_dsp_1_U421 v267_U v268_V_U v269_V_U faddfsub_32ns_32ns_32_5_full_dsp_1_U421 add_ln200_1_fu_433_p2 add_ln200_fu_445_p2 sub_ln203_fu_527_p2 sub_ln204_fu_565_p2 empty_415_fu_536_p2 add_ln201_fu_473_p2 add_ln382_1_fu_580_p2 add_ln382_fu_592_p2 fpext_32ns_64_2_no_dsp_1_U424 sub_ln386_fu_714_p2 add_ln383_fu_620_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2</Name>
            <Loops>
                <VITIS_LOOP_23_1_VITIS_LOOP_24_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_1_VITIS_LOOP_24_2>
                        <Name>VITIS_LOOP_23_1_VITIS_LOOP_24_2</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_23_1_VITIS_LOOP_24_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_98_p2" SOURCE="kernel.cpp:23" URAM="0" VARIABLE="add_ln23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_110_p2" SOURCE="kernel.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_174_p2" SOURCE="kernel.cpp:24" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_S_k_0_k</Name>
            <Loops>
                <l_S_k_0_k/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>773</Best-caseLatency>
                    <Average-caseLatency>773</Average-caseLatency>
                    <Worst-caseLatency>773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k>
                        <Name>l_S_k_0_k</Name>
                        <TripCount>768</TripCount>
                        <Latency>771</Latency>
                        <AbsoluteTimeLatency>7.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>470</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_155_p2" SOURCE="kernel.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_169_p2" SOURCE="kernel.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_180_p2" SOURCE="kernel.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_S_k_0_k" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k" OPTYPE="add" PRAGMA="" RTLNAME="v3_d0" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="v17_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_bias_i1_l_j1</Name>
            <Loops>
                <l_bias_i1_l_j1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9220</Best-caseLatency>
                    <Average-caseLatency>9220</Average-caseLatency>
                    <Worst-caseLatency>9220</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9220</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_bias_i1_l_j1>
                        <Name>l_bias_i1_l_j1</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9218</Latency>
                        <AbsoluteTimeLatency>92.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_bias_i1_l_j1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>213</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i1_l_j1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_120_p2" SOURCE="kernel.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i1_l_j1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_132_p2" SOURCE="kernel.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i1_l_j1" OPTYPE="add" PRAGMA="" RTLNAME="v22_V_fu_223_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="v22_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i1_l_j1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_160_p2" SOURCE="kernel.cpp:44" URAM="0" VARIABLE="add_ln44"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv</Name>
            <Loops>
                <l_gemm_i_l_j/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7188489</Best-caseLatency>
                    <Average-caseLatency>7188489</Average-caseLatency>
                    <Worst-caseLatency>7188489</Worst-caseLatency>
                    <Best-caseRealTimeLatency>71.885 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>71.885 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>71.885 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7188489</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i_l_j>
                        <Name>l_gemm_i_l_j</Name>
                        <TripCount>9216</TripCount>
                        <Latency>7170048</Latency>
                        <AbsoluteTimeLatency>71.700 ms</AbsoluteTimeLatency>
                        <IterationLatency>778</IterationLatency>
                        <PipelineDepth>778</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103</Instance>
                        </InstanceList>
                    </l_gemm_i_l_j>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>725</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1012</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_141_p2" SOURCE="kernel.cpp:28" URAM="0" VARIABLE="add_ln28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_153_p2" SOURCE="kernel.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln31_fu_220_p2" SOURCE="kernel.cpp:31" URAM="0" VARIABLE="sub_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln32_fu_258_p2" SOURCE="kernel.cpp:32" URAM="0" VARIABLE="sub_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="add" PRAGMA="" RTLNAME="empty_407_fu_229_p2" SOURCE="kernel.cpp:31" URAM="0" VARIABLE="empty_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i_l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_181_p2" SOURCE="kernel.cpp:29" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_mh_separate_i7_l_j7</Name>
            <Loops>
                <l_mh_separate_i7_l_j7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>771</Best-caseLatency>
                    <Average-caseLatency>771</Average-caseLatency>
                    <Worst-caseLatency>771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mh_separate_i7_l_j7>
                        <Name>l_mh_separate_i7_l_j7</Name>
                        <TripCount>768</TripCount>
                        <Latency>769</Latency>
                        <AbsoluteTimeLatency>7.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mh_separate_i7_l_j7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i7_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_1_fu_187_p2" SOURCE="kernel.cpp:163" URAM="0" VARIABLE="add_ln163_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i7_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_199_p2" SOURCE="kernel.cpp:163" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i7_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_289_p2" SOURCE="kernel.cpp:166" URAM="0" VARIABLE="add_ln166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i7_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_231_p2" SOURCE="kernel.cpp:165" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i7_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_237_p2" SOURCE="kernel.cpp:164" URAM="0" VARIABLE="add_ln164"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2</Name>
            <Loops>
                <VITIS_LOOP_60_1_VITIS_LOOP_61_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_1_VITIS_LOOP_61_2>
                        <Name>VITIS_LOOP_60_1_VITIS_LOOP_61_2</Name>
                        <TripCount>144</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_1_VITIS_LOOP_61_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_94_p2" SOURCE="kernel.cpp:60" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_106_p2" SOURCE="kernel.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_134_p2" SOURCE="kernel.cpp:61" URAM="0" VARIABLE="add_ln61"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4</Name>
            <Loops>
                <VITIS_LOOP_65_3_VITIS_LOOP_66_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_65_3_VITIS_LOOP_66_4>
                        <Name>VITIS_LOOP_65_3_VITIS_LOOP_66_4</Name>
                        <TripCount>144</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_65_3_VITIS_LOOP_66_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_3_VITIS_LOOP_66_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_94_p2" SOURCE="kernel.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_3_VITIS_LOOP_66_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_106_p2" SOURCE="kernel.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_3_VITIS_LOOP_66_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_134_p2" SOURCE="kernel.cpp:66" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_l_gemm_i2_l_j2</Name>
            <Loops>
                <l_gemm_i2_l_j2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>584</Best-caseLatency>
                    <Average-caseLatency>584</Average-caseLatency>
                    <Worst-caseLatency>584</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>584</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i2_l_j2>
                        <Name>l_gemm_i2_l_j2</Name>
                        <TripCount>144</TripCount>
                        <Latency>582</Latency>
                        <AbsoluteTimeLatency>5.820 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_gemm_i2_l_j2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>208</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>94</UTIL_DSP>
                    <FF>13224</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>9005</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_1624_p2" SOURCE="kernel.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_1633_p2" SOURCE="kernel.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U58" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U59" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U60" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U61" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U62" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U63" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U64" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U65" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U66" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U67" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U68" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U69" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U70" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U71" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U72" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U74" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U75" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U76" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U77" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U78" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U79" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U80" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U81" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U82" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U83" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U84" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U85" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U42" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U86" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U87" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U88" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U89" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U43" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U44" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U45" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U46" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U47" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U48" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U49" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U50" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U51" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U52" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U53" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U54" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U55" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U56" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U57" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U73" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U38" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U39" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U40" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="l_gemm_i2_l_j2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_40s_72_2_1_U41" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_12_fu_5779_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_15_fu_5787_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_18_fu_5797_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_19_fu_5801_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_22_fu_4873_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_27_fu_5820_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_30_fu_5857_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_33_fu_5867_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_34_fu_5871_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_37_fu_4887_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_42_fu_5886_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_43_fu_5890_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_46_fu_5554_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_49_fu_5905_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_50_fu_5909_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_53_fu_5568_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_58_fu_5582_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_61_fu_5596_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_64_fu_5606_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_65_fu_5830_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_4214_p2" SOURCE="kernel.cpp:71" URAM="0" VARIABLE="add_ln71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_l_norm_i3_l_j3</Name>
            <Loops>
                <l_norm_i3_l_j3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.972</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156</Best-caseLatency>
                    <Average-caseLatency>156</Average-caseLatency>
                    <Worst-caseLatency>156</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.560 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.560 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.560 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_norm_i3_l_j3>
                        <Name>l_norm_i3_l_j3</Name>
                        <TripCount>144</TripCount>
                        <Latency>154</Latency>
                        <AbsoluteTimeLatency>1.540 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_norm_i3_l_j3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>616</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1260</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_173_p2" SOURCE="kernel.cpp:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_185_p2" SOURCE="kernel.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_287_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1140" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1145_fu_328_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145" URAM="0" VARIABLE="sub_ln1145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_346_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1148_fu_367_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148" URAM="0" VARIABLE="sub_ln1148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1150_fu_413_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1150" URAM="0" VARIABLE="add_ln1150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1159_fu_454_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1159" URAM="0" VARIABLE="add_ln1159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1160_fu_469_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1160" URAM="0" VARIABLE="sub_ln1160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="m_15_fu_494_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1162" URAM="0" VARIABLE="m_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_249_p2" SOURCE="kernel.cpp:86" URAM="0" VARIABLE="add_ln86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.972</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>891</Best-caseLatency>
                    <Average-caseLatency>891</Average-caseLatency>
                    <Worst-caseLatency>891</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>891</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>208</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>94</UTIL_DSP>
                    <FF>13904</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>10863</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="outp_V_U" SOURCE="kernel.cpp:59" URAM="0" VARIABLE="outp_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_VITIS_LOOP_100_1</Name>
            <Loops>
                <VITIS_LOOP_100_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_100_1>
                        <Name>VITIS_LOOP_100_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_100_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_62_p2" SOURCE="kernel.cpp:100" URAM="0" VARIABLE="add_ln100"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_exp_sum_i4</Name>
            <Loops>
                <l_exp_sum_i4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>206</Best-caseLatency>
                    <Average-caseLatency>206</Average-caseLatency>
                    <Worst-caseLatency>206</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>206</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_exp_sum_i4>
                        <Name>l_exp_sum_i4</Name>
                        <TripCount>12</TripCount>
                        <Latency>204</Latency>
                        <AbsoluteTimeLatency>2.040 us</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>73</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_exp_sum_i4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>2133</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1929</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_235_p2" SOURCE="kernel.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln105_fu_266_p2" SOURCE="kernel.cpp:105" URAM="0" VARIABLE="sub_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_313_p2" SOURCE="kernel.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_323_p2" SOURCE="kernel.cpp:105" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_2_fu_333_p2" SOURCE="kernel.cpp:105" URAM="0" VARIABLE="add_ln105_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_3_fu_343_p2" SOURCE="kernel.cpp:105" URAM="0" VARIABLE="add_ln105_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_4_fu_353_p2" SOURCE="kernel.cpp:105" URAM="0" VARIABLE="add_ln105_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_5_fu_363_p2" SOURCE="kernel.cpp:105" URAM="0" VARIABLE="add_ln105_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_6_fu_373_p2" SOURCE="kernel.cpp:105" URAM="0" VARIABLE="add_ln105_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_7_fu_383_p2" SOURCE="kernel.cpp:105" URAM="0" VARIABLE="add_ln105_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v55_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_update_i5</Name>
            <Loops>
                <l_update_i5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.314</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>96</Best-caseLatency>
                    <Average-caseLatency>96</Average-caseLatency>
                    <Worst-caseLatency>96</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.960 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.960 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.960 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>96</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_update_i5>
                        <Name>l_update_i5</Name>
                        <TripCount>12</TripCount>
                        <Latency>94</Latency>
                        <AbsoluteTimeLatency>0.940 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_update_i5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3818</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>7775</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_424_p2" SOURCE="kernel.cpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_fu_455_p2" SOURCE="kernel.cpp:116" URAM="0" VARIABLE="sub_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_502_p2" SOURCE="kernel.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_512_p2" SOURCE="kernel.cpp:116" URAM="0" VARIABLE="add_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_2_fu_522_p2" SOURCE="kernel.cpp:116" URAM="0" VARIABLE="add_ln116_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_3_fu_532_p2" SOURCE="kernel.cpp:116" URAM="0" VARIABLE="add_ln116_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_4_fu_542_p2" SOURCE="kernel.cpp:116" URAM="0" VARIABLE="add_ln116_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_5_fu_552_p2" SOURCE="kernel.cpp:116" URAM="0" VARIABLE="add_ln116_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_6_fu_562_p2" SOURCE="kernel.cpp:116" URAM="0" VARIABLE="add_ln116_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_7_fu_572_p2" SOURCE="kernel.cpp:116" URAM="0" VARIABLE="add_ln116_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_fu_668_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_fu_681_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_693_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_fu_699_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_1_fu_737_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_1_fu_750_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_1_fu_762_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_1_fu_768_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_2_fu_1002_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_2_fu_1015_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_2_fu_1027_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_2_fu_1033_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_3_fu_1071_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_3_fu_1084_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_3_fu_1096_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_3_fu_1102_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_4_fu_1438_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_4_fu_1451_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_4_fu_1463_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_4_fu_1469_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_5_fu_1524_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_5_fu_1537_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_5_fu_1549_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_5_fu_1555_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_6_fu_1878_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_6_fu_1891_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_6_fu_1903_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_6_fu_1909_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_7_fu_1964_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_7_fu_1977_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_7_fu_1989_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_7_fu_1995_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_8_fu_2318_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_8_fu_2331_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_8_fu_2343_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_8_fu_2349_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_9_fu_2404_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_9_fu_2417_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_9_fu_2429_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_9_fu_2435_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_10_fu_2758_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_10_fu_2771_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_10_fu_2783_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_10_fu_2789_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_11_fu_2844_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln610_11_fu_2857_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="sub_ln610_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_11_fu_2869_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_11_fu_2875_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2</Name>
            <Loops>
                <VITIS_LOOP_131_1_VITIS_LOOP_132_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.940</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_1_VITIS_LOOP_132_2>
                        <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_131_1_VITIS_LOOP_132_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_96_p2" SOURCE="kernel.cpp:131" URAM="0" VARIABLE="add_ln131_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_108_p2" SOURCE="kernel.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_167_p2" SOURCE="kernel.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_136_p2" SOURCE="kernel.cpp:132" URAM="0" VARIABLE="add_ln132"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_gemm_i6_l_j6</Name>
            <Loops>
                <l_gemm_i6_l_j6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>777</Best-caseLatency>
                    <Average-caseLatency>777</Average-caseLatency>
                    <Worst-caseLatency>777</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>777</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i6_l_j6>
                        <Name>l_gemm_i6_l_j6</Name>
                        <TripCount>768</TripCount>
                        <Latency>775</Latency>
                        <AbsoluteTimeLatency>7.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_gemm_i6_l_j6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1563</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>695</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_460_p2" SOURCE="kernel.cpp:136" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_568_p2" SOURCE="kernel.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_598_p2" SOURCE="kernel.cpp:140" URAM="0" VARIABLE="add_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_1_fu_609_p2" SOURCE="kernel.cpp:140" URAM="0" VARIABLE="add_ln140_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_2_fu_620_p2" SOURCE="kernel.cpp:140" URAM="0" VARIABLE="add_ln140_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_3_fu_631_p2" SOURCE="kernel.cpp:140" URAM="0" VARIABLE="add_ln140_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_4_fu_642_p2" SOURCE="kernel.cpp:140" URAM="0" VARIABLE="add_ln140_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_5_fu_653_p2" SOURCE="kernel.cpp:140" URAM="0" VARIABLE="add_ln140_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="empty_405_fu_676_p2" SOURCE="kernel.cpp:136" URAM="0" VARIABLE="empty_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_5_fu_1173_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_8_fu_1145_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i6_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_549_p2" SOURCE="kernel.cpp:137" URAM="0" VARIABLE="add_ln137"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_mh_merge_i8_l_j8</Name>
            <Loops>
                <l_mh_merge_i8_l_j8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>771</Best-caseLatency>
                    <Average-caseLatency>771</Average-caseLatency>
                    <Worst-caseLatency>771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mh_merge_i8_l_j8>
                        <Name>l_mh_merge_i8_l_j8</Name>
                        <TripCount>768</TripCount>
                        <Latency>769</Latency>
                        <AbsoluteTimeLatency>7.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mh_merge_i8_l_j8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i8_l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_1_fu_125_p2" SOURCE="kernel.cpp:179" URAM="0" VARIABLE="add_ln179_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i8_l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_137_p2" SOURCE="kernel.cpp:179" URAM="0" VARIABLE="add_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i8_l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_220_p2" SOURCE="kernel.cpp:181" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i8_l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_231_p2" SOURCE="kernel.cpp:182" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i8_l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_165_p2" SOURCE="kernel.cpp:180" URAM="0" VARIABLE="add_ln180"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention</Name>
            <Loops>
                <l_S_h_0_h/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42289</Best-caseLatency>
                    <Average-caseLatency>42289</Average-caseLatency>
                    <Worst-caseLatency>42289</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.423 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.423 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.423 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42289</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_h_0_h>
                        <Name>l_S_h_0_h</Name>
                        <TripCount>12</TripCount>
                        <Latency>42288</Latency>
                        <AbsoluteTimeLatency>0.423 ms</AbsoluteTimeLatency>
                        <IterationLatency>3524</IterationLatency>
                        <PipelineDepth>3524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122</Instance>
                            <Instance>grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136</Instance>
                            <Instance>grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141</Instance>
                            <Instance>grp_Attention_layer_fu_146</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_update_i5_fu_159</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195</Instance>
                        </InstanceList>
                    </l_S_h_0_h>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>87</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>31</UTIL_BRAM>
                    <DSP>259</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>117</UTIL_DSP>
                    <FF>24115</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>24669</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>46</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="inp_sumRow_U" SOURCE="kernel.cpp:99" URAM="0" VARIABLE="inp_sumRow"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Q_h_V_U" SOURCE="kernel.cpp:160" URAM="0" VARIABLE="Q_h_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="K_h_V_U" SOURCE="kernel.cpp:161" URAM="0" VARIABLE="K_h_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="V_h_V_U" SOURCE="kernel.cpp:162" URAM="0" VARIABLE="V_h_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v95_U" SOURCE="kernel.cpp:173" URAM="0" VARIABLE="v95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_0_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_1_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_2_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_3_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_4_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_5_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_6_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_7_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_8_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_9_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_10_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v96_V_11_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="v96_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v97_V_U" SOURCE="kernel.cpp:177" URAM="0" VARIABLE="v97_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_h_0_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_217_p2" SOURCE="kernel.cpp:159" URAM="0" VARIABLE="add_ln159"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2</Name>
            <Loops>
                <VITIS_LOOP_195_1_VITIS_LOOP_196_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_195_1_VITIS_LOOP_196_2>
                        <Name>VITIS_LOOP_195_1_VITIS_LOOP_196_2</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_195_1_VITIS_LOOP_196_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_VITIS_LOOP_196_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_1_fu_98_p2" SOURCE="kernel.cpp:195" URAM="0" VARIABLE="add_ln195_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_VITIS_LOOP_196_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_110_p2" SOURCE="kernel.cpp:195" URAM="0" VARIABLE="add_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1_VITIS_LOOP_196_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_174_p2" SOURCE="kernel.cpp:196" URAM="0" VARIABLE="add_ln196"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_k_0_k3</Name>
            <Loops>
                <l_S_k_0_k3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>773</Best-caseLatency>
                    <Average-caseLatency>773</Average-caseLatency>
                    <Worst-caseLatency>773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k3>
                        <Name>l_S_k_0_k3</Name>
                        <TripCount>768</TripCount>
                        <Latency>771</Latency>
                        <AbsoluteTimeLatency>7.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>221</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_155_p2" SOURCE="kernel.cpp:202" URAM="0" VARIABLE="add_ln202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_169_p2" SOURCE="kernel.cpp:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_180_p2" SOURCE="kernel.cpp:203" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3" OPTYPE="add" PRAGMA="" RTLNAME="v264_V_d0" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="v118_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_bias_i10_l_j10</Name>
            <Loops>
                <l_bias_i10_l_j10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9220</Best-caseLatency>
                    <Average-caseLatency>9220</Average-caseLatency>
                    <Worst-caseLatency>9220</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9220</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_bias_i10_l_j10>
                        <Name>l_bias_i10_l_j10</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9218</Latency>
                        <AbsoluteTimeLatency>92.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_bias_i10_l_j10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>213</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_1_fu_120_p2" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="add_ln215_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_132_p2" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="v123_V_fu_223_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="v123_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_160_p2" SOURCE="kernel.cpp:216" URAM="0" VARIABLE="add_ln216"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11</Name>
            <Loops>
                <l_S_i_j_0_i11_l_j11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.972</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9224</Best-caseLatency>
                    <Average-caseLatency>9224</Average-caseLatency>
                    <Worst-caseLatency>9224</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9224</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i11_l_j11>
                        <Name>l_S_i_j_0_i11_l_j11</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9222</Latency>
                        <AbsoluteTimeLatency>92.220 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_i_j_0_i11_l_j11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>668</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1284</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_2_fu_191_p2" SOURCE="kernel.cpp:230" URAM="0" VARIABLE="add_ln230_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_203_p2" SOURCE="kernel.cpp:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="v133_fu_301_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="v133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_320_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1140" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1145_fu_361_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145" URAM="0" VARIABLE="sub_ln1145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_379_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1148_fu_400_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148" URAM="0" VARIABLE="sub_ln1148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1150_fu_446_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1150" URAM="0" VARIABLE="add_ln1150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1159_fu_487_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1159" URAM="0" VARIABLE="add_ln1159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="m_11_fu_521_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1162" URAM="0" VARIABLE="m_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_267_p2" SOURCE="kernel.cpp:231" URAM="0" VARIABLE="add_ln231"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_VITIS_LOOP_250_1</Name>
            <Loops>
                <VITIS_LOOP_250_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_250_1>
                        <Name>VITIS_LOOP_250_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_250_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_62_p2" SOURCE="kernel.cpp:250" URAM="0" VARIABLE="add_ln250"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_VITIS_LOOP_254_2</Name>
            <Loops>
                <VITIS_LOOP_254_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_254_2>
                        <Name>VITIS_LOOP_254_2</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_254_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_62_p2" SOURCE="kernel.cpp:254" URAM="0" VARIABLE="add_ln254"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_j12</Name>
            <Loops>
                <l_j12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3848</Best-caseLatency>
                    <Average-caseLatency>3848</Average-caseLatency>
                    <Worst-caseLatency>3848</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3848</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j12>
                        <Name>l_j12</Name>
                        <TripCount>768</TripCount>
                        <Latency>3846</Latency>
                        <AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>333</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>276</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln259_fu_163_p2" SOURCE="kernel.cpp:259" URAM="0" VARIABLE="add_ln259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_173_p2" SOURCE="kernel.cpp:260" URAM="0" VARIABLE="add_ln260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_mean_var_i13</Name>
            <Loops>
                <l_mean_var_i13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mean_var_i13>
                        <Name>l_mean_var_i13</Name>
                        <TripCount>12</TripCount>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mean_var_i13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>519</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mean_var_i13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_117_p2" SOURCE="kernel.cpp:271" URAM="0" VARIABLE="add_ln271"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_j13</Name>
            <Loops>
                <l_j13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>806</Best-caseLatency>
                    <Average-caseLatency>806</Average-caseLatency>
                    <Worst-caseLatency>806</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>806</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j13>
                        <Name>l_j13</Name>
                        <TripCount>768</TripCount>
                        <Latency>804</Latency>
                        <AbsoluteTimeLatency>8.040 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>38</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>956</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>838</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_193_p2" SOURCE="kernel.cpp:285" URAM="0" VARIABLE="add_ln285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_203_p2" SOURCE="kernel.cpp:287" URAM="0" VARIABLE="add_ln287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_1_fu_281_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="man_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_294_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_306_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_fu_312_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm</Name>
            <Loops>
                <l_sum_i12/>
                <l_norm_i14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>56314</Best-caseLatency>
                    <Average-caseLatency>56314</Average-caseLatency>
                    <Worst-caseLatency>56314</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>56314</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_sum_i12>
                        <Name>l_sum_i12</Name>
                        <TripCount>12</TripCount>
                        <Latency>46224</Latency>
                        <AbsoluteTimeLatency>0.462 ms</AbsoluteTimeLatency>
                        <IterationLatency>3852</IterationLatency>
                        <PipelineDepth>3852</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_Pipeline_l_j12_fu_144</Instance>
                        </InstanceList>
                    </l_sum_i12>
                    <l_norm_i14>
                        <Name>l_norm_i14</Name>
                        <TripCount>12</TripCount>
                        <Latency>10032</Latency>
                        <AbsoluteTimeLatency>0.100 ms</AbsoluteTimeLatency>
                        <IterationLatency>836</IterationLatency>
                        <PipelineDepth>836</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_Pipeline_l_j13_fu_156</Instance>
                        </InstanceList>
                    </l_norm_i14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>2306</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2176</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean_U" SOURCE="kernel.cpp:249" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean2_U" SOURCE="kernel.cpp:253" URAM="0" VARIABLE="mean2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var_U" SOURCE="kernel.cpp:257" URAM="0" VARIABLE="var"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_208_p2" SOURCE="kernel.cpp:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i12" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln260_fu_248_p2" SOURCE="kernel.cpp:260" URAM="0" VARIABLE="sub_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln284_fu_264_p2" SOURCE="kernel.cpp:284" URAM="0" VARIABLE="add_ln284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i14" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln287_fu_299_p2" SOURCE="kernel.cpp:287" URAM="0" VARIABLE="sub_ln287"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2</Name>
            <Loops>
                <VITIS_LOOP_311_1_VITIS_LOOP_312_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.917</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36866</Best-caseLatency>
                    <Average-caseLatency>36866</Average-caseLatency>
                    <Worst-caseLatency>36866</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.369 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.369 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36866</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_311_1_VITIS_LOOP_312_2>
                        <Name>VITIS_LOOP_311_1_VITIS_LOOP_312_2</Name>
                        <TripCount>36864</TripCount>
                        <Latency>36864</Latency>
                        <AbsoluteTimeLatency>0.369 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_311_1_VITIS_LOOP_312_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1_VITIS_LOOP_312_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_1_fu_98_p2" SOURCE="kernel.cpp:311" URAM="0" VARIABLE="add_ln311_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1_VITIS_LOOP_312_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_110_p2" SOURCE="kernel.cpp:311" URAM="0" VARIABLE="add_ln311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1_VITIS_LOOP_312_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln312_fu_174_p2" SOURCE="kernel.cpp:312" URAM="0" VARIABLE="add_ln312"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4</Name>
            <Loops>
                <VITIS_LOOP_316_3_VITIS_LOOP_317_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.917</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36866</Best-caseLatency>
                    <Average-caseLatency>36866</Average-caseLatency>
                    <Worst-caseLatency>36866</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.369 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.369 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36866</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_316_3_VITIS_LOOP_317_4>
                        <Name>VITIS_LOOP_316_3_VITIS_LOOP_317_4</Name>
                        <TripCount>36864</TripCount>
                        <Latency>36864</Latency>
                        <AbsoluteTimeLatency>0.369 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_316_3_VITIS_LOOP_317_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_3_VITIS_LOOP_317_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_1_fu_98_p2" SOURCE="kernel.cpp:316" URAM="0" VARIABLE="add_ln316_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_3_VITIS_LOOP_317_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_110_p2" SOURCE="kernel.cpp:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_3_VITIS_LOOP_317_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_174_p2" SOURCE="kernel.cpp:317" URAM="0" VARIABLE="add_ln317"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_l_S_k_0_k4</Name>
            <Loops>
                <l_S_k_0_k4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>773</Best-caseLatency>
                    <Average-caseLatency>773</Average-caseLatency>
                    <Worst-caseLatency>773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k4>
                        <Name>l_S_k_0_k4</Name>
                        <TripCount>768</TripCount>
                        <Latency>771</Latency>
                        <AbsoluteTimeLatency>7.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>277</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_157_p2" SOURCE="kernel.cpp:323" URAM="0" VARIABLE="add_ln323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_171_p2" SOURCE="kernel.cpp:324" URAM="0" VARIABLE="add_ln324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln325_fu_182_p2" SOURCE="kernel.cpp:325" URAM="0" VARIABLE="add_ln325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4" OPTYPE="add" PRAGMA="" RTLNAME="v196_V_fu_245_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="v196_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_l_bias_i16_l_j15</Name>
            <Loops>
                <l_bias_i16_l_j15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.157</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36872</Best-caseLatency>
                    <Average-caseLatency>36872</Average-caseLatency>
                    <Worst-caseLatency>36872</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.369 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.369 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36872</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_bias_i16_l_j15>
                        <Name>l_bias_i16_l_j15</Name>
                        <TripCount>36864</TripCount>
                        <Latency>36870</Latency>
                        <AbsoluteTimeLatency>0.369 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_bias_i16_l_j15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>676</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1297</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_1_fu_191_p2" SOURCE="kernel.cpp:336" URAM="0" VARIABLE="add_ln336_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_fu_203_p2" SOURCE="kernel.cpp:336" URAM="0" VARIABLE="add_ln336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="v203_fu_302_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="v203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_321_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1140" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1145_fu_362_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145" URAM="0" VARIABLE="sub_ln1145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_380_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1148_fu_401_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148" URAM="0" VARIABLE="sub_ln1148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1150_fu_447_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1150" URAM="0" VARIABLE="add_ln1150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1159_fu_488_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1159" URAM="0" VARIABLE="add_ln1159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="m_3_fu_522_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1162" URAM="0" VARIABLE="m_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i16_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_231_p2" SOURCE="kernel.cpp:337" URAM="0" VARIABLE="add_ln337"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1</Name>
            <Loops>
                <l_gemm_i15_l_j14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.157</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28753933</Best-caseLatency>
                    <Average-caseLatency>28753933</Average-caseLatency>
                    <Worst-caseLatency>28753933</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.288 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.288 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.288 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28753933</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i15_l_j14>
                        <Name>l_gemm_i15_l_j14</Name>
                        <TripCount>36864</TripCount>
                        <Latency>28680192</Latency>
                        <AbsoluteTimeLatency>0.287 sec</AbsoluteTimeLatency>
                        <IterationLatency>778</IterationLatency>
                        <PipelineDepth>778</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121</Instance>
                        </InstanceList>
                    </l_gemm_i15_l_j14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <FF>1175</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2297</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="96" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="outp1_V_U" SOURCE="kernel.cpp:310" URAM="0" VARIABLE="outp1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i15_l_j14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_1_fu_158_p2" SOURCE="kernel.cpp:321" URAM="0" VARIABLE="add_ln321_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i15_l_j14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_170_p2" SOURCE="kernel.cpp:321" URAM="0" VARIABLE="add_ln321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i15_l_j14" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln324_fu_241_p2" SOURCE="kernel.cpp:324" URAM="0" VARIABLE="sub_ln324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i15_l_j14" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln325_fu_292_p2" SOURCE="kernel.cpp:325" URAM="0" VARIABLE="sub_ln325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i15_l_j14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_198_p2" SOURCE="kernel.cpp:322" URAM="0" VARIABLE="add_ln322"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.421</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>86</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>63</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>28</UTIL_DSP>
                    <FF>14035</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>9091</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_fu_636_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="b_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_1_fu_713_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515" URAM="0" VARIABLE="b_exp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_80ns_90_5_1_U281" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="Elog2_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_54s_6ns_54_5_1_U273" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838" URAM="0" VARIABLE="mul_ln838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_71ns_4ns_75_5_1_U274" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_73ns_6ns_79_5_1_U275" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_83ns_6ns_89_5_1_U276" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_92ns_6ns_98_5_1_U277" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_87ns_6ns_93_5_1_U278" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_82ns_6ns_88_5_1_U279" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77ns_6ns_83_5_1_U280" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_1520_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_1_fu_1525_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_1490_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40ns_40ns_80_2_1_U282" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_1587_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77s_54ns_130_5_1_U283" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_frac_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77s_55ns_130_5_1_U284" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U289" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U289" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_1746_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U285" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_1787_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_33_fu_1862_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U286" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_7_fu_1909_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_1918_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U287" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_1986_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_1995_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_35_fu_2033_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U288" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_23_fu_2076_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_1_fu_2082_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_2_fu_2088_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_2102_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_2201_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log0_lut_table_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.080</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>29</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>3668</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3506</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_301_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="m_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_V_1_fu_323_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="e_frac_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_345_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U324" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U324" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_511_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U320" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_559_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_44_fu_635_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U321" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_682_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_691_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U322" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_12_fu_759_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_768_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_46_fu_806_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U323" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_41_fu_849_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_3_fu_855_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_4_fu_861_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_875_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_978_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_tanh_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>73</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>10579</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>7692</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U327" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U328" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_x_U336" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U329" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_x_U332" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U330" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="resultf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_x_U332" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95" URAM="0" VARIABLE="resultf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U326" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U331" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78" URAM="0" VARIABLE="resultf"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16</Name>
            <Loops>
                <l_S_i_j_0_i17_l_j16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.421</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37072</Best-caseLatency>
                    <Average-caseLatency>37072</Average-caseLatency>
                    <Worst-caseLatency>37072</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.371 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.371 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.371 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37072</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i17_l_j16>
                        <Name>l_S_i_j_0_i17_l_j16</Name>
                        <TripCount>36864</TripCount>
                        <Latency>37070</Latency>
                        <AbsoluteTimeLatency>0.371 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>208</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_164</Instance>
                            <Instance>grp_generic_tanh_float_s_fu_193</Instance>
                        </InstanceList>
                    </l_S_i_j_0_i17_l_j16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>35</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>120</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>54</UTIL_DSP>
                    <FF>27143</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>19198</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_1_fu_277_p2" SOURCE="kernel.cpp:353" URAM="0" VARIABLE="add_ln353_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_289_p2" SOURCE="kernel.cpp:353" URAM="0" VARIABLE="add_ln353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U357" SOURCE="kernel.cpp:358" URAM="0" VARIABLE="mul10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U358" SOURCE="kernel.cpp:360" URAM="0" VARIABLE="mul13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U349" SOURCE="kernel.cpp:363" URAM="0" VARIABLE="v217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_5_fu_428_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="man_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_441_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_453_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_fu_459_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i17_l_j16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_353_p2" SOURCE="kernel.cpp:354" URAM="0" VARIABLE="add_ln354"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2</Name>
            <Loops>
                <VITIS_LOOP_377_1_VITIS_LOOP_378_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_377_1_VITIS_LOOP_378_2>
                        <Name>VITIS_LOOP_377_1_VITIS_LOOP_378_2</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_377_1_VITIS_LOOP_378_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_377_1_VITIS_LOOP_378_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln377_1_fu_98_p2" SOURCE="kernel.cpp:377" URAM="0" VARIABLE="add_ln377_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_377_1_VITIS_LOOP_378_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln377_fu_110_p2" SOURCE="kernel.cpp:377" URAM="0" VARIABLE="add_ln377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_377_1_VITIS_LOOP_378_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln378_fu_174_p2" SOURCE="kernel.cpp:378" URAM="0" VARIABLE="add_ln378"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_k_0_k5</Name>
            <Loops>
                <l_S_k_0_k5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k5>
                        <Name>l_S_k_0_k5</Name>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>30.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>275</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>230</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln384_fu_157_p2" SOURCE="kernel.cpp:384" URAM="0" VARIABLE="add_ln384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln386_fu_171_p2" SOURCE="kernel.cpp:386" URAM="0" VARIABLE="add_ln386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_fu_182_p2" SOURCE="kernel.cpp:385" URAM="0" VARIABLE="add_ln385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5" OPTYPE="add" PRAGMA="" RTLNAME="v269_V_d0" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="v236_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_bias_i19_l_j18</Name>
            <Loops>
                <l_bias_i19_l_j18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9220</Best-caseLatency>
                    <Average-caseLatency>9220</Average-caseLatency>
                    <Worst-caseLatency>9220</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9220</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_bias_i19_l_j18>
                        <Name>l_bias_i19_l_j18</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9218</Latency>
                        <AbsoluteTimeLatency>92.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_bias_i19_l_j18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>213</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i19_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_1_fu_120_p2" SOURCE="kernel.cpp:397" URAM="0" VARIABLE="add_ln397_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i19_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_132_p2" SOURCE="kernel.cpp:397" URAM="0" VARIABLE="add_ln397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i19_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="v241_V_fu_223_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="v241_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i19_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_160_p2" SOURCE="kernel.cpp:398" URAM="0" VARIABLE="add_ln398"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119</Name>
            <Loops>
                <l_S_i_j_0_i11_l_j11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.972</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9224</Best-caseLatency>
                    <Average-caseLatency>9224</Average-caseLatency>
                    <Worst-caseLatency>9224</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9224</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i11_l_j11>
                        <Name>l_S_i_j_0_i11_l_j11</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9222</Latency>
                        <AbsoluteTimeLatency>92.220 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_i_j_0_i11_l_j11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>668</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1284</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_185_p2" SOURCE="kernel.cpp:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_1_fu_197_p2" SOURCE="kernel.cpp:230" URAM="0" VARIABLE="add_ln230_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="v133_fu_295_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="v133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_314_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1140" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1145_fu_355_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145" URAM="0" VARIABLE="sub_ln1145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_373_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1148_fu_394_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148" URAM="0" VARIABLE="sub_ln1148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1150_fu_440_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1150" URAM="0" VARIABLE="add_ln1150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1159_fu_481_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1159" URAM="0" VARIABLE="add_ln1159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="m_6_fu_515_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1162" URAM="0" VARIABLE="m_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i11_l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_261_p2" SOURCE="kernel.cpp:231" URAM="0" VARIABLE="add_ln231"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_VITIS_LOOP_250_1</Name>
            <Loops>
                <VITIS_LOOP_250_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_250_1>
                        <Name>VITIS_LOOP_250_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_250_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_62_p2" SOURCE="kernel.cpp:250" URAM="0" VARIABLE="add_ln250"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_VITIS_LOOP_254_2</Name>
            <Loops>
                <VITIS_LOOP_254_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_254_2>
                        <Name>VITIS_LOOP_254_2</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_254_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_62_p2" SOURCE="kernel.cpp:254" URAM="0" VARIABLE="add_ln254"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_j12</Name>
            <Loops>
                <l_j12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3848</Best-caseLatency>
                    <Average-caseLatency>3848</Average-caseLatency>
                    <Worst-caseLatency>3848</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3848</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j12>
                        <Name>l_j12</Name>
                        <TripCount>768</TripCount>
                        <Latency>3846</Latency>
                        <AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>333</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>276</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln259_fu_163_p2" SOURCE="kernel.cpp:259" URAM="0" VARIABLE="add_ln259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_173_p2" SOURCE="kernel.cpp:260" URAM="0" VARIABLE="add_ln260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_mean_var_i13</Name>
            <Loops>
                <l_mean_var_i13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mean_var_i13>
                        <Name>l_mean_var_i13</Name>
                        <TripCount>12</TripCount>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mean_var_i13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>519</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mean_var_i13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_117_p2" SOURCE="kernel.cpp:271" URAM="0" VARIABLE="add_ln271"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_j13</Name>
            <Loops>
                <l_j13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>806</Best-caseLatency>
                    <Average-caseLatency>806</Average-caseLatency>
                    <Worst-caseLatency>806</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>806</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j13>
                        <Name>l_j13</Name>
                        <TripCount>768</TripCount>
                        <Latency>804</Latency>
                        <AbsoluteTimeLatency>8.040 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>38</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>956</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>838</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_193_p2" SOURCE="kernel.cpp:285" URAM="0" VARIABLE="add_ln285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_203_p2" SOURCE="kernel.cpp:287" URAM="0" VARIABLE="add_ln287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_3_fu_281_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="man_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_294_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_306_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_fu_312_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1</Name>
            <Loops>
                <l_sum_i12/>
                <l_norm_i14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>56314</Best-caseLatency>
                    <Average-caseLatency>56314</Average-caseLatency>
                    <Worst-caseLatency>56314</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>56314</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_sum_i12>
                        <Name>l_sum_i12</Name>
                        <TripCount>12</TripCount>
                        <Latency>46224</Latency>
                        <AbsoluteTimeLatency>0.462 ms</AbsoluteTimeLatency>
                        <IterationLatency>3852</IterationLatency>
                        <PipelineDepth>3852</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_1_Pipeline_l_j12_fu_144</Instance>
                        </InstanceList>
                    </l_sum_i12>
                    <l_norm_i14>
                        <Name>l_norm_i14</Name>
                        <TripCount>12</TripCount>
                        <Latency>10032</Latency>
                        <AbsoluteTimeLatency>0.100 ms</AbsoluteTimeLatency>
                        <IterationLatency>836</IterationLatency>
                        <PipelineDepth>836</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_1_Pipeline_l_j13_fu_156</Instance>
                        </InstanceList>
                    </l_norm_i14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>2306</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2176</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean_U" SOURCE="kernel.cpp:249" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean2_U" SOURCE="kernel.cpp:253" URAM="0" VARIABLE="mean2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var_U" SOURCE="kernel.cpp:257" URAM="0" VARIABLE="var"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_208_p2" SOURCE="kernel.cpp:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i12" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln260_fu_248_p2" SOURCE="kernel.cpp:260" URAM="0" VARIABLE="sub_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln284_fu_264_p2" SOURCE="kernel.cpp:284" URAM="0" VARIABLE="add_ln284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i14" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln287_fu_299_p2" SOURCE="kernel.cpp:287" URAM="0" VARIABLE="sub_ln287"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer</Name>
            <Loops>
                <l_gemm_i9_l_j9/>
                <l_gemm_i18_l_j17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>86122060</Best-caseLatency>
                    <Average-caseLatency>86122060</Average-caseLatency>
                    <Worst-caseLatency>86122060</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.861 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.861 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.861 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>86122061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i9_l_j9>
                        <Name>l_gemm_i9_l_j9</Name>
                        <TripCount>9216</TripCount>
                        <Latency>7170048</Latency>
                        <AbsoluteTimeLatency>71.700 ms</AbsoluteTimeLatency>
                        <IterationLatency>778</IterationLatency>
                        <PipelineDepth>778</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_296</Instance>
                        </InstanceList>
                    </l_gemm_i9_l_j9>
                    <l_gemm_i18_l_j17>
                        <Name>l_gemm_i18_l_j17</Name>
                        <TripCount>9216</TripCount>
                        <Latency>28403712</Latency>
                        <AbsoluteTimeLatency>0.284 sec</AbsoluteTimeLatency>
                        <IterationLatency>3082</IterationLatency>
                        <PipelineDepth>3082</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_379</Instance>
                        </InstanceList>
                    </l_gemm_i18_l_j17>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>674</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>240</UTIL_BRAM>
                    <DSP>397</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>180</UTIL_DSP>
                    <FF>61568</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>57</UTIL_FF>
                    <LUT>59554</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>111</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v260_V_U" SOURCE="kernel.cpp:427" URAM="0" VARIABLE="v260_V"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v261_V_U" SOURCE="kernel.cpp:429" URAM="0" VARIABLE="v261_V"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U421" SOURCE="kernel.cpp:431" URAM="0" VARIABLE="v262_V"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v263_U" SOURCE="" URAM="0" VARIABLE="v263"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v264_V_U" SOURCE="kernel.cpp:435" URAM="0" VARIABLE="v264_V"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v265_U" SOURCE="kernel.cpp:437" URAM="0" VARIABLE="v265"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U421" SOURCE="kernel.cpp:439" URAM="0" VARIABLE="v266_V"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v267_U" SOURCE="kernel.cpp:441" URAM="0" VARIABLE="v267"/>
                <BindNode BINDTYPE="storage" BRAM="96" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v268_V_U" SOURCE="kernel.cpp:443" URAM="0" VARIABLE="v268_V"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v269_V_U" SOURCE="kernel.cpp:445" URAM="0" VARIABLE="v269_V"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U421" SOURCE="kernel.cpp:447" URAM="0" VARIABLE="v270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_1_fu_433_p2" SOURCE="kernel.cpp:200" URAM="0" VARIABLE="add_ln200_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_445_p2" SOURCE="kernel.cpp:200" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln203_fu_527_p2" SOURCE="kernel.cpp:203" URAM="0" VARIABLE="sub_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_fu_565_p2" SOURCE="kernel.cpp:204" URAM="0" VARIABLE="sub_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="empty_415_fu_536_p2" SOURCE="kernel.cpp:203" URAM="0" VARIABLE="empty_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i9_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_473_p2" SOURCE="kernel.cpp:201" URAM="0" VARIABLE="add_ln201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_1_fu_580_p2" SOURCE="kernel.cpp:382" URAM="0" VARIABLE="add_ln382_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_592_p2" SOURCE="kernel.cpp:382" URAM="0" VARIABLE="add_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j17" OPTYPE="sub" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U424" SOURCE="kernel.cpp:385" URAM="0" VARIABLE="sub_ln385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln386_fu_714_p2" SOURCE="kernel.cpp:386" URAM="0" VARIABLE="sub_ln386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln383_fu_620_p2" SOURCE="kernel.cpp:383" URAM="0" VARIABLE="add_ln383"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v242" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v242_address0" name="v242_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v242_ce0" name="v242_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v242_q0" name="v242_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v243" index="1" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v243_address0" name="v243_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v243_ce0" name="v243_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v243_q0" name="v243_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v244" index="2" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v244_address0" name="v244_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v244_ce0" name="v244_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v244_q0" name="v244_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v245" index="3" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v245_address0" name="v245_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v245_ce0" name="v245_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v245_q0" name="v245_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v246" index="4" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v246_address0" name="v246_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v246_ce0" name="v246_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v246_q0" name="v246_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v247" index="5" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v247_address0" name="v247_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v247_ce0" name="v247_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v247_q0" name="v247_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v248" index="6" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v248_address0" name="v248_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v248_ce0" name="v248_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v248_q0" name="v248_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v249" index="7" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v249_address0" name="v249_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v249_ce0" name="v249_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v249_q0" name="v249_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v250" index="8" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v250_address0" name="v250_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v250_ce0" name="v250_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v250_q0" name="v250_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v251" index="9" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v251_address0" name="v251_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v251_ce0" name="v251_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v251_q0" name="v251_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v252" index="10" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v252_address0" name="v252_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v252_ce0" name="v252_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v252_q0" name="v252_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v253" index="11" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v253_address0" name="v253_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v253_ce0" name="v253_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v253_q0" name="v253_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v254" index="12" direction="in" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v254_address0" name="v254_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v254_ce0" name="v254_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v254_q0" name="v254_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v255" index="13" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v255_address0" name="v255_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v255_ce0" name="v255_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v255_q0" name="v255_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v256" index="14" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v256_address0" name="v256_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v256_ce0" name="v256_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v256_q0" name="v256_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v257" index="15" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v257_address0" name="v257_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v257_ce0" name="v257_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v257_q0" name="v257_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v258" index="16" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v258_address0" name="v258_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v258_ce0" name="v258_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v258_q0" name="v258_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v259" index="17" direction="out" srcType="ap_fixed&lt;24, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v259_address0" name="v259_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v259_ce0" name="v259_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v259_we0" name="v259_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v259_d0" name="v259_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v242_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v242_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v242_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v242"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v242_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v242_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v242_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v242"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v243_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v243_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v243_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v243"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v243_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v243_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v243_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v243"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v244_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v244_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v244_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v244"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v244_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v244_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v244_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v244"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v245_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v245_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v245_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v245"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v245_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v245_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v245_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v245"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v246_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v246_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v246_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v246"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v246_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v246_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v246_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v246"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v247_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v247_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v247_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v247"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v247_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v247_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v247_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v247"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v248_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v248_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v248_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v248"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v248_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v248_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v248_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v248"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v249_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v249_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v249_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v249"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v249_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v249_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v249_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v249"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v250_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v250_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v250_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v250"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v250_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v250_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v250_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v250"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v251_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="v251_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v251_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v251"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v251_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v251_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v251_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v251"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v252_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v252_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v252_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v252"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v252_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v252_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v252_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v252"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v253_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="v253_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v253_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v253"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v253_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v253_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v253_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v253"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v254_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v254_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v254_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v254"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v254_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="v254_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v254_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v254"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v255_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v255_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v255_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v255"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v255_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v255_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v255_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v255"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v256_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v256_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v256_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v256"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v256_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v256_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v256_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v256"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v257_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v257_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v257_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v257"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v257_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v257_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v257_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v257"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v258_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v258_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v258_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v258"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v258_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v258_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v258_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v258"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v259_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v259_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v259_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v259"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v259_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="v259_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v259_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v259"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="v242_address0">14, , </column>
                    <column name="v242_q0">24, , </column>
                    <column name="v243_address0">20, , </column>
                    <column name="v243_q0">24, , </column>
                    <column name="v244_address0">10, , </column>
                    <column name="v244_q0">24, , </column>
                    <column name="v245_address0">20, , </column>
                    <column name="v245_q0">24, , </column>
                    <column name="v246_address0">10, , </column>
                    <column name="v246_q0">24, , </column>
                    <column name="v247_address0">20, , </column>
                    <column name="v247_q0">24, , </column>
                    <column name="v248_address0">10, , </column>
                    <column name="v248_q0">24, , </column>
                    <column name="v249_address0">20, , </column>
                    <column name="v249_q0">24, , </column>
                    <column name="v250_address0">10, , </column>
                    <column name="v250_q0">24, , </column>
                    <column name="v251_address0">22, , </column>
                    <column name="v251_q0">24, , </column>
                    <column name="v252_address0">12, , </column>
                    <column name="v252_q0">24, , </column>
                    <column name="v253_address0">22, , </column>
                    <column name="v253_q0">24, , </column>
                    <column name="v254_address0">10, , </column>
                    <column name="v254_q0">24, , </column>
                    <column name="v255_address0">10, , </column>
                    <column name="v255_q0">32, , </column>
                    <column name="v256_address0">10, , </column>
                    <column name="v256_q0">32, , </column>
                    <column name="v257_address0">10, , </column>
                    <column name="v257_q0">32, , </column>
                    <column name="v258_address0">10, , </column>
                    <column name="v258_q0">32, , </column>
                    <column name="v259_address0">14, , </column>
                    <column name="v259_d0">24, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v242">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v243">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v244">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v245">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v246">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v247">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v248">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v249">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v250">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v251">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v252">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v253">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v254">in, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="v255">in, float*</column>
                    <column name="v256">in, float*</column>
                    <column name="v257">in, float*</column>
                    <column name="v258">in, float*</column>
                    <column name="v259">out, ap_fixed&lt;24 8 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v242">v242_address0, port, offset, </column>
                    <column name="v242">v242_ce0, port, , </column>
                    <column name="v242">v242_q0, port, , </column>
                    <column name="v243">v243_address0, port, offset, </column>
                    <column name="v243">v243_ce0, port, , </column>
                    <column name="v243">v243_q0, port, , </column>
                    <column name="v244">v244_address0, port, offset, </column>
                    <column name="v244">v244_ce0, port, , </column>
                    <column name="v244">v244_q0, port, , </column>
                    <column name="v245">v245_address0, port, offset, </column>
                    <column name="v245">v245_ce0, port, , </column>
                    <column name="v245">v245_q0, port, , </column>
                    <column name="v246">v246_address0, port, offset, </column>
                    <column name="v246">v246_ce0, port, , </column>
                    <column name="v246">v246_q0, port, , </column>
                    <column name="v247">v247_address0, port, offset, </column>
                    <column name="v247">v247_ce0, port, , </column>
                    <column name="v247">v247_q0, port, , </column>
                    <column name="v248">v248_address0, port, offset, </column>
                    <column name="v248">v248_ce0, port, , </column>
                    <column name="v248">v248_q0, port, , </column>
                    <column name="v249">v249_address0, port, offset, </column>
                    <column name="v249">v249_ce0, port, , </column>
                    <column name="v249">v249_q0, port, , </column>
                    <column name="v250">v250_address0, port, offset, </column>
                    <column name="v250">v250_ce0, port, , </column>
                    <column name="v250">v250_q0, port, , </column>
                    <column name="v251">v251_address0, port, offset, </column>
                    <column name="v251">v251_ce0, port, , </column>
                    <column name="v251">v251_q0, port, , </column>
                    <column name="v252">v252_address0, port, offset, </column>
                    <column name="v252">v252_ce0, port, , </column>
                    <column name="v252">v252_q0, port, , </column>
                    <column name="v253">v253_address0, port, offset, </column>
                    <column name="v253">v253_ce0, port, , </column>
                    <column name="v253">v253_q0, port, , </column>
                    <column name="v254">v254_address0, port, offset, </column>
                    <column name="v254">v254_ce0, port, , </column>
                    <column name="v254">v254_q0, port, , </column>
                    <column name="v255">v255_address0, port, offset, </column>
                    <column name="v255">v255_ce0, port, , </column>
                    <column name="v255">v255_q0, port, , </column>
                    <column name="v256">v256_address0, port, offset, </column>
                    <column name="v256">v256_ce0, port, , </column>
                    <column name="v256">v256_q0, port, , </column>
                    <column name="v257">v257_address0, port, offset, </column>
                    <column name="v257">v257_ce0, port, , </column>
                    <column name="v257">v257_q0, port, , </column>
                    <column name="v258">v258_address0, port, offset, </column>
                    <column name="v258">v258_ce0, port, , </column>
                    <column name="v258">v258_q0, port, , </column>
                    <column name="v259">v259_address0, port, offset, </column>
                    <column name="v259">v259_ce0, port, , </column>
                    <column name="v259">v259_we0, port, , </column>
                    <column name="v259">v259_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

