<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::CoalescerPair Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1CoalescerPair.html">CoalescerPair</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1CoalescerPair-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::CoalescerPair Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>A helper class for register coalescers.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="RegisterCoalescer_8h_source.html">CodeGen/RegisterCoalescer.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aaa013d67c62eb366965c005c68c40728" id="r_aaa013d67c62eb366965c005c68c40728"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa013d67c62eb366965c005c68c40728">CoalescerPair</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">tri</a>)</td></tr>
<tr class="separator:aaa013d67c62eb366965c005c68c40728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e10ea20ec6b3326d99f8858f46bc2f8" id="r_a4e10ea20ec6b3326d99f8858f46bc2f8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e10ea20ec6b3326d99f8858f46bc2f8">CoalescerPair</a> (<a class="el" href="classunsigned.html">unsigned</a> VirtReg, <a class="el" href="classunsigned.html">unsigned</a> PhysReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">tri</a>)</td></tr>
<tr class="memdesc:a4e10ea20ec6b3326d99f8858f46bc2f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a <a class="el" href="classllvm_1_1CoalescerPair.html" title="A helper class for register coalescers.">CoalescerPair</a> representing a virtreg-to-physreg copy.  <br /></td></tr>
<tr class="separator:a4e10ea20ec6b3326d99f8858f46bc2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf12cb8b07d5443c8777257d1b9a1dc7" id="r_acf12cb8b07d5443c8777257d1b9a1dc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf12cb8b07d5443c8777257d1b9a1dc7">setRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *)</td></tr>
<tr class="memdesc:acf12cb8b07d5443c8777257d1b9a1dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set registers to match the copy instruction MI.  <br /></td></tr>
<tr class="separator:acf12cb8b07d5443c8777257d1b9a1dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46ebf2b548d5b38599073fe56b75bec0" id="r_a46ebf2b548d5b38599073fe56b75bec0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46ebf2b548d5b38599073fe56b75bec0">flip</a> ()</td></tr>
<tr class="memdesc:a46ebf2b548d5b38599073fe56b75bec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Swap SrcReg and DstReg.  <br /></td></tr>
<tr class="separator:a46ebf2b548d5b38599073fe56b75bec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94992e6e4022b1175f8015cde4e60b9" id="r_aa94992e6e4022b1175f8015cde4e60b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa94992e6e4022b1175f8015cde4e60b9">isCoalescable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa94992e6e4022b1175f8015cde4e60b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if MI is a copy instruction that will become an identity copy after coalescing.  <br /></td></tr>
<tr class="separator:aa94992e6e4022b1175f8015cde4e60b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482f72c011676e20369df64071b8ed78" id="r_a482f72c011676e20369df64071b8ed78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a482f72c011676e20369df64071b8ed78">isPhys</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a482f72c011676e20369df64071b8ed78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if DstReg is a physical register.  <br /></td></tr>
<tr class="separator:a482f72c011676e20369df64071b8ed78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c42cd26b1b685f9b48eb6ecc2292ca" id="r_a40c42cd26b1b685f9b48eb6ecc2292ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40c42cd26b1b685f9b48eb6ecc2292ca">isPartial</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a40c42cd26b1b685f9b48eb6ecc2292ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the original copy instruction did not copy the full register, but was a subreg operation.  <br /></td></tr>
<tr class="separator:a40c42cd26b1b685f9b48eb6ecc2292ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b0e53d4cf5d0e50a02e2db7a4f2d28" id="r_a51b0e53d4cf5d0e50a02e2db7a4f2d28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51b0e53d4cf5d0e50a02e2db7a4f2d28">isCrossClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a51b0e53d4cf5d0e50a02e2db7a4f2d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if DstReg is virtual and NewRC is a smaller register class than DstReg's.  <br /></td></tr>
<tr class="separator:a51b0e53d4cf5d0e50a02e2db7a4f2d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3204a960879abea13e886095a0638127" id="r_a3204a960879abea13e886095a0638127"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3204a960879abea13e886095a0638127">isFlipped</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3204a960879abea13e886095a0638127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when getSrcReg is the register being defined by the original copy instruction.  <br /></td></tr>
<tr class="separator:a3204a960879abea13e886095a0638127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad16ea1fdb9c7ff496c3f64daf01317c2" id="r_ad16ea1fdb9c7ff496c3f64daf01317c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad16ea1fdb9c7ff496c3f64daf01317c2">getDstReg</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad16ea1fdb9c7ff496c3f64daf01317c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register (virtual or physical) that will remain after coalescing.  <br /></td></tr>
<tr class="separator:ad16ea1fdb9c7ff496c3f64daf01317c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72863dafcd400d4a62aa6ed86ab50c37" id="r_a72863dafcd400d4a62aa6ed86ab50c37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72863dafcd400d4a62aa6ed86ab50c37">getSrcReg</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a72863dafcd400d4a62aa6ed86ab50c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the virtual register that will be coalesced away.  <br /></td></tr>
<tr class="separator:a72863dafcd400d4a62aa6ed86ab50c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9ef77c6729d00fb212b2166aeca293" id="r_a2f9ef77c6729d00fb212b2166aeca293"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f9ef77c6729d00fb212b2166aeca293">getDstIdx</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2f9ef77c6729d00fb212b2166aeca293"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the subregister index that DstReg will be coalesced into, or 0.  <br /></td></tr>
<tr class="separator:a2f9ef77c6729d00fb212b2166aeca293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad845a1a2a2239f0b62f818d88a875c89" id="r_ad845a1a2a2239f0b62f818d88a875c89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad845a1a2a2239f0b62f818d88a875c89">getSrcIdx</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad845a1a2a2239f0b62f818d88a875c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the subregister index that SrcReg will be coalesced into, or 0.  <br /></td></tr>
<tr class="separator:ad845a1a2a2239f0b62f818d88a875c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f260c963fc6dac4d8f4440bb17e5c7" id="r_ac9f260c963fc6dac4d8f4440bb17e5c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9f260c963fc6dac4d8f4440bb17e5c7">getNewRC</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9f260c963fc6dac4d8f4440bb17e5c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class of the coalesced register.  <br /></td></tr>
<tr class="separator:ac9f260c963fc6dac4d8f4440bb17e5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>A helper class for register coalescers. </p>
<p>When deciding if two registers can be coalesced, <a class="el" href="classllvm_1_1CoalescerPair.html" title="A helper class for register coalescers.">CoalescerPair</a> can determine if a copy instruction would become an identity copy after coalescing. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00026">26</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aaa013d67c62eb366965c005c68c40728" name="aaa013d67c62eb366965c005c68c40728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa013d67c62eb366965c005c68c40728">&#9670;&#160;</a></span>CoalescerPair() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::CoalescerPair::CoalescerPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>tri</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00058">58</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="a4e10ea20ec6b3326d99f8858f46bc2f8" name="a4e10ea20ec6b3326d99f8858f46bc2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e10ea20ec6b3326d99f8858f46bc2f8">&#9670;&#160;</a></span>CoalescerPair() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::CoalescerPair::CoalescerPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>VirtReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>PhysReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>tri</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a <a class="el" href="classllvm_1_1CoalescerPair.html" title="A helper class for register coalescers.">CoalescerPair</a> representing a virtreg-to-physreg copy. </p>
<p>No need to call <a class="el" href="#acf12cb8b07d5443c8777257d1b9a1dc7" title="Set registers to match the copy instruction MI.">setRegisters()</a>. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00062">62</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a46ebf2b548d5b38599073fe56b75bec0" name="a46ebf2b548d5b38599073fe56b75bec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46ebf2b548d5b38599073fe56b75bec0">&#9670;&#160;</a></span>flip()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> CoalescerPair::flip </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Swap SrcReg and DstReg. </p>
<p>Return false if swapping is impossible because DstReg is a physical register, or SubIdx is set. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8cpp_source.html#l00514">514</a> of file <a class="el" href="RegisterCoalescer_8cpp_source.html">RegisterCoalescer.cpp</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, and <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>.</p>

</div>
</div>
<a id="a2f9ef77c6729d00fb212b2166aeca293" name="a2f9ef77c6729d00fb212b2166aeca293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9ef77c6729d00fb212b2166aeca293">&#9670;&#160;</a></span>getDstIdx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::CoalescerPair::getDstIdx </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the subregister index that DstReg will be coalesced into, or 0. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00101">101</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

</div>
</div>
<a id="ad16ea1fdb9c7ff496c3f64daf01317c2" name="ad16ea1fdb9c7ff496c3f64daf01317c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad16ea1fdb9c7ff496c3f64daf01317c2">&#9670;&#160;</a></span>getDstReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::CoalescerPair::getDstReg </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register (virtual or physical) that will remain after coalescing. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00095">95</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

</div>
</div>
<a id="ac9f260c963fc6dac4d8f4440bb17e5c7" name="ac9f260c963fc6dac4d8f4440bb17e5c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f260c963fc6dac4d8f4440bb17e5c7">&#9670;&#160;</a></span>getNewRC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::CoalescerPair::getNewRC </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class of the coalesced register. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00107">107</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

</div>
</div>
<a id="ad845a1a2a2239f0b62f818d88a875c89" name="ad845a1a2a2239f0b62f818d88a875c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad845a1a2a2239f0b62f818d88a875c89">&#9670;&#160;</a></span>getSrcIdx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::CoalescerPair::getSrcIdx </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the subregister index that SrcReg will be coalesced into, or 0. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00104">104</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

</div>
</div>
<a id="a72863dafcd400d4a62aa6ed86ab50c37" name="a72863dafcd400d4a62aa6ed86ab50c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72863dafcd400d4a62aa6ed86ab50c37">&#9670;&#160;</a></span>getSrcReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::CoalescerPair::getSrcReg </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the virtual register that will be coalesced away. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00098">98</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

</div>
</div>
<a id="aa94992e6e4022b1175f8015cde4e60b9" name="aa94992e6e4022b1175f8015cde4e60b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa94992e6e4022b1175f8015cde4e60b9">&#9670;&#160;</a></span>isCoalescable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> CoalescerPair::isCoalescable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if MI is a copy instruction that will become an identity copy after coalescing. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8cpp_source.html#l00523">523</a> of file <a class="el" href="RegisterCoalescer_8cpp_source.html">RegisterCoalescer.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00390">isMoveInstr()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="a51b0e53d4cf5d0e50a02e2db7a4f2d28" name="a51b0e53d4cf5d0e50a02e2db7a4f2d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51b0e53d4cf5d0e50a02e2db7a4f2d28">&#9670;&#160;</a></span>isCrossClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::CoalescerPair::isCrossClass </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if DstReg is virtual and NewRC is a smaller register class than DstReg's. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00087">87</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

</div>
</div>
<a id="a3204a960879abea13e886095a0638127" name="a3204a960879abea13e886095a0638127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3204a960879abea13e886095a0638127">&#9670;&#160;</a></span>isFlipped()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::CoalescerPair::isFlipped </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when getSrcReg is the register being defined by the original copy instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00091">91</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

</div>
</div>
<a id="a40c42cd26b1b685f9b48eb6ecc2292ca" name="a40c42cd26b1b685f9b48eb6ecc2292ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c42cd26b1b685f9b48eb6ecc2292ca">&#9670;&#160;</a></span>isPartial()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::CoalescerPair::isPartial </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the original copy instruction did not copy the full register, but was a subreg operation. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00083">83</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

</div>
</div>
<a id="a482f72c011676e20369df64071b8ed78" name="a482f72c011676e20369df64071b8ed78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a482f72c011676e20369df64071b8ed78">&#9670;&#160;</a></span>isPhys()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::CoalescerPair::isPhys </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if DstReg is a physical register. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8h_source.html#l00079">79</a> of file <a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a>.</p>

</div>
</div>
<a id="acf12cb8b07d5443c8777257d1b9a1dc7" name="acf12cb8b07d5443c8777257d1b9a1dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf12cb8b07d5443c8777257d1b9a1dc7">&#9670;&#160;</a></span>setRegisters()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> CoalescerPair::setRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set registers to match the copy instruction MI. </p>
<p>Return false if MI is not a coalescable copy instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterCoalescer_8cpp_source.html#l00426">426</a> of file <a class="el" href="RegisterCoalescer_8cpp_source.html">RegisterCoalescer.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00390">isMoveInstr()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/CodeGen/<a class="el" href="RegisterCoalescer_8h_source.html">RegisterCoalescer.h</a></li>
<li>lib/CodeGen/<a class="el" href="RegisterCoalescer_8cpp_source.html">RegisterCoalescer.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:02:29 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
