{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19957,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.1998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000429644,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000435837,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000150415,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000435837,
	"finish__design__instance__count__class:input_pad": 4,
	"finish__design__instance__area__class:input_pad": 57600,
	"finish__design__instance__count__class:output_pad": 1,
	"finish__design__instance__area__class:output_pad": 14400,
	"finish__design__instance__count__class:power_pad": 8,
	"finish__design__instance__area__class:power_pad": 115200,
	"finish__design__instance__count__class:pad_spacer": 107,
	"finish__design__instance__area__class:pad_spacer": 511200,
	"finish__design__instance__count__class:cover": 13,
	"finish__design__instance__area__class:cover": 63700,
	"finish__design__instance__count__class:antenna_cell": 647,
	"finish__design__instance__area__class:antenna_cell": 3521.75,
	"finish__design__instance__count__class:buffer": 1008,
	"finish__design__instance__area__class:buffer": 7315.66,
	"finish__design__instance__count__class:clock_buffer": 316,
	"finish__design__instance__area__class:clock_buffer": 5207.33,
	"finish__design__instance__count__class:timing_repair_buffer": 521,
	"finish__design__instance__area__class:timing_repair_buffer": 3781.21,
	"finish__design__instance__count__class:inverter": 197,
	"finish__design__instance__area__class:inverter": 1072.31,
	"finish__design__instance__count__class:clock_inverter": 88,
	"finish__design__instance__area__class:clock_inverter": 625.968,
	"finish__design__instance__count__class:sequential_cell": 1378,
	"finish__design__instance__area__class:sequential_cell": 65006.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 7534,
	"finish__design__instance__area__class:multi_input_combinational_cell": 76839.8,
	"finish__design__instance__count": 11822,
	"finish__design__instance__area": 925470,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 13.7948,
	"finish__clock__skew__setup": 0.368197,
	"finish__clock__skew__hold": 0.321333,
	"finish__timing__drv__max_slew_limit": -2.90318,
	"finish__timing__drv__max_slew": 2,
	"finish__timing__drv__max_cap_limit": -3.49859,
	"finish__timing__drv__max_cap": 2,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 17,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00650578,
	"finish__power__switching__total": 0.00748928,
	"finish__power__leakage__total": 1.5313e-05,
	"finish__power__total": 0.0140104,
	"finish__design__io": 5,
	"finish__design__die__area": 2.0449e+06,
	"finish__design__core__area": 394861,
	"finish__design__instance__count": 29472,
	"finish__design__instance__area": 380159,
	"finish__design__instance__count__stdcell": 29339,
	"finish__design__instance__area__stdcell": 380159,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 120,
	"finish__design__instance__area__padcells": 698400,
	"finish__design__instance__count__cover": 13,
	"finish__design__instance__area__cover": 63700,
	"finish__design__instance__utilization": 0.962766,
	"finish__design__instance__utilization__stdcell": 0.962766,
	"finish__design__rows": 166,
	"finish__design__rows:CoreSite": 166,
	"finish__design__sites": 217626,
	"finish__design__sites:CoreSite": 217626,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}