#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri May  5 16:28:44 2023
# Process ID: 17740
# Current directory: C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20720 C:\Users\oa07610\Desktop\SingleCycleProcessor_FFFFF\Lab_11.xpr
# Log file: C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/vivado.log
# Journal file: C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/oa07610/Desktop/SingleCycleProcessor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.570 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle_Cycle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_Cycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/ALU_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/InsParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/imports/Desktop/YDrLoZ/Instruction_Memory/Instruction_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/imports/Desktop/Lab7/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sim_1/new/tbSingle_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.sim/sim_1/behav/xsim'
"xelab -wto aba237b4fc3240288029566d19648bd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_Cycle_behav xil_defaultlib.tbSingle_Cycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto aba237b4fc3240288029566d19648bd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_Cycle_behav xil_defaultlib.tbSingle_Cycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Branch' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sim_1/new/tbSingle_Cycle.v:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'RegWrite' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v:89]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'Branch' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v:90]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'MemWrite' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v:93]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'sel' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v:91]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'sel' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.InsParser
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ALU_64
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.tbSingle_Cycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_Cycle_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_Cycle_behav -key {Behavioral:sim_1:Functional:tbSingle_Cycle} -tclbatch {tbSingle_Cycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle_Cycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_Cycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1030.570 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1030.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle_Cycle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_Cycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.sim/sim_1/behav/xsim'
"xelab -wto aba237b4fc3240288029566d19648bd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_Cycle_behav xil_defaultlib.tbSingle_Cycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto aba237b4fc3240288029566d19648bd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_Cycle_behav xil_defaultlib.tbSingle_Cycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Branch' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sim_1/new/tbSingle_Cycle.v:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'RegWrite' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v:89]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'Branch' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v:90]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'MemWrite' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v:93]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'sel' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v:91]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'sel' [C:/Users/oa07610/Desktop/SingleCycleProcessor_FFFFF/Lab_11.srcs/sources_1/new/Single_Cycle.v:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.570 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  5 17:31:40 2023...
