#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun 17 23:17:40 2025
# Process ID         : 21652
# Current directory  : /home/jeanleo2/yuv_final/vivado
# Command line       : vivado
# Log file           : /home/jeanleo2/yuv_final/vivado/vivado.log
# Journal file       : /home/jeanleo2/yuv_final/vivado/vivado.jou
# Running On         : administrateur-ThinkStation-P2-Tower
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900K
# CPU Frequency      : 800.361 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 33260 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41850 MB
# Available Virtual  : 20643 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/jeanleo2/yuv_final/vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/yuv_final'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jeanleo2/yuv_final' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/jeanleo2/yuv_final/vivado/project_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_toyuv_0_0

INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
update_compile_order -fileset sources_1
open_bd_design {/home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:hls:toyuv:1.0 - toyuv_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from block design file </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
Upgrading '/home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_toyuv_0_0 (Toyuv 1.0) from revision 2114131817 to revision 2114132411
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/jeanleo2/yuv_final/vivado/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E2_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block toyuv_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:03:01 . Memory (MB): peak = 8364.438 ; gain = 0.000 ; free physical = 8460 ; free virtual = 18583
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2bb00855c3556f8e to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 2bb00855c3556f8e; cache size = 36.176 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = 8aa3815d23804119; cache size = 36.176 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 64caacd58df6c022; cache size = 36.176 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_2, cache-ID = 8aa3815d23804119; cache size = 36.176 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_3, cache-ID = 64caacd58df6c022; cache size = 36.176 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_4, cache-ID = 8aa3815d23804119; cache size = 36.176 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_5, cache-ID = 64caacd58df6c022; cache size = 36.176 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 816e907cdca3bde8 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 816e907cdca3bde8; cache size = 36.176 MB.
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_toyuv_0_0_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
[Tue Jun 17 23:21:46 2025] Launched design_1_toyuv_0_0_synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/design_1_wrapper.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Tue Jun 17 23:25:09 2025] Launched synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/runme.log
[Tue Jun 17 23:25:09 2025] Launched impl_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.41 . Memory (MB): peak = 8833.094 ; gain = 0.000 ; free physical = 8030 ; free virtual = 18261
INFO: [Netlist 29-17] Analyzing 1109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8852.145 ; gain = 9.250 ; free physical = 7873 ; free virtual = 18104
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9512.281 ; gain = 0.000 ; free physical = 7280 ; free virtual = 17511
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9512.281 ; gain = 0.000 ; free physical = 7280 ; free virtual = 17511
Read PlaceDB: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.69 . Memory (MB): peak = 9536.258 ; gain = 23.977 ; free physical = 7265 ; free virtual = 17496
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9536.258 ; gain = 0.000 ; free physical = 7265 ; free virtual = 17496
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 9558.969 ; gain = 22.711 ; free physical = 7248 ; free virtual = 17479
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 9558.969 ; gain = 46.688 ; free physical = 7248 ; free virtual = 17479
Restored from archive | CPU: 1.110000 secs | Memory: 42.834991 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 9558.969 ; gain = 46.688 ; free physical = 7248 ; free virtual = 17479
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9558.969 ; gain = 0.000 ; free physical = 7248 ; free virtual = 17479
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRLC32E => SRL16E: 25 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 10138.062 ; gain = 1304.969 ; free physical = 6752 ; free virtual = 16989
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/jeanleo2/yuv_final/vitis/toyuv/toyuv/hls/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/yuv_final'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jeanleo2/yuv_final' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/jeanleo2/yuv_final/vivado/project_1'.)
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
Upgrading '/home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_toyuv_0_0 (Toyuv 1.0) from revision 2114132411 to revision 2114132454
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/jeanleo2/yuv_final/vivado/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E2_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block toyuv_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 10355.977 ; gain = 0.000 ; free physical = 6381 ; free virtual = 16545
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2bb00855c3556f8e to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 2bb00855c3556f8e; cache size = 67.596 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = 8aa3815d23804119; cache size = 67.596 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 64caacd58df6c022; cache size = 67.596 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_2, cache-ID = 8aa3815d23804119; cache size = 67.596 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_3, cache-ID = 64caacd58df6c022; cache size = 67.596 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_4, cache-ID = 8aa3815d23804119; cache size = 67.596 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_5, cache-ID = 64caacd58df6c022; cache size = 67.596 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 816e907cdca3bde8 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 816e907cdca3bde8; cache size = 67.596 MB.
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_toyuv_0_0_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
[Tue Jun 17 23:57:02 2025] Launched design_1_toyuv_0_0_synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Tue Jun 17 23:59:51 2025] Launched synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/runme.log
[Tue Jun 17 23:59:51 2025] Launched impl_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/jeanleo2/yuv_final/vitis/toyuv/toyuv/hls/impl/ip/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/jeanleo2/yuv_final/vitis/toyuv/toyuv/hls/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/yuv_final'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jeanleo2/yuv_final' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/jeanleo2/yuv_final/vivado/project_1'.)
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
Upgrading '/home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_toyuv_0_0 (Toyuv 1.0) from revision 2114132454 to revision 2114132472
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/jeanleo2/yuv_final/vivado/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E2_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block toyuv_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 10662.941 ; gain = 0.000 ; free physical = 6290 ; free virtual = 16452
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2bb00855c3556f8e to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 2bb00855c3556f8e; cache size = 95.020 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = 8aa3815d23804119; cache size = 95.020 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 64caacd58df6c022; cache size = 95.020 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_2, cache-ID = 8aa3815d23804119; cache size = 95.020 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_3, cache-ID = 64caacd58df6c022; cache size = 95.020 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_4, cache-ID = 8aa3815d23804119; cache size = 95.020 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_5, cache-ID = 64caacd58df6c022; cache size = 95.020 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 816e907cdca3bde8 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 816e907cdca3bde8; cache size = 95.020 MB.
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_toyuv_0_0_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
[Wed Jun 18 00:14:06 2025] Launched design_1_toyuv_0_0_synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Wed Jun 18 00:18:10 2025] Launched synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 18 00:18:10 2025] Launched impl_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/jeanleo2/yuv_final/vitis/toyuv/toyuv/hls/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/yuv_final'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jeanleo2/yuv_final' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/jeanleo2/yuv_final/vivado/project_1'.)
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
Upgrading '/home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_toyuv_0_0 (Toyuv 1.0) from revision 2114132472 to revision 2114133244
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/jeanleo2/yuv_final/vivado/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E2_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block toyuv_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:01:19 . Memory (MB): peak = 10896.777 ; gain = 0.000 ; free physical = 1269 ; free virtual = 12671
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2bb00855c3556f8e to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 2bb00855c3556f8e; cache size = 99.710 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = 8aa3815d23804119; cache size = 99.710 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 64caacd58df6c022; cache size = 99.710 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_2, cache-ID = 8aa3815d23804119; cache size = 99.710 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_3, cache-ID = 64caacd58df6c022; cache size = 99.710 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_4, cache-ID = 8aa3815d23804119; cache size = 99.710 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_5, cache-ID = 64caacd58df6c022; cache size = 99.710 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 816e907cdca3bde8 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 816e907cdca3bde8; cache size = 99.710 MB.
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_toyuv_0_0_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
[Wed Jun 18 13:06:41 2025] Launched design_1_toyuv_0_0_synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Wed Jun 18 13:09:07 2025] Launched synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 18 13:09:07 2025] Launched impl_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/jeanleo2/yuv_final/vitis/toyuv/toyuv/hls/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/yuv_final'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/jeanleo2/yuv_final' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/jeanleo2/yuv_final/vivado/project_1'.)
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
Upgrading '/home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_toyuv_0_0 (Toyuv 1.0) from revision 2114133244 to revision 2114133282
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/jeanleo2/yuv_final/vivado/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E2_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block toyuv_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(55) to pin: '/m03_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to pin: '/m03_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(143) to pin: '/m02_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(143) to pin: '/m02_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(143) to pin: '/m03_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(143) to pin: '/m03_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 11208.746 ; gain = 0.000 ; free physical = 2500 ; free virtual = 12576
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2bb00855c3556f8e to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/2/b/2bb00855c3556f8e/design_1_axi_smc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 2bb00855c3556f8e; cache size = 104.182 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = 8aa3815d23804119; cache size = 104.182 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/design_1_axi_mem_intercon_imp_auto_us_1.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_1, cache-ID = 64caacd58df6c022; cache size = 104.182 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_2/design_1_axi_mem_intercon_imp_auto_us_2_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_2, cache-ID = 8aa3815d23804119; cache size = 104.182 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_3/design_1_axi_mem_intercon_imp_auto_us_3.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_3, cache-ID = 64caacd58df6c022; cache size = 104.182 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8aa3815d23804119 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/a/8aa3815d23804119/design_1_axi_mem_intercon_imp_auto_us_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_4/design_1_axi_mem_intercon_imp_auto_us_4_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_4, cache-ID = 8aa3815d23804119; cache size = 104.182 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 64caacd58df6c022 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/6/4/64caacd58df6c022/design_1_axi_mem_intercon_imp_auto_us_1.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_5/design_1_axi_mem_intercon_imp_auto_us_5.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_us_5, cache-ID = 64caacd58df6c022; cache size = 104.182 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 816e907cdca3bde8 to dir: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0.dcp to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/ip/2024.2/8/1/816e907cdca3bde8/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_mem_intercon_imp_auto_pc_0, cache-ID = 816e907cdca3bde8; cache size = 104.182 MB.
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_toyuv_0_0_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_toyuv_0_0
[Wed Jun 18 13:47:44 2025] Launched design_1_toyuv_0_0_synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/design_1_toyuv_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Wed Jun 18 13:48:43 2025] Launched synth_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 18 13:48:43 2025] Launched impl_1...
Run output will be captured here: /home/jeanleo2/yuv_final/vivado/project_1/project_1.runs/impl_1/runme.log
