# Yosys Project Template
A template structure for synthesising a generic RTL project

## TODO:
- Get the iverilog (Icarus Verilog) build command to work, this is used to compile and syntax check the RTL itself before synthesis
