#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov 10 19:37:39 2024
# Process ID: 29336
# Current directory: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/impl_1
# Command line: vivado.exe -log TxTop.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TxTop.tcl -notrace
# Log file: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/impl_1/TxTop.vdi
# Journal file: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/impl_1\vivado.jou
# Running On: LAPTOP-Q21U1JRJ, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
source TxTop.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 463.246 ; gain = 158.195
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/AppData/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 500.305 ; gain = 32.094
Command: link_design -top TxTop -part xc7k325tffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.dcp' for cell 'pll_clk_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/ofdm_tx_convenc_0_0.dcp' for cell 'workClockArea_ofdmTx/convenc_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/ofdm_tx_dac_0_0.dcp' for cell 'workClockArea_ofdmTx/dac_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/ofdm_tx_ifft_0_0.dcp' for cell 'workClockArea_ofdmTx/ifft_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/ofdm_tx_interleaver_1_0_0.dcp' for cell 'workClockArea_ofdmTx/interleaver_1_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/ofdm_tx_interleaver_2_0_0.dcp' for cell 'workClockArea_ofdmTx/interleaver_2_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/ofdm_tx_maping_0_0.dcp' for cell 'workClockArea_ofdmTx/maping_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/ofdm_tx_pilot_0_0.dcp' for cell 'workClockArea_ofdmTx/pilot_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/ofdm_tx_puncture_0_0.dcp' for cell 'workClockArea_ofdmTx/puncture_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/ofdm_tx_scramler_0_0.dcp' for cell 'workClockArea_ofdmTx/scramler_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/ofdm_tx_symbol_train_0_0.dcp' for cell 'workClockArea_ofdmTx/symbol_train_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/ofdm_tx_tx_mcu_0_0.dcp' for cell 'workClockArea_ofdmTx/tx_mcu_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/ofdm_tx_util_vector_logic_0_0.dcp' for cell 'workClockArea_ofdmTx/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_1_0/ofdm_tx_util_vector_logic_1_0.dcp' for cell 'workClockArea_ofdmTx/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/xfft_0/xfft_0.dcp' for cell 'workClockArea_ofdmTx/ifft_0/inst/u_fft'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/pilot_ram.dcp' for cell 'workClockArea_ofdmTx/pilot_0/inst/u_pilot_ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1047.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 905 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_board.xdc] for cell 'pll_clk_1/inst'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_board.xdc] for cell 'pll_clk_1/inst'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.xdc] for cell 'pll_clk_1/inst'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.xdc] for cell 'pll_clk_1/inst'
Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/UDP_DDR_OFDM.xdc]
Finished Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/UDP_DDR_OFDM.xdc]
Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/dac.xdc]
Finished Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/dac.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1168.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 200 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 150 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.738 ; gain = 668.434
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1196.199 ; gain = 27.461

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1acfee132

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1783.098 ; gain = 586.898

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 143 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 188bdaa51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.577 . Memory (MB): peak = 2125.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 101 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 16cefca02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.703 . Memory (MB): peak = 2125.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 50 cells and removed 226 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12eedde41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.971 . Memory (MB): peak = 2125.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 161 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12eedde41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2125.125 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 127ac1584

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2125.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 127ac1584

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2125.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              34  |             101  |                                              0  |
|  Constant propagation         |              50  |             226  |                                              0  |
|  Sweep                        |               0  |             161  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2125.125 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 127ac1584

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2125.125 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 4 Total Ports: 40
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 2694b9c95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 2377.297 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2694b9c95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2377.297 ; gain = 252.172

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1bfbc8c31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2377.297 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1bfbc8c31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2377.297 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2377.297 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1bfbc8c31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2377.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.297 ; gain = 1208.559
INFO: [runtcl-4] Executing : report_drc -file TxTop_drc_opted.rpt -pb TxTop_drc_opted.pb -rpx TxTop_drc_opted.rpx
Command: report_drc -file TxTop_drc_opted.rpt -pb TxTop_drc_opted.pb -rpx TxTop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-804] Only the first 20 REQP-1839 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1839]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/impl_1/TxTop_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2377.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/impl_1/TxTop_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2377.297 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1930c7fff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2377.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14f31bb2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17dd1cff0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17dd1cff0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.297 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17dd1cff0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 186311a88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 186311a88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 186311a88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1d10567b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2377.297 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d10567b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d10567b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 140e922ab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a2089360

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a86b0de7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 9171fb83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 9171fb83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 152bd5230

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.297 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 152bd5230

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 152bd5230

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 152bd5230

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 152bd5230

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.297 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 152bd5230

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2377.297 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2377.297 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2377.297 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad157f68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2377.297 ; gain = 0.000
Ending Placer Task | Checksum: 13399f1f9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2377.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2377.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file TxTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2377.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TxTop_utilization_placed.rpt -pb TxTop_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TxTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2377.297 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2377.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/impl_1/TxTop_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2377.297 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2377.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/impl_1/TxTop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8178dc57 ConstDB: 0 ShapeSum: b22115a2 RouteDB: 0
Post Restoration Checksum: NetGraph: 9d4336f7 | NumContArr: 12c5a4c6 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: c913316a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2541.254 ; gain = 163.957

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c913316a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2547.531 ; gain = 170.234

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c913316a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2547.531 ; gain = 170.234
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11911
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11911
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: d4f1e516

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2646.469 ; gain = 269.172

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d4f1e516

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2646.469 ; gain = 269.172
Phase 3 Initial Routing | Checksum: 143e52ed3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2646.469 ; gain = 269.172

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 566
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: fdd0f182

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2646.469 ; gain = 269.172
Phase 4 Rip-up And Reroute | Checksum: fdd0f182

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2646.469 ; gain = 269.172

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: fdd0f182

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2646.469 ; gain = 269.172

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: fdd0f182

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2646.469 ; gain = 269.172
Phase 6 Post Hold Fix | Checksum: fdd0f182

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2646.469 ; gain = 269.172

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.54098 %
  Global Horizontal Routing Utilization  = 0.641385 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fdd0f182

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 2646.469 ; gain = 269.172

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fdd0f182

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 2646.469 ; gain = 269.172

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 164db049e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2646.469 ; gain = 269.172
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 15ce53eab

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2646.469 ; gain = 269.172

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2646.469 ; gain = 269.172

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2646.469 ; gain = 269.172
INFO: [runtcl-4] Executing : report_drc -file TxTop_drc_routed.rpt -pb TxTop_drc_routed.pb -rpx TxTop_drc_routed.rpx
Command: report_drc -file TxTop_drc_routed.rpt -pb TxTop_drc_routed.pb -rpx TxTop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/impl_1/TxTop_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TxTop_methodology_drc_routed.rpt -pb TxTop_methodology_drc_routed.pb -rpx TxTop_methodology_drc_routed.rpx
Command: report_methodology -file TxTop_methodology_drc_routed.rpt -pb TxTop_methodology_drc_routed.pb -rpx TxTop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/impl_1/TxTop_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file TxTop_power_routed.rpt -pb TxTop_power_summary_routed.pb -rpx TxTop_power_routed.rpx
Command: report_power -file TxTop_power_routed.rpt -pb TxTop_power_summary_routed.pb -rpx TxTop_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file TxTop_route_status.rpt -pb TxTop_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file TxTop_timing_summary_routed.rpt -pb TxTop_timing_summary_routed.pb -rpx TxTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay3 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay4 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay10 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay15 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay7 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dqs_delay0 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay11 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay13 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay1 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay9 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay6 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dqs_delay1 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay14 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay5 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay8 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay0 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dly_ref is not reached by any clock but IDELAYE2 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/ddr3_dfi_phy_0/ddr3Phy/u_dq_delay12 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TxTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TxTop_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TxTop_bus_skew_routed.rpt -pb TxTop_bus_skew_routed.pb -rpx TxTop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2646.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/impl_1/TxTop_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 19:40:07 2024...
