Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul 24 00:28:54 2024
| Host         : DESKTOP-TO72V87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_timing_summary_routed.rpt -pb SPI_timing_summary_routed.pb -rpx SPI_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: master/divider_instance/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.764        0.000                      0                   57        0.264        0.000                      0                   57        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.764        0.000                      0                   57        0.264        0.000                      0                   57        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.515ns (42.782%)  route 2.026ns (57.218%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.158    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.994     6.608    master/divider_instance/counter_reg[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.732 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.667 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033     8.699    master/divider_instance/clear
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y44         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.515ns (42.782%)  route 2.026ns (57.218%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.158    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.994     6.608    master/divider_instance/counter_reg[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.732 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.667 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033     8.699    master/divider_instance/clear
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y44         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.515ns (42.782%)  route 2.026ns (57.218%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.158    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.994     6.608    master/divider_instance/counter_reg[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.732 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.667 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033     8.699    master/divider_instance/clear
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[6]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y44         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.515ns (42.782%)  route 2.026ns (57.218%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.158    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.994     6.608    master/divider_instance/counter_reg[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.732 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.667 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033     8.699    master/divider_instance/clear
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[7]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y44         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.515ns (43.383%)  route 1.977ns (56.617%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.158    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.994     6.608    master/divider_instance/counter_reg[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.732 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.667 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984     8.650    master/divider_instance/clear
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y45         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.515ns (43.383%)  route 1.977ns (56.617%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.158    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.994     6.608    master/divider_instance/counter_reg[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.732 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.667 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984     8.650    master/divider_instance/clear
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[11]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y45         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.515ns (43.383%)  route 1.977ns (56.617%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.158    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.994     6.608    master/divider_instance/counter_reg[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.732 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.667 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984     8.650    master/divider_instance/clear
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[8]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y45         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.515ns (43.383%)  route 1.977ns (56.617%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.158    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.994     6.608    master/divider_instance/counter_reg[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.732 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.667 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984     8.650    master/divider_instance/clear
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[9]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y45         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.515ns (43.624%)  route 1.958ns (56.376%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.158    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.994     6.608    master/divider_instance/counter_reg[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.732 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.667 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.964     8.631    master/divider_instance/clear
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[12]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y46         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.515ns (43.624%)  route 1.958ns (56.376%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.158    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.994     6.608    master/divider_instance/counter_reg[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.732 r  master/divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    master/divider_instance/counter0_carry_i_7_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.396    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.510    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.667 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.964     8.631    master/divider_instance/clear
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    14.859    master/divider_instance/clk
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y46         FDRE (Setup_fdre_C_R)       -0.634    14.464    master/divider_instance/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  5.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[11]/Q
                         net (fo=4, routed)           0.120     1.738    master/divider_instance/counter_reg[11]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  master/divider_instance/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    master/divider_instance/counter_reg[8]_i_1_n_4
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[11]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=5, routed)           0.120     1.738    master/divider_instance/counter_reg[15]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  master/divider_instance/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    master/divider_instance/counter_reg[12]_i_1_n_4
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.478    master/divider_instance/clk
    SLICE_X61Y47         FDRE                                         r  master/divider_instance/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  master/divider_instance/counter_reg[19]/Q
                         net (fo=5, routed)           0.120     1.739    master/divider_instance/counter_reg[19]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  master/divider_instance/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    master/divider_instance/counter_reg[16]_i_1_n_4
    SLICE_X61Y47         FDRE                                         r  master/divider_instance/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y47         FDRE                                         r  master/divider_instance/counter_reg[19]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.105     1.583    master/divider_instance/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[7]/Q
                         net (fo=5, routed)           0.120     1.738    master/divider_instance/counter_reg[7]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  master/divider_instance/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    master/divider_instance/counter_reg[4]_i_1_n_4
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y44         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.478    master/divider_instance/clk
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  master/divider_instance/counter_reg[23]/Q
                         net (fo=5, routed)           0.120     1.739    master/divider_instance/counter_reg[23]
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  master/divider_instance/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    master/divider_instance/counter_reg[20]_i_1_n_4
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[23]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.105     1.583    master/divider_instance/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.478    master/divider_instance/clk
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  master/divider_instance/counter_reg[27]/Q
                         net (fo=4, routed)           0.120     1.739    master/divider_instance/counter_reg[27]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  master/divider_instance/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    master/divider_instance/counter_reg[24]_i_1_n_4
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[27]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.105     1.583    master/divider_instance/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.120     1.738    master/divider_instance/counter_reg[3]
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  master/divider_instance/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    master/divider_instance/counter_reg[0]_i_1_n_4
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[3]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[4]/Q
                         net (fo=4, routed)           0.115     1.733    master/divider_instance/counter_reg[4]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  master/divider_instance/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    master/divider_instance/counter_reg[4]_i_1_n_7
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[4]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y44         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.477    master/divider_instance/clk
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  master/divider_instance/counter_reg[12]/Q
                         net (fo=5, routed)           0.117     1.735    master/divider_instance/counter_reg[12]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  master/divider_instance/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    master/divider_instance/counter_reg[12]_i_1_n_7
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[12]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    master/divider_instance/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.478    master/divider_instance/clk
    SLICE_X61Y47         FDRE                                         r  master/divider_instance/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  master/divider_instance/counter_reg[16]/Q
                         net (fo=4, routed)           0.117     1.736    master/divider_instance/counter_reg[16]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  master/divider_instance/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    master/divider_instance/counter_reg[16]_i_1_n_7
    SLICE_X61Y47         FDRE                                         r  master/divider_instance/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y47         FDRE                                         r  master/divider_instance/counter_reg[16]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.105     1.583    master/divider_instance/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y43   master/divider_instance/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   master/divider_instance/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   master/divider_instance/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   master/divider_instance/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   master/divider_instance/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   master/divider_instance/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   master/divider_instance/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y47   master/divider_instance/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y47   master/divider_instance/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   master/divider_instance/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   master/divider_instance/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   master/divider_instance/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   master/divider_instance/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   master/divider_instance/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   master/divider_instance/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   master/divider_instance/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   master/divider_instance/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   master/divider_instance/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   master/divider_instance/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   master/divider_instance/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   master/divider_instance/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   master/divider_instance/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   master/divider_instance/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   master/divider_instance/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   master/divider_instance/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   master/divider_instance/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   master/divider_instance/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   master/divider_instance/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   master/divider_instance/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.652ns  (logic 3.963ns (59.585%)  route 2.688ns (40.415%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[1]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/cnt_instance/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           2.688     3.144    bit_cnt_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.507     6.652 r  bit_cnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.652    bit_cnt[1]
    N3                                                                r  bit_cnt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 3.974ns (59.969%)  route 2.653ns (40.031%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[0]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/cnt_instance/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           2.653     3.109    bit_cnt_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518     6.627 r  bit_cnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.627    bit_cnt[0]
    P3                                                                r  bit_cnt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.186ns  (logic 4.109ns (66.436%)  route 2.076ns (33.564%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[2]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  master/cnt_instance/bit_cnt_reg[2]/Q
                         net (fo=3, routed)           2.076     2.495    bit_cnt_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         3.690     6.186 r  bit_cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.186    bit_cnt[2]
    P1                                                                r  bit_cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            master/fsm_master_instance/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.311ns  (logic 1.441ns (27.140%)  route 3.869ns (72.860%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2, routed)           3.869     5.311    master/fsm_master_instance/AR[0]
    SLICE_X63Y49         FDCE                                         f  master/fsm_master_instance/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            master/fsm_master_instance/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.311ns  (logic 1.441ns (27.140%)  route 3.869ns (72.860%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2, routed)           3.869     5.311    master/fsm_master_instance/AR[0]
    SLICE_X63Y49         FDCE                                         f  master/fsm_master_instance/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ready_state
                            (input port)
  Destination:            master/fsm_master_instance/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.291ns  (logic 1.578ns (29.822%)  route 3.713ns (70.178%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ready_state (IN)
                         net (fo=0)                   0.000     0.000    ready_state
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  ready_state_IBUF_inst/O
                         net (fo=1, routed)           3.713     5.167    master/cnt_instance/ready_state_IBUF
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.291 r  master/cnt_instance/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.291    master/fsm_master_instance/D[0]
    SLICE_X63Y49         FDCE                                         r  master/fsm_master_instance/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/cnt_instance/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.832ns  (logic 0.746ns (40.711%)  route 1.086ns (59.289%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[2]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  master/cnt_instance/bit_cnt_reg[2]/Q
                         net (fo=3, routed)           1.086     1.505    master/cnt_instance/bit_cnt_OBUF[0]
    SLICE_X62Y49         LUT5 (Prop_lut5_I4_O)        0.327     1.832 r  master/cnt_instance/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    master/cnt_instance/bit_cnt[2]_i_1_n_0
    SLICE_X62Y49         FDRE                                         r  master/cnt_instance/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/cnt_instance/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.277ns  (logic 0.580ns (45.412%)  route 0.697ns (54.588%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[0]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/cnt_instance/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.697     1.153    master/cnt_instance/bit_cnt_reg[0]_0
    SLICE_X62Y49         LUT3 (Prop_lut3_I2_O)        0.124     1.277 r  master/cnt_instance/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.277    master/cnt_instance/bit_cnt[0]_i_1_n_0
    SLICE_X62Y49         FDRE                                         r  master/cnt_instance/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/cnt_instance/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.275ns  (logic 0.580ns (45.508%)  route 0.695ns (54.492%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[0]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/cnt_instance/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.695     1.151    master/cnt_instance/bit_cnt_reg[0]_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I0_O)        0.124     1.275 r  master/cnt_instance/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.275    master/cnt_instance/bit_cnt[1]_i_1_n_0
    SLICE_X62Y49         FDRE                                         r  master/cnt_instance/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/fsm_master_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/fsm_master_instance/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.268ns  (logic 0.580ns (45.726%)  route 0.688ns (54.274%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE                         0.000     0.000 r  master/fsm_master_instance/FSM_sequential_state_reg[1]/C
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  master/fsm_master_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.688     1.144    master/fsm_master_instance/Q[1]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.124     1.268 r  master/fsm_master_instance/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.268    master/fsm_master_instance/enable_shift
    SLICE_X63Y49         FDCE                                         r  master/fsm_master_instance/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/fsm_master_instance/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.595%)  route 0.111ns (37.405%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[1]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/cnt_instance/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.111     0.252    master/cnt_instance/bit_cnt_reg[1]_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.297 r  master/cnt_instance/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    master/fsm_master_instance/D[0]
    SLICE_X63Y49         FDCE                                         r  master/fsm_master_instance/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/fsm_master_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/cnt_instance/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE                         0.000     0.000 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/C
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.130     0.271    master/cnt_instance/Q[0]
    SLICE_X62Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.316 r  master/cnt_instance/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.316    master/cnt_instance/bit_cnt[1]_i_1_n_0
    SLICE_X62Y49         FDRE                                         r  master/cnt_instance/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/fsm_master_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/cnt_instance/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE                         0.000     0.000 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/C
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.131     0.272    master/cnt_instance/Q[0]
    SLICE_X62Y49         LUT3 (Prop_lut3_I0_O)        0.045     0.317 r  master/cnt_instance/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    master/cnt_instance/bit_cnt[0]_i_1_n_0
    SLICE_X62Y49         FDRE                                         r  master/cnt_instance/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/fsm_master_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/cnt_instance/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.189ns (59.214%)  route 0.130ns (40.786%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE                         0.000     0.000 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/C
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.130     0.271    master/cnt_instance/Q[0]
    SLICE_X62Y49         LUT5 (Prop_lut5_I2_O)        0.048     0.319 r  master/cnt_instance/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    master/cnt_instance/bit_cnt[2]_i_1_n_0
    SLICE_X62Y49         FDRE                                         r  master/cnt_instance/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/fsm_master_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/fsm_master_instance/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.283%)  route 0.191ns (50.717%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE                         0.000     0.000 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/C
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.191     0.332    master/fsm_master_instance/Q[0]
    SLICE_X63Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.377 r  master/fsm_master_instance/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    master/fsm_master_instance/enable_shift
    SLICE_X63Y49         FDCE                                         r  master/fsm_master_instance/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.398ns (73.081%)  route 0.515ns (26.919%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[2]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  master/cnt_instance/bit_cnt_reg[2]/Q
                         net (fo=3, routed)           0.515     0.643    bit_cnt_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         1.270     1.914 r  bit_cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.914    bit_cnt[2]
    P1                                                                r  bit_cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            master/fsm_master_instance/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 0.210ns (10.430%)  route 1.799ns (89.570%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.799     2.009    master/fsm_master_instance/AR[0]
    SLICE_X63Y49         FDCE                                         f  master/fsm_master_instance/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            master/fsm_master_instance/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 0.210ns (10.430%)  route 1.799ns (89.570%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.799     2.009    master/fsm_master_instance/AR[0]
    SLICE_X63Y49         FDCE                                         f  master/fsm_master_instance/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.360ns (63.708%)  route 0.775ns (36.292%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[0]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/cnt_instance/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.775     0.916    bit_cnt_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.135 r  bit_cnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.135    bit_cnt[0]
    P3                                                                r  bit_cnt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.349ns (63.010%)  route 0.792ns (36.990%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[1]/C
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/cnt_instance/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.792     0.933    bit_cnt_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.142 r  bit_cnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.142    bit_cnt[1]
    N3                                                                r  bit_cnt[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.655ns  (logic 7.599ns (55.650%)  route 6.056ns (44.350%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.265     3.721    master/divider_instance/select_IBUF[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.845 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.845    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.221 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.221    master/divider_instance/counter1_carry_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.378 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.644     5.022    master/divider_instance/counter1_carry__0_n_2
    SLICE_X65Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     5.810 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.810    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.081 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.583    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X64Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.427 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.584 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.069    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     8.885 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.209     9.093    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X65Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.859 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.859    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.087 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.208    10.296    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X64Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    11.115 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.711    11.826    master/divider_instance/counter1[26]
    SLICE_X63Y48         LUT3 (Prop_lut3_I1_O)        0.306    12.132 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.132    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.623 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033    13.655    master/divider_instance/clear
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[4]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.655ns  (logic 7.599ns (55.650%)  route 6.056ns (44.350%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.265     3.721    master/divider_instance/select_IBUF[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.845 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.845    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.221 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.221    master/divider_instance/counter1_carry_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.378 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.644     5.022    master/divider_instance/counter1_carry__0_n_2
    SLICE_X65Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     5.810 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.810    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.081 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.583    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X64Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.427 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.584 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.069    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     8.885 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.209     9.093    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X65Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.859 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.859    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.087 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.208    10.296    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X64Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    11.115 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.711    11.826    master/divider_instance/counter1[26]
    SLICE_X63Y48         LUT3 (Prop_lut3_I1_O)        0.306    12.132 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.132    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.623 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033    13.655    master/divider_instance/clear
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[5]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.655ns  (logic 7.599ns (55.650%)  route 6.056ns (44.350%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.265     3.721    master/divider_instance/select_IBUF[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.845 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.845    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.221 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.221    master/divider_instance/counter1_carry_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.378 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.644     5.022    master/divider_instance/counter1_carry__0_n_2
    SLICE_X65Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     5.810 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.810    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.081 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.583    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X64Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.427 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.584 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.069    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     8.885 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.209     9.093    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X65Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.859 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.859    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.087 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.208    10.296    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X64Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    11.115 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.711    11.826    master/divider_instance/counter1[26]
    SLICE_X63Y48         LUT3 (Prop_lut3_I1_O)        0.306    12.132 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.132    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.623 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033    13.655    master/divider_instance/clear
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[6]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.655ns  (logic 7.599ns (55.650%)  route 6.056ns (44.350%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.265     3.721    master/divider_instance/select_IBUF[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.845 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.845    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.221 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.221    master/divider_instance/counter1_carry_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.378 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.644     5.022    master/divider_instance/counter1_carry__0_n_2
    SLICE_X65Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     5.810 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.810    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.081 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.583    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X64Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.427 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.584 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.069    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     8.885 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.209     9.093    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X65Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.859 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.859    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.087 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.208    10.296    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X64Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    11.115 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.711    11.826    master/divider_instance/counter1[26]
    SLICE_X63Y48         LUT3 (Prop_lut3_I1_O)        0.306    12.132 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.132    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.623 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033    13.655    master/divider_instance/clear
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X61Y44         FDRE                                         r  master/divider_instance/counter_reg[7]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.606ns  (logic 7.599ns (55.850%)  route 6.007ns (44.150%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.265     3.721    master/divider_instance/select_IBUF[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.845 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.845    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.221 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.221    master/divider_instance/counter1_carry_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.378 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.644     5.022    master/divider_instance/counter1_carry__0_n_2
    SLICE_X65Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     5.810 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.810    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.081 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.583    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X64Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.427 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.584 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.069    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     8.885 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.209     9.093    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X65Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.859 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.859    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.087 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.208    10.296    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X64Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    11.115 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.711    11.826    master/divider_instance/counter1[26]
    SLICE_X63Y48         LUT3 (Prop_lut3_I1_O)        0.306    12.132 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.132    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.623 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984    13.606    master/divider_instance/clear
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[10]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.606ns  (logic 7.599ns (55.850%)  route 6.007ns (44.150%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.265     3.721    master/divider_instance/select_IBUF[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.845 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.845    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.221 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.221    master/divider_instance/counter1_carry_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.378 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.644     5.022    master/divider_instance/counter1_carry__0_n_2
    SLICE_X65Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     5.810 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.810    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.081 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.583    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X64Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.427 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.584 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.069    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     8.885 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.209     9.093    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X65Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.859 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.859    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.087 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.208    10.296    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X64Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    11.115 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.711    11.826    master/divider_instance/counter1[26]
    SLICE_X63Y48         LUT3 (Prop_lut3_I1_O)        0.306    12.132 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.132    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.623 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984    13.606    master/divider_instance/clear
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[11]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.606ns  (logic 7.599ns (55.850%)  route 6.007ns (44.150%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.265     3.721    master/divider_instance/select_IBUF[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.845 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.845    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.221 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.221    master/divider_instance/counter1_carry_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.378 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.644     5.022    master/divider_instance/counter1_carry__0_n_2
    SLICE_X65Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     5.810 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.810    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.081 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.583    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X64Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.427 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.584 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.069    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     8.885 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.209     9.093    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X65Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.859 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.859    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.087 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.208    10.296    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X64Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    11.115 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.711    11.826    master/divider_instance/counter1[26]
    SLICE_X63Y48         LUT3 (Prop_lut3_I1_O)        0.306    12.132 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.132    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.623 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984    13.606    master/divider_instance/clear
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[8]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.606ns  (logic 7.599ns (55.850%)  route 6.007ns (44.150%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.265     3.721    master/divider_instance/select_IBUF[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.845 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.845    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.221 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.221    master/divider_instance/counter1_carry_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.378 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.644     5.022    master/divider_instance/counter1_carry__0_n_2
    SLICE_X65Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     5.810 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.810    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.081 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.583    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X64Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.427 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.584 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.069    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     8.885 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.209     9.093    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X65Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.859 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.859    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.087 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.208    10.296    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X64Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    11.115 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.711    11.826    master/divider_instance/counter1[26]
    SLICE_X63Y48         LUT3 (Prop_lut3_I1_O)        0.306    12.132 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.132    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.623 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984    13.606    master/divider_instance/clear
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X61Y45         FDRE                                         r  master/divider_instance/counter_reg[9]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.587ns  (logic 7.599ns (55.930%)  route 5.988ns (44.070%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.265     3.721    master/divider_instance/select_IBUF[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.845 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.845    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.221 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.221    master/divider_instance/counter1_carry_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.378 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.644     5.022    master/divider_instance/counter1_carry__0_n_2
    SLICE_X65Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     5.810 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.810    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.081 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.583    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X64Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.427 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.584 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.069    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     8.885 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.209     9.093    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X65Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.859 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.859    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.087 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.208    10.296    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X64Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    11.115 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.711    11.826    master/divider_instance/counter1[26]
    SLICE_X63Y48         LUT3 (Prop_lut3_I1_O)        0.306    12.132 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.132    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.623 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.964    13.587    master/divider_instance/clear
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[12]/C

Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.587ns  (logic 7.599ns (55.930%)  route 5.988ns (44.070%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          2.265     3.721    master/divider_instance/select_IBUF[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.845 r  master/divider_instance/counter1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.845    master/divider_instance/counter1_carry_i_1_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.221 r  master/divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.221    master/divider_instance/counter1_carry_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.378 r  master/divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.644     5.022    master/divider_instance/counter1_carry__0_n_2
    SLICE_X65Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     5.810 r  master/divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.810    master/divider_instance/counter0_carry_i_9_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.081 r  master/divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.501     6.583    master/divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X64Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.427 r  master/divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    master/divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.584 r  master/divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.485     8.069    master/divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X64Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     8.885 r  master/divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.209     9.093    master/divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X65Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.859 r  master/divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.859    master/divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.087 r  master/divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.208    10.296    master/divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X64Y48         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    11.115 r  master/divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.711    11.826    master/divider_instance/counter1[26]
    SLICE_X63Y48         LUT3 (Prop_lut3_I1_O)        0.306    12.132 r  master/divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.132    master/divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.623 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.964    13.587    master/divider_instance/clear
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518     4.859    master/divider_instance/clk
    SLICE_X61Y46         FDRE                                         r  master/divider_instance/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select[2]
                            (input port)
  Destination:            master/divider_instance/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.372ns (40.536%)  route 0.546ns (59.464%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select[2] (IN)
                         net (fo=0)                   0.000     0.000    select[2]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  select_IBUF[2]_inst/O
                         net (fo=40, routed)          0.546     0.770    master/divider_instance/select_IBUF[2]
    SLICE_X62Y48         LUT4 (Prop_lut4_I1_O)        0.042     0.812 r  master/divider_instance/sclk0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     0.812    master/divider_instance/sclk0_carry__2_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     0.918 r  master/divider_instance/sclk0_carry__2/CO[1]
                         net (fo=1, routed)           0.000     0.918    master/divider_instance/p_0_in
    SLICE_X62Y48         FDRE                                         r  master/divider_instance/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     1.994    master/divider_instance/clk
    SLICE_X62Y48         FDRE                                         r  master/divider_instance/sclk_reg/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            master/divider_instance/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.659ns (46.415%)  route 0.761ns (53.585%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  select_IBUF[0]_inst/O
                         net (fo=39, routed)          0.369     0.590    master/divider_instance/select_IBUF[0]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  master/divider_instance/counter0_carry_i_11/O
                         net (fo=1, routed)           0.000     0.635    master/divider_instance/counter0_carry_i_11_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.701 f  master/divider_instance/counter0_carry_i_9/O[2]
                         net (fo=2, routed)           0.183     0.884    master/divider_instance/counter1[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.112     0.996 r  master/divider_instance/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.996    master/divider_instance/counter0_carry_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.088 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.127 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.127    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.166 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.166    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.211 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.209     1.420    master/divider_instance/clear
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[20]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            master/divider_instance/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.659ns (46.415%)  route 0.761ns (53.585%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  select_IBUF[0]_inst/O
                         net (fo=39, routed)          0.369     0.590    master/divider_instance/select_IBUF[0]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  master/divider_instance/counter0_carry_i_11/O
                         net (fo=1, routed)           0.000     0.635    master/divider_instance/counter0_carry_i_11_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.701 f  master/divider_instance/counter0_carry_i_9/O[2]
                         net (fo=2, routed)           0.183     0.884    master/divider_instance/counter1[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.112     0.996 r  master/divider_instance/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.996    master/divider_instance/counter0_carry_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.088 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.127 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.127    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.166 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.166    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.211 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.209     1.420    master/divider_instance/clear
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[21]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            master/divider_instance/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.659ns (46.415%)  route 0.761ns (53.585%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  select_IBUF[0]_inst/O
                         net (fo=39, routed)          0.369     0.590    master/divider_instance/select_IBUF[0]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  master/divider_instance/counter0_carry_i_11/O
                         net (fo=1, routed)           0.000     0.635    master/divider_instance/counter0_carry_i_11_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.701 f  master/divider_instance/counter0_carry_i_9/O[2]
                         net (fo=2, routed)           0.183     0.884    master/divider_instance/counter1[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.112     0.996 r  master/divider_instance/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.996    master/divider_instance/counter0_carry_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.088 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.127 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.127    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.166 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.166    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.211 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.209     1.420    master/divider_instance/clear
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[22]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            master/divider_instance/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.659ns (46.415%)  route 0.761ns (53.585%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  select_IBUF[0]_inst/O
                         net (fo=39, routed)          0.369     0.590    master/divider_instance/select_IBUF[0]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  master/divider_instance/counter0_carry_i_11/O
                         net (fo=1, routed)           0.000     0.635    master/divider_instance/counter0_carry_i_11_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.701 f  master/divider_instance/counter0_carry_i_9/O[2]
                         net (fo=2, routed)           0.183     0.884    master/divider_instance/counter1[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.112     0.996 r  master/divider_instance/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.996    master/divider_instance/counter0_carry_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.088 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.127 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.127    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.166 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.166    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.211 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.209     1.420    master/divider_instance/clear
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y48         FDRE                                         r  master/divider_instance/counter_reg[23]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            master/divider_instance/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.659ns (46.282%)  route 0.765ns (53.718%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  select_IBUF[0]_inst/O
                         net (fo=39, routed)          0.369     0.590    master/divider_instance/select_IBUF[0]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  master/divider_instance/counter0_carry_i_11/O
                         net (fo=1, routed)           0.000     0.635    master/divider_instance/counter0_carry_i_11_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.701 f  master/divider_instance/counter0_carry_i_9/O[2]
                         net (fo=2, routed)           0.183     0.884    master/divider_instance/counter1[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.112     0.996 r  master/divider_instance/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.996    master/divider_instance/counter0_carry_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.088 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.127 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.127    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.166 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.166    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.211 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.213     1.424    master/divider_instance/clear
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[24]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            master/divider_instance/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.659ns (46.282%)  route 0.765ns (53.718%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  select_IBUF[0]_inst/O
                         net (fo=39, routed)          0.369     0.590    master/divider_instance/select_IBUF[0]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  master/divider_instance/counter0_carry_i_11/O
                         net (fo=1, routed)           0.000     0.635    master/divider_instance/counter0_carry_i_11_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.701 f  master/divider_instance/counter0_carry_i_9/O[2]
                         net (fo=2, routed)           0.183     0.884    master/divider_instance/counter1[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.112     0.996 r  master/divider_instance/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.996    master/divider_instance/counter0_carry_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.088 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.127 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.127    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.166 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.166    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.211 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.213     1.424    master/divider_instance/clear
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[25]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            master/divider_instance/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.659ns (46.282%)  route 0.765ns (53.718%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  select_IBUF[0]_inst/O
                         net (fo=39, routed)          0.369     0.590    master/divider_instance/select_IBUF[0]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  master/divider_instance/counter0_carry_i_11/O
                         net (fo=1, routed)           0.000     0.635    master/divider_instance/counter0_carry_i_11_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.701 f  master/divider_instance/counter0_carry_i_9/O[2]
                         net (fo=2, routed)           0.183     0.884    master/divider_instance/counter1[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.112     0.996 r  master/divider_instance/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.996    master/divider_instance/counter0_carry_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.088 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.127 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.127    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.166 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.166    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.211 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.213     1.424    master/divider_instance/clear
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[26]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            master/divider_instance/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.659ns (46.282%)  route 0.765ns (53.718%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  select_IBUF[0]_inst/O
                         net (fo=39, routed)          0.369     0.590    master/divider_instance/select_IBUF[0]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  master/divider_instance/counter0_carry_i_11/O
                         net (fo=1, routed)           0.000     0.635    master/divider_instance/counter0_carry_i_11_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.701 f  master/divider_instance/counter0_carry_i_9/O[2]
                         net (fo=2, routed)           0.183     0.884    master/divider_instance/counter1[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.112     0.996 r  master/divider_instance/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.996    master/divider_instance/counter0_carry_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.088 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.127 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.127    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.166 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.166    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.211 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.213     1.424    master/divider_instance/clear
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     1.992    master/divider_instance/clk
    SLICE_X61Y49         FDRE                                         r  master/divider_instance/counter_reg[27]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            master/divider_instance/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.659ns (45.557%)  route 0.788ns (54.443%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  select_IBUF[0]_inst/O
                         net (fo=39, routed)          0.369     0.590    master/divider_instance/select_IBUF[0]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  master/divider_instance/counter0_carry_i_11/O
                         net (fo=1, routed)           0.000     0.635    master/divider_instance/counter0_carry_i_11_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.701 f  master/divider_instance/counter0_carry_i_9/O[2]
                         net (fo=2, routed)           0.183     0.884    master/divider_instance/counter1[7]
    SLICE_X63Y45         LUT4 (Prop_lut4_I2_O)        0.112     0.996 r  master/divider_instance/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.996    master/divider_instance/counter0_carry_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.088 r  master/divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    master/divider_instance/counter0_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.127 r  master/divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.127    master/divider_instance/counter0_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.166 r  master/divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.166    master/divider_instance/counter0_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.211 r  master/divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.236     1.447    master/divider_instance/clear
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    master/divider_instance/clk
    SLICE_X61Y43         FDRE                                         r  master/divider_instance/counter_reg[0]/C





