# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../tp_final_pipeline.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" \
"../../../../tp_final_pipeline.srcs/sim_1/new/test_datos_de_archivo_a_memoria.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
