(window.webpackJsonp=window.webpackJsonp||[]).push([[20],{375:function(t,r,a){"use strict";a.r(r);var v=a(16),s=Object(v.a)({},(function(){var t=this,r=t._self._c;return r("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[r("h1",{attrs:{id:"verilog基础语法"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#verilog基础语法"}},[t._v("#")]),t._v(" Verilog基础语法")]),t._v(" "),r("h2",{attrs:{id:"概述"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#概述"}},[t._v("#")]),t._v(" 概述")]),t._v(" "),r("p",[t._v("这是Verilog系列的第二篇文章，主要介绍Verilog的基础语法知识。")]),t._v(" "),r("h2",{attrs:{id:"内容预告"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#内容预告"}},[t._v("#")]),t._v(" 内容预告")]),t._v(" "),r("ul",[r("li",[t._v("模块定义")]),t._v(" "),r("li",[t._v("端口声明")]),t._v(" "),r("li",[t._v("数据类型")]),t._v(" "),r("li",[t._v("运算符")]),t._v(" "),r("li",[t._v("控制结构")])]),t._v(" "),r("hr"),t._v(" "),r("h2",{attrs:{id:"免责声明"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#免责声明"}},[t._v("#")]),t._v(" 免责声明")]),t._v(" "),r("p",[t._v("本文档及所有内容（包括文字、图片、代码等）均为作者基于个人学习经验整理分享，仅供学习和技术交流之用。")]),t._v(" "),r("p",[t._v("用户在使用相关资源时，应遵守相应的开源协议和法律法规，确保合法合规。")]),t._v(" "),r("p",[t._v("如涉及版权问题，请联系作者处理。")]),t._v(" "),r("hr")])}),[],!1,null,null,null);r.default=s.exports}}]);