Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:01:38 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.299        0.000                      0                 1041        0.183        0.000                      0                 1041        4.500        0.000                       0                   264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.299        0.000                      0                 1041        0.183        0.000                      0                 1041        4.500        0.000                       0                   264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 3.603ns (45.125%)  route 4.382ns (54.875%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          1.084     8.958    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  1.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (65.035%)  route 0.069ns (34.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=2, routed)           0.069     0.607    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[9]
    SLICE_X13Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)        -0.008     0.424    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y10   bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff0_reg__1/CLK
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X13Y36  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X13Y36  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



