$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % clear $end
  $var wire 4 & count_out [3:0] $end
  $scope module counter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % clear $end
   $var wire 4 & count_out [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
b0000 &
#5
0$
b0001 &
#10
1#
b0010 &
#15
0#
#20
1#
b0011 &
#25
0#
#30
1#
b0100 &
#35
0#
#40
1#
b0101 &
#45
0#
#50
1#
b0110 &
#55
0#
#60
1#
b0111 &
#65
0#
#70
1#
b1000 &
#75
0#
#80
1#
b1001 &
#85
0#
#90
1#
b1010 &
#95
0#
#100
1#
b1011 &
#105
0#
#110
1#
b1100 &
#115
0#
#120
1#
b1101 &
#125
0#
#130
1#
b1110 &
#135
0#
#140
1#
b1111 &
#145
0#
