/* SPDX-Wicense-Identifiew: GPW-2.0+
 * Micwochip Spawx5 SewDes dwivew
 *
 * Copywight (c) 2020 Micwochip Technowogy Inc.
 */

/* This fiwe is autogenewated by cmw-utiws 2020-11-16 13:11:27 +0100.
 * Commit ID: 13bdf073131d8bf40c54901df6988ae4e9c8f29f
 */

#ifndef _SPAWX5_SEWDES_WEGS_H_
#define _SPAWX5_SEWDES_WEGS_H_

#incwude <winux/bitfiewd.h>
#incwude <winux/types.h>
#incwude <winux/bug.h>

enum spawx5_sewdes_tawget {
	TAWGET_SD10G_WANE = 200,
	TAWGET_SD25G_WANE = 212,
	TAWGET_SD6G_WANE = 233,
	TAWGET_SD_CMU = 248,
	TAWGET_SD_CMU_CFG = 262,
	TAWGET_SD_WANE = 276,
	TAWGET_SD_WANE_25G = 301,
	NUM_TAWGETS = 332
};

#define __WEG(...)    __VA_AWGS__

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_01 */
#define SD10G_WANE_WANE_01(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 4, 0, 1, 4)

#define SD10G_WANE_WANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0 GENMASK(2, 0)
#define SD10G_WANE_WANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0, x)
#define SD10G_WANE_WANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0, x)

#define SD10G_WANE_WANE_01_CFG_WXDET_EN          BIT(4)
#define SD10G_WANE_WANE_01_CFG_WXDET_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_01_CFG_WXDET_EN, x)
#define SD10G_WANE_WANE_01_CFG_WXDET_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_01_CFG_WXDET_EN, x)

#define SD10G_WANE_WANE_01_CFG_WXDET_STW         BIT(5)
#define SD10G_WANE_WANE_01_CFG_WXDET_STW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_01_CFG_WXDET_STW, x)
#define SD10G_WANE_WANE_01_CFG_WXDET_STW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_01_CFG_WXDET_STW, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_02 */
#define SD10G_WANE_WANE_02(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 8, 0, 1, 4)

#define SD10G_WANE_WANE_02_CFG_EN_ADV            BIT(0)
#define SD10G_WANE_WANE_02_CFG_EN_ADV_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_02_CFG_EN_ADV, x)
#define SD10G_WANE_WANE_02_CFG_EN_ADV_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_02_CFG_EN_ADV, x)

#define SD10G_WANE_WANE_02_CFG_EN_MAIN           BIT(1)
#define SD10G_WANE_WANE_02_CFG_EN_MAIN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_02_CFG_EN_MAIN, x)
#define SD10G_WANE_WANE_02_CFG_EN_MAIN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_02_CFG_EN_MAIN, x)

#define SD10G_WANE_WANE_02_CFG_EN_DWY            BIT(2)
#define SD10G_WANE_WANE_02_CFG_EN_DWY_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_02_CFG_EN_DWY, x)
#define SD10G_WANE_WANE_02_CFG_EN_DWY_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_02_CFG_EN_DWY, x)

#define SD10G_WANE_WANE_02_CFG_EN_DWY2           BIT(3)
#define SD10G_WANE_WANE_02_CFG_EN_DWY2_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_02_CFG_EN_DWY2, x)
#define SD10G_WANE_WANE_02_CFG_EN_DWY2_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_02_CFG_EN_DWY2, x)

#define SD10G_WANE_WANE_02_CFG_TAP_ADV_3_0       GENMASK(7, 4)
#define SD10G_WANE_WANE_02_CFG_TAP_ADV_3_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_02_CFG_TAP_ADV_3_0, x)
#define SD10G_WANE_WANE_02_CFG_TAP_ADV_3_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_02_CFG_TAP_ADV_3_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_03 */
#define SD10G_WANE_WANE_03(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 12, 0, 1, 4)

#define SD10G_WANE_WANE_03_CFG_TAP_MAIN          BIT(0)
#define SD10G_WANE_WANE_03_CFG_TAP_MAIN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_03_CFG_TAP_MAIN, x)
#define SD10G_WANE_WANE_03_CFG_TAP_MAIN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_03_CFG_TAP_MAIN, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_04 */
#define SD10G_WANE_WANE_04(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 16, 0, 1, 4)

#define SD10G_WANE_WANE_04_CFG_TAP_DWY_4_0       GENMASK(4, 0)
#define SD10G_WANE_WANE_04_CFG_TAP_DWY_4_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_04_CFG_TAP_DWY_4_0, x)
#define SD10G_WANE_WANE_04_CFG_TAP_DWY_4_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_04_CFG_TAP_DWY_4_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_06 */
#define SD10G_WANE_WANE_06(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 24, 0, 1, 4)

#define SD10G_WANE_WANE_06_CFG_PD_DWIVEW         BIT(0)
#define SD10G_WANE_WANE_06_CFG_PD_DWIVEW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_06_CFG_PD_DWIVEW, x)
#define SD10G_WANE_WANE_06_CFG_PD_DWIVEW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_06_CFG_PD_DWIVEW, x)

#define SD10G_WANE_WANE_06_CFG_PD_CWK            BIT(1)
#define SD10G_WANE_WANE_06_CFG_PD_CWK_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_06_CFG_PD_CWK, x)
#define SD10G_WANE_WANE_06_CFG_PD_CWK_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_06_CFG_PD_CWK, x)

#define SD10G_WANE_WANE_06_CFG_PD_CMW            BIT(2)
#define SD10G_WANE_WANE_06_CFG_PD_CMW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_06_CFG_PD_CMW, x)
#define SD10G_WANE_WANE_06_CFG_PD_CMW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_06_CFG_PD_CMW, x)

#define SD10G_WANE_WANE_06_CFG_TX2WX_WP_EN       BIT(3)
#define SD10G_WANE_WANE_06_CFG_TX2WX_WP_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_06_CFG_TX2WX_WP_EN, x)
#define SD10G_WANE_WANE_06_CFG_TX2WX_WP_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_06_CFG_TX2WX_WP_EN, x)

#define SD10G_WANE_WANE_06_CFG_WX2TX_WP_EN       BIT(4)
#define SD10G_WANE_WANE_06_CFG_WX2TX_WP_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_06_CFG_WX2TX_WP_EN, x)
#define SD10G_WANE_WANE_06_CFG_WX2TX_WP_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_06_CFG_WX2TX_WP_EN, x)

#define SD10G_WANE_WANE_06_CFG_EN_PWEEMPH        BIT(5)
#define SD10G_WANE_WANE_06_CFG_EN_PWEEMPH_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_06_CFG_EN_PWEEMPH, x)
#define SD10G_WANE_WANE_06_CFG_EN_PWEEMPH_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_06_CFG_EN_PWEEMPH, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_0B */
#define SD10G_WANE_WANE_0B(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 44, 0, 1, 4)

#define SD10G_WANE_WANE_0B_CFG_EQ_WES_3_0        GENMASK(3, 0)
#define SD10G_WANE_WANE_0B_CFG_EQ_WES_3_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0B_CFG_EQ_WES_3_0, x)
#define SD10G_WANE_WANE_0B_CFG_EQ_WES_3_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0B_CFG_EQ_WES_3_0, x)

#define SD10G_WANE_WANE_0B_CFG_PD_CTWE           BIT(4)
#define SD10G_WANE_WANE_0B_CFG_PD_CTWE_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0B_CFG_PD_CTWE, x)
#define SD10G_WANE_WANE_0B_CFG_PD_CTWE_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0B_CFG_PD_CTWE, x)

#define SD10G_WANE_WANE_0B_CFG_CTWE_TP_EN        BIT(5)
#define SD10G_WANE_WANE_0B_CFG_CTWE_TP_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0B_CFG_CTWE_TP_EN, x)
#define SD10G_WANE_WANE_0B_CFG_CTWE_TP_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0B_CFG_CTWE_TP_EN, x)

#define SD10G_WANE_WANE_0B_CFG_WESETB_OSCAW_AFE  BIT(6)
#define SD10G_WANE_WANE_0B_CFG_WESETB_OSCAW_AFE_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0B_CFG_WESETB_OSCAW_AFE, x)
#define SD10G_WANE_WANE_0B_CFG_WESETB_OSCAW_AFE_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0B_CFG_WESETB_OSCAW_AFE, x)

#define SD10G_WANE_WANE_0B_CFG_WESETB_OSCAW_SQ   BIT(7)
#define SD10G_WANE_WANE_0B_CFG_WESETB_OSCAW_SQ_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0B_CFG_WESETB_OSCAW_SQ, x)
#define SD10G_WANE_WANE_0B_CFG_WESETB_OSCAW_SQ_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0B_CFG_WESETB_OSCAW_SQ, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_0C */
#define SD10G_WANE_WANE_0C(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 48, 0, 1, 4)

#define SD10G_WANE_WANE_0C_CFG_OSCAW_AFE         BIT(0)
#define SD10G_WANE_WANE_0C_CFG_OSCAW_AFE_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0C_CFG_OSCAW_AFE, x)
#define SD10G_WANE_WANE_0C_CFG_OSCAW_AFE_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0C_CFG_OSCAW_AFE, x)

#define SD10G_WANE_WANE_0C_CFG_OSCAW_SQ          BIT(1)
#define SD10G_WANE_WANE_0C_CFG_OSCAW_SQ_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0C_CFG_OSCAW_SQ, x)
#define SD10G_WANE_WANE_0C_CFG_OSCAW_SQ_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0C_CFG_OSCAW_SQ, x)

#define SD10G_WANE_WANE_0C_CFG_OSDAC_2X_AFE      BIT(2)
#define SD10G_WANE_WANE_0C_CFG_OSDAC_2X_AFE_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0C_CFG_OSDAC_2X_AFE, x)
#define SD10G_WANE_WANE_0C_CFG_OSDAC_2X_AFE_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0C_CFG_OSDAC_2X_AFE, x)

#define SD10G_WANE_WANE_0C_CFG_OSDAC_2X_SQ       BIT(3)
#define SD10G_WANE_WANE_0C_CFG_OSDAC_2X_SQ_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0C_CFG_OSDAC_2X_SQ, x)
#define SD10G_WANE_WANE_0C_CFG_OSDAC_2X_SQ_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0C_CFG_OSDAC_2X_SQ, x)

#define SD10G_WANE_WANE_0C_CFG_PD_OSDAC_AFE      BIT(4)
#define SD10G_WANE_WANE_0C_CFG_PD_OSDAC_AFE_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0C_CFG_PD_OSDAC_AFE, x)
#define SD10G_WANE_WANE_0C_CFG_PD_OSDAC_AFE_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0C_CFG_PD_OSDAC_AFE, x)

#define SD10G_WANE_WANE_0C_CFG_PD_OSDAC_SQ       BIT(5)
#define SD10G_WANE_WANE_0C_CFG_PD_OSDAC_SQ_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0C_CFG_PD_OSDAC_SQ, x)
#define SD10G_WANE_WANE_0C_CFG_PD_OSDAC_SQ_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0C_CFG_PD_OSDAC_SQ, x)

#define SD10G_WANE_WANE_0C_CFG_PD_WX_WS          BIT(6)
#define SD10G_WANE_WANE_0C_CFG_PD_WX_WS_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0C_CFG_PD_WX_WS, x)
#define SD10G_WANE_WANE_0C_CFG_PD_WX_WS_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0C_CFG_PD_WX_WS, x)

#define SD10G_WANE_WANE_0C_CFG_WX_PCIE_GEN12     BIT(7)
#define SD10G_WANE_WANE_0C_CFG_WX_PCIE_GEN12_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0C_CFG_WX_PCIE_GEN12, x)
#define SD10G_WANE_WANE_0C_CFG_WX_PCIE_GEN12_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0C_CFG_WX_PCIE_GEN12, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_0D */
#define SD10G_WANE_WANE_0D(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 52, 0, 1, 4)

#define SD10G_WANE_WANE_0D_CFG_CTWE_M_THW_1_0    GENMASK(1, 0)
#define SD10G_WANE_WANE_0D_CFG_CTWE_M_THW_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0D_CFG_CTWE_M_THW_1_0, x)
#define SD10G_WANE_WANE_0D_CFG_CTWE_M_THW_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0D_CFG_CTWE_M_THW_1_0, x)

#define SD10G_WANE_WANE_0D_CFG_EQW_BYP           BIT(4)
#define SD10G_WANE_WANE_0D_CFG_EQW_BYP_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0D_CFG_EQW_BYP, x)
#define SD10G_WANE_WANE_0D_CFG_EQW_BYP_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0D_CFG_EQW_BYP, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_0E */
#define SD10G_WANE_WANE_0E(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 56, 0, 1, 4)

#define SD10G_WANE_WANE_0E_CFG_EQC_FOWCE_3_0     GENMASK(3, 0)
#define SD10G_WANE_WANE_0E_CFG_EQC_FOWCE_3_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0E_CFG_EQC_FOWCE_3_0, x)
#define SD10G_WANE_WANE_0E_CFG_EQC_FOWCE_3_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0E_CFG_EQC_FOWCE_3_0, x)

#define SD10G_WANE_WANE_0E_CFG_WXWB_EN           BIT(4)
#define SD10G_WANE_WANE_0E_CFG_WXWB_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0E_CFG_WXWB_EN, x)
#define SD10G_WANE_WANE_0E_CFG_WXWB_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0E_CFG_WXWB_EN, x)

#define SD10G_WANE_WANE_0E_CFG_TXWB_EN           BIT(5)
#define SD10G_WANE_WANE_0E_CFG_TXWB_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0E_CFG_TXWB_EN, x)
#define SD10G_WANE_WANE_0E_CFG_TXWB_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0E_CFG_TXWB_EN, x)

#define SD10G_WANE_WANE_0E_CFG_SUM_SETCM_EN      BIT(6)
#define SD10G_WANE_WANE_0E_CFG_SUM_SETCM_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0E_CFG_SUM_SETCM_EN, x)
#define SD10G_WANE_WANE_0E_CFG_SUM_SETCM_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0E_CFG_SUM_SETCM_EN, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_0F */
#define SD10G_WANE_WANE_0F(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 60, 0, 1, 4)

#define SD10G_WANE_WANE_0F_W_CDW_M_GEN1_7_0      GENMASK(7, 0)
#define SD10G_WANE_WANE_0F_W_CDW_M_GEN1_7_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_0F_W_CDW_M_GEN1_7_0, x)
#define SD10G_WANE_WANE_0F_W_CDW_M_GEN1_7_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_0F_W_CDW_M_GEN1_7_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_13 */
#define SD10G_WANE_WANE_13(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 76, 0, 1, 4)

#define SD10G_WANE_WANE_13_CFG_DCDW_PD           BIT(0)
#define SD10G_WANE_WANE_13_CFG_DCDW_PD_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_13_CFG_DCDW_PD, x)
#define SD10G_WANE_WANE_13_CFG_DCDW_PD_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_13_CFG_DCDW_PD, x)

#define SD10G_WANE_WANE_13_CFG_PHID_1T           BIT(1)
#define SD10G_WANE_WANE_13_CFG_PHID_1T_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_13_CFG_PHID_1T, x)
#define SD10G_WANE_WANE_13_CFG_PHID_1T_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_13_CFG_PHID_1T, x)

#define SD10G_WANE_WANE_13_CFG_CDWCK_EN          BIT(2)
#define SD10G_WANE_WANE_13_CFG_CDWCK_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_13_CFG_CDWCK_EN, x)
#define SD10G_WANE_WANE_13_CFG_CDWCK_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_13_CFG_CDWCK_EN, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_14 */
#define SD10G_WANE_WANE_14(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 80, 0, 1, 4)

#define SD10G_WANE_WANE_14_CFG_PI_EXT_DAC_7_0    GENMASK(7, 0)
#define SD10G_WANE_WANE_14_CFG_PI_EXT_DAC_7_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_14_CFG_PI_EXT_DAC_7_0, x)
#define SD10G_WANE_WANE_14_CFG_PI_EXT_DAC_7_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_14_CFG_PI_EXT_DAC_7_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_15 */
#define SD10G_WANE_WANE_15(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 84, 0, 1, 4)

#define SD10G_WANE_WANE_15_CFG_PI_EXT_DAC_15_8   GENMASK(7, 0)
#define SD10G_WANE_WANE_15_CFG_PI_EXT_DAC_15_8_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_15_CFG_PI_EXT_DAC_15_8, x)
#define SD10G_WANE_WANE_15_CFG_PI_EXT_DAC_15_8_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_15_CFG_PI_EXT_DAC_15_8, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_16 */
#define SD10G_WANE_WANE_16(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 88, 0, 1, 4)

#define SD10G_WANE_WANE_16_CFG_PI_EXT_DAC_23_16  GENMASK(7, 0)
#define SD10G_WANE_WANE_16_CFG_PI_EXT_DAC_23_16_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_16_CFG_PI_EXT_DAC_23_16, x)
#define SD10G_WANE_WANE_16_CFG_PI_EXT_DAC_23_16_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_16_CFG_PI_EXT_DAC_23_16, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_1A */
#define SD10G_WANE_WANE_1A(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 104, 0, 1, 4)

#define SD10G_WANE_WANE_1A_CFG_PI_W_SCAN_EN      BIT(0)
#define SD10G_WANE_WANE_1A_CFG_PI_W_SCAN_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_1A_CFG_PI_W_SCAN_EN, x)
#define SD10G_WANE_WANE_1A_CFG_PI_W_SCAN_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_1A_CFG_PI_W_SCAN_EN, x)

#define SD10G_WANE_WANE_1A_CFG_PI_EN             BIT(1)
#define SD10G_WANE_WANE_1A_CFG_PI_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_1A_CFG_PI_EN, x)
#define SD10G_WANE_WANE_1A_CFG_PI_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_1A_CFG_PI_EN, x)

#define SD10G_WANE_WANE_1A_CFG_PI_DFE_EN         BIT(2)
#define SD10G_WANE_WANE_1A_CFG_PI_DFE_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_1A_CFG_PI_DFE_EN, x)
#define SD10G_WANE_WANE_1A_CFG_PI_DFE_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_1A_CFG_PI_DFE_EN, x)

#define SD10G_WANE_WANE_1A_CFG_PI_STEPS          BIT(3)
#define SD10G_WANE_WANE_1A_CFG_PI_STEPS_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_1A_CFG_PI_STEPS, x)
#define SD10G_WANE_WANE_1A_CFG_PI_STEPS_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_1A_CFG_PI_STEPS, x)

#define SD10G_WANE_WANE_1A_CFG_PI_FWOOP_STEPS_1_0 GENMASK(5, 4)
#define SD10G_WANE_WANE_1A_CFG_PI_FWOOP_STEPS_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_1A_CFG_PI_FWOOP_STEPS_1_0, x)
#define SD10G_WANE_WANE_1A_CFG_PI_FWOOP_STEPS_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_1A_CFG_PI_FWOOP_STEPS_1_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_22 */
#define SD10G_WANE_WANE_22(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 136, 0, 1, 4)

#define SD10G_WANE_WANE_22_CFG_DFETAP_EN_5_1     GENMASK(4, 0)
#define SD10G_WANE_WANE_22_CFG_DFETAP_EN_5_1_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_22_CFG_DFETAP_EN_5_1, x)
#define SD10G_WANE_WANE_22_CFG_DFETAP_EN_5_1_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_22_CFG_DFETAP_EN_5_1, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_23 */
#define SD10G_WANE_WANE_23(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 140, 0, 1, 4)

#define SD10G_WANE_WANE_23_CFG_DFE_PD            BIT(0)
#define SD10G_WANE_WANE_23_CFG_DFE_PD_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_23_CFG_DFE_PD, x)
#define SD10G_WANE_WANE_23_CFG_DFE_PD_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_23_CFG_DFE_PD, x)

#define SD10G_WANE_WANE_23_CFG_EN_DFEDIG         BIT(1)
#define SD10G_WANE_WANE_23_CFG_EN_DFEDIG_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_23_CFG_EN_DFEDIG, x)
#define SD10G_WANE_WANE_23_CFG_EN_DFEDIG_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_23_CFG_EN_DFEDIG, x)

#define SD10G_WANE_WANE_23_CFG_DFECK_EN          BIT(2)
#define SD10G_WANE_WANE_23_CFG_DFECK_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_23_CFG_DFECK_EN, x)
#define SD10G_WANE_WANE_23_CFG_DFECK_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_23_CFG_DFECK_EN, x)

#define SD10G_WANE_WANE_23_CFG_EWWAMP_PD         BIT(3)
#define SD10G_WANE_WANE_23_CFG_EWWAMP_PD_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_23_CFG_EWWAMP_PD, x)
#define SD10G_WANE_WANE_23_CFG_EWWAMP_PD_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_23_CFG_EWWAMP_PD, x)

#define SD10G_WANE_WANE_23_CFG_DFEDIG_M_2_0      GENMASK(6, 4)
#define SD10G_WANE_WANE_23_CFG_DFEDIG_M_2_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_23_CFG_DFEDIG_M_2_0, x)
#define SD10G_WANE_WANE_23_CFG_DFEDIG_M_2_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_23_CFG_DFEDIG_M_2_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_24 */
#define SD10G_WANE_WANE_24(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 144, 0, 1, 4)

#define SD10G_WANE_WANE_24_CFG_PI_BW_GEN1_3_0    GENMASK(3, 0)
#define SD10G_WANE_WANE_24_CFG_PI_BW_GEN1_3_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_24_CFG_PI_BW_GEN1_3_0, x)
#define SD10G_WANE_WANE_24_CFG_PI_BW_GEN1_3_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_24_CFG_PI_BW_GEN1_3_0, x)

#define SD10G_WANE_WANE_24_CFG_PI_BW_GEN2_3_0    GENMASK(7, 4)
#define SD10G_WANE_WANE_24_CFG_PI_BW_GEN2_3_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_24_CFG_PI_BW_GEN2_3_0, x)
#define SD10G_WANE_WANE_24_CFG_PI_BW_GEN2_3_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_24_CFG_PI_BW_GEN2_3_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_26 */
#define SD10G_WANE_WANE_26(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 152, 0, 1, 4)

#define SD10G_WANE_WANE_26_CFG_ISCAN_EXT_DAC_7_0 GENMASK(7, 0)
#define SD10G_WANE_WANE_26_CFG_ISCAN_EXT_DAC_7_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_26_CFG_ISCAN_EXT_DAC_7_0, x)
#define SD10G_WANE_WANE_26_CFG_ISCAN_EXT_DAC_7_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_26_CFG_ISCAN_EXT_DAC_7_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_2F */
#define SD10G_WANE_WANE_2F(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 188, 0, 1, 4)

#define SD10G_WANE_WANE_2F_CFG_VGA_CP_2_0        GENMASK(2, 0)
#define SD10G_WANE_WANE_2F_CFG_VGA_CP_2_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_2F_CFG_VGA_CP_2_0, x)
#define SD10G_WANE_WANE_2F_CFG_VGA_CP_2_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_2F_CFG_VGA_CP_2_0, x)

#define SD10G_WANE_WANE_2F_CFG_VGA_CTWW_3_0      GENMASK(7, 4)
#define SD10G_WANE_WANE_2F_CFG_VGA_CTWW_3_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_2F_CFG_VGA_CTWW_3_0, x)
#define SD10G_WANE_WANE_2F_CFG_VGA_CTWW_3_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_2F_CFG_VGA_CTWW_3_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_30 */
#define SD10G_WANE_WANE_30(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 192, 0, 1, 4)

#define SD10G_WANE_WANE_30_CFG_SUMMEW_EN         BIT(0)
#define SD10G_WANE_WANE_30_CFG_SUMMEW_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_30_CFG_SUMMEW_EN, x)
#define SD10G_WANE_WANE_30_CFG_SUMMEW_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_30_CFG_SUMMEW_EN, x)

#define SD10G_WANE_WANE_30_CFG_WXDIV_SEW_2_0     GENMASK(6, 4)
#define SD10G_WANE_WANE_30_CFG_WXDIV_SEW_2_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_30_CFG_WXDIV_SEW_2_0, x)
#define SD10G_WANE_WANE_30_CFG_WXDIV_SEW_2_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_30_CFG_WXDIV_SEW_2_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_31 */
#define SD10G_WANE_WANE_31(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 196, 0, 1, 4)

#define SD10G_WANE_WANE_31_CFG_PI_WSTN           BIT(0)
#define SD10G_WANE_WANE_31_CFG_PI_WSTN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_31_CFG_PI_WSTN, x)
#define SD10G_WANE_WANE_31_CFG_PI_WSTN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_31_CFG_PI_WSTN, x)

#define SD10G_WANE_WANE_31_CFG_CDW_WSTN          BIT(1)
#define SD10G_WANE_WANE_31_CFG_CDW_WSTN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_31_CFG_CDW_WSTN, x)
#define SD10G_WANE_WANE_31_CFG_CDW_WSTN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_31_CFG_CDW_WSTN, x)

#define SD10G_WANE_WANE_31_CFG_WSTN_DFEDIG       BIT(2)
#define SD10G_WANE_WANE_31_CFG_WSTN_DFEDIG_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_31_CFG_WSTN_DFEDIG, x)
#define SD10G_WANE_WANE_31_CFG_WSTN_DFEDIG_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_31_CFG_WSTN_DFEDIG, x)

#define SD10G_WANE_WANE_31_CFG_CTWE_WSTN         BIT(3)
#define SD10G_WANE_WANE_31_CFG_CTWE_WSTN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_31_CFG_CTWE_WSTN, x)
#define SD10G_WANE_WANE_31_CFG_CTWE_WSTN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_31_CFG_CTWE_WSTN, x)

#define SD10G_WANE_WANE_31_CFG_WSTN_DIV5_8       BIT(4)
#define SD10G_WANE_WANE_31_CFG_WSTN_DIV5_8_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_31_CFG_WSTN_DIV5_8, x)
#define SD10G_WANE_WANE_31_CFG_WSTN_DIV5_8_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_31_CFG_WSTN_DIV5_8, x)

#define SD10G_WANE_WANE_31_CFG_W50_EN            BIT(5)
#define SD10G_WANE_WANE_31_CFG_W50_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_31_CFG_W50_EN, x)
#define SD10G_WANE_WANE_31_CFG_W50_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_31_CFG_W50_EN, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_32 */
#define SD10G_WANE_WANE_32(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 200, 0, 1, 4)

#define SD10G_WANE_WANE_32_CFG_ITX_IPCWK_BASE_1_0 GENMASK(1, 0)
#define SD10G_WANE_WANE_32_CFG_ITX_IPCWK_BASE_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_32_CFG_ITX_IPCWK_BASE_1_0, x)
#define SD10G_WANE_WANE_32_CFG_ITX_IPCWK_BASE_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_32_CFG_ITX_IPCWK_BASE_1_0, x)

#define SD10G_WANE_WANE_32_CFG_ITX_IPCMW_BASE_1_0 GENMASK(5, 4)
#define SD10G_WANE_WANE_32_CFG_ITX_IPCMW_BASE_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_32_CFG_ITX_IPCMW_BASE_1_0, x)
#define SD10G_WANE_WANE_32_CFG_ITX_IPCMW_BASE_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_32_CFG_ITX_IPCMW_BASE_1_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_33 */
#define SD10G_WANE_WANE_33(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 204, 0, 1, 4)

#define SD10G_WANE_WANE_33_CFG_ITX_IPDWIVEW_BASE_2_0 GENMASK(2, 0)
#define SD10G_WANE_WANE_33_CFG_ITX_IPDWIVEW_BASE_2_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_33_CFG_ITX_IPDWIVEW_BASE_2_0, x)
#define SD10G_WANE_WANE_33_CFG_ITX_IPDWIVEW_BASE_2_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_33_CFG_ITX_IPDWIVEW_BASE_2_0, x)

#define SD10G_WANE_WANE_33_CFG_ITX_IPPWEEMP_BASE_1_0 GENMASK(5, 4)
#define SD10G_WANE_WANE_33_CFG_ITX_IPPWEEMP_BASE_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_33_CFG_ITX_IPPWEEMP_BASE_1_0, x)
#define SD10G_WANE_WANE_33_CFG_ITX_IPPWEEMP_BASE_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_33_CFG_ITX_IPPWEEMP_BASE_1_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_35 */
#define SD10G_WANE_WANE_35(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 212, 0, 1, 4)

#define SD10G_WANE_WANE_35_CFG_TXWATE_1_0        GENMASK(1, 0)
#define SD10G_WANE_WANE_35_CFG_TXWATE_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_35_CFG_TXWATE_1_0, x)
#define SD10G_WANE_WANE_35_CFG_TXWATE_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_35_CFG_TXWATE_1_0, x)

#define SD10G_WANE_WANE_35_CFG_WXWATE_1_0        GENMASK(5, 4)
#define SD10G_WANE_WANE_35_CFG_WXWATE_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_35_CFG_WXWATE_1_0, x)
#define SD10G_WANE_WANE_35_CFG_WXWATE_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_35_CFG_WXWATE_1_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_36 */
#define SD10G_WANE_WANE_36(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 216, 0, 1, 4)

#define SD10G_WANE_WANE_36_CFG_PWEDWV_SWEWWATE_1_0 GENMASK(1, 0)
#define SD10G_WANE_WANE_36_CFG_PWEDWV_SWEWWATE_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_36_CFG_PWEDWV_SWEWWATE_1_0, x)
#define SD10G_WANE_WANE_36_CFG_PWEDWV_SWEWWATE_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_36_CFG_PWEDWV_SWEWWATE_1_0, x)

#define SD10G_WANE_WANE_36_CFG_EID_WP            BIT(4)
#define SD10G_WANE_WANE_36_CFG_EID_WP_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_36_CFG_EID_WP, x)
#define SD10G_WANE_WANE_36_CFG_EID_WP_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_36_CFG_EID_WP, x)

#define SD10G_WANE_WANE_36_CFG_EN_PWEDWV_EMPH    BIT(5)
#define SD10G_WANE_WANE_36_CFG_EN_PWEDWV_EMPH_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_36_CFG_EN_PWEDWV_EMPH, x)
#define SD10G_WANE_WANE_36_CFG_EN_PWEDWV_EMPH_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_36_CFG_EN_PWEDWV_EMPH, x)

#define SD10G_WANE_WANE_36_CFG_PWBS_SEW          BIT(6)
#define SD10G_WANE_WANE_36_CFG_PWBS_SEW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_36_CFG_PWBS_SEW, x)
#define SD10G_WANE_WANE_36_CFG_PWBS_SEW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_36_CFG_PWBS_SEW, x)

#define SD10G_WANE_WANE_36_CFG_PWBS_SETB         BIT(7)
#define SD10G_WANE_WANE_36_CFG_PWBS_SETB_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_36_CFG_PWBS_SETB, x)
#define SD10G_WANE_WANE_36_CFG_PWBS_SETB_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_36_CFG_PWBS_SETB, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_37 */
#define SD10G_WANE_WANE_37(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 220, 0, 1, 4)

#define SD10G_WANE_WANE_37_CFG_WXDET_COMP_PD     BIT(0)
#define SD10G_WANE_WANE_37_CFG_WXDET_COMP_PD_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_37_CFG_WXDET_COMP_PD, x)
#define SD10G_WANE_WANE_37_CFG_WXDET_COMP_PD_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_37_CFG_WXDET_COMP_PD, x)

#define SD10G_WANE_WANE_37_CFG_PD_WX_CKTWEE      BIT(1)
#define SD10G_WANE_WANE_37_CFG_PD_WX_CKTWEE_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_37_CFG_PD_WX_CKTWEE, x)
#define SD10G_WANE_WANE_37_CFG_PD_WX_CKTWEE_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_37_CFG_PD_WX_CKTWEE, x)

#define SD10G_WANE_WANE_37_CFG_TXSWING_HAWF      BIT(2)
#define SD10G_WANE_WANE_37_CFG_TXSWING_HAWF_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_37_CFG_TXSWING_HAWF, x)
#define SD10G_WANE_WANE_37_CFG_TXSWING_HAWF_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_37_CFG_TXSWING_HAWF, x)

#define SD10G_WANE_WANE_37_CFG_IP_PWE_BASE_1_0   GENMASK(5, 4)
#define SD10G_WANE_WANE_37_CFG_IP_PWE_BASE_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_37_CFG_IP_PWE_BASE_1_0, x)
#define SD10G_WANE_WANE_37_CFG_IP_PWE_BASE_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_37_CFG_IP_PWE_BASE_1_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_39 */
#define SD10G_WANE_WANE_39(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 228, 0, 1, 4)

#define SD10G_WANE_WANE_39_CFG_WXFIWT_Y_2_0      GENMASK(2, 0)
#define SD10G_WANE_WANE_39_CFG_WXFIWT_Y_2_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_39_CFG_WXFIWT_Y_2_0, x)
#define SD10G_WANE_WANE_39_CFG_WXFIWT_Y_2_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_39_CFG_WXFIWT_Y_2_0, x)

#define SD10G_WANE_WANE_39_CFG_WX_SSC_WH         BIT(4)
#define SD10G_WANE_WANE_39_CFG_WX_SSC_WH_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_39_CFG_WX_SSC_WH, x)
#define SD10G_WANE_WANE_39_CFG_WX_SSC_WH_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_39_CFG_WX_SSC_WH, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_3A */
#define SD10G_WANE_WANE_3A(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 232, 0, 1, 4)

#define SD10G_WANE_WANE_3A_CFG_MP_MIN_3_0        GENMASK(3, 0)
#define SD10G_WANE_WANE_3A_CFG_MP_MIN_3_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_3A_CFG_MP_MIN_3_0, x)
#define SD10G_WANE_WANE_3A_CFG_MP_MIN_3_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_3A_CFG_MP_MIN_3_0, x)

#define SD10G_WANE_WANE_3A_CFG_MP_MAX_3_0        GENMASK(7, 4)
#define SD10G_WANE_WANE_3A_CFG_MP_MAX_3_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_3A_CFG_MP_MAX_3_0, x)
#define SD10G_WANE_WANE_3A_CFG_MP_MAX_3_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_3A_CFG_MP_MAX_3_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_3C */
#define SD10G_WANE_WANE_3C(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 240, 0, 1, 4)

#define SD10G_WANE_WANE_3C_CFG_DIS_ACC           BIT(0)
#define SD10G_WANE_WANE_3C_CFG_DIS_ACC_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_3C_CFG_DIS_ACC, x)
#define SD10G_WANE_WANE_3C_CFG_DIS_ACC_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_3C_CFG_DIS_ACC, x)

#define SD10G_WANE_WANE_3C_CFG_DIS_2NDOWDEW      BIT(1)
#define SD10G_WANE_WANE_3C_CFG_DIS_2NDOWDEW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_3C_CFG_DIS_2NDOWDEW, x)
#define SD10G_WANE_WANE_3C_CFG_DIS_2NDOWDEW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_3C_CFG_DIS_2NDOWDEW, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_40 */
#define SD10G_WANE_WANE_40(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 256, 0, 1, 4)

#define SD10G_WANE_WANE_40_CFG_WANE_WESEWVE_7_0  GENMASK(7, 0)
#define SD10G_WANE_WANE_40_CFG_WANE_WESEWVE_7_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_40_CFG_WANE_WESEWVE_7_0, x)
#define SD10G_WANE_WANE_40_CFG_WANE_WESEWVE_7_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_40_CFG_WANE_WESEWVE_7_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_41 */
#define SD10G_WANE_WANE_41(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 260, 0, 1, 4)

#define SD10G_WANE_WANE_41_CFG_WANE_WESEWVE_15_8 GENMASK(7, 0)
#define SD10G_WANE_WANE_41_CFG_WANE_WESEWVE_15_8_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_41_CFG_WANE_WESEWVE_15_8, x)
#define SD10G_WANE_WANE_41_CFG_WANE_WESEWVE_15_8_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_41_CFG_WANE_WESEWVE_15_8, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_0:WANE_42 */
#define SD10G_WANE_WANE_42(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 0, 0, 1, 288, 264, 0, 1, 4)

#define SD10G_WANE_WANE_42_CFG_CDW_KF_GEN1_2_0   GENMASK(2, 0)
#define SD10G_WANE_WANE_42_CFG_CDW_KF_GEN1_2_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_42_CFG_CDW_KF_GEN1_2_0, x)
#define SD10G_WANE_WANE_42_CFG_CDW_KF_GEN1_2_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_42_CFG_CDW_KF_GEN1_2_0, x)

#define SD10G_WANE_WANE_42_CFG_CDW_KF_GEN2_2_0   GENMASK(6, 4)
#define SD10G_WANE_WANE_42_CFG_CDW_KF_GEN2_2_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_42_CFG_CDW_KF_GEN2_2_0, x)
#define SD10G_WANE_WANE_42_CFG_CDW_KF_GEN2_2_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_42_CFG_CDW_KF_GEN2_2_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_1:WANE_48 */
#define SD10G_WANE_WANE_48(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 288, 0, 1, 40, 0, 0, 1, 4)

#define SD10G_WANE_WANE_48_CFG_AWOS_THW_3_0      GENMASK(3, 0)
#define SD10G_WANE_WANE_48_CFG_AWOS_THW_3_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_48_CFG_AWOS_THW_3_0, x)
#define SD10G_WANE_WANE_48_CFG_AWOS_THW_3_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_48_CFG_AWOS_THW_3_0, x)

#define SD10G_WANE_WANE_48_CFG_AUX_WXCK_SEW      BIT(4)
#define SD10G_WANE_WANE_48_CFG_AUX_WXCK_SEW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_48_CFG_AUX_WXCK_SEW, x)
#define SD10G_WANE_WANE_48_CFG_AUX_WXCK_SEW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_48_CFG_AUX_WXCK_SEW, x)

#define SD10G_WANE_WANE_48_CFG_CWK_ENQ           BIT(5)
#define SD10G_WANE_WANE_48_CFG_CWK_ENQ_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_48_CFG_CWK_ENQ, x)
#define SD10G_WANE_WANE_48_CFG_CWK_ENQ_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_48_CFG_CWK_ENQ, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_1:WANE_50 */
#define SD10G_WANE_WANE_50(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 288, 0, 1, 40, 32, 0, 1, 4)

#define SD10G_WANE_WANE_50_CFG_SSC_PI_STEP_1_0   GENMASK(1, 0)
#define SD10G_WANE_WANE_50_CFG_SSC_PI_STEP_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_50_CFG_SSC_PI_STEP_1_0, x)
#define SD10G_WANE_WANE_50_CFG_SSC_PI_STEP_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_50_CFG_SSC_PI_STEP_1_0, x)

#define SD10G_WANE_WANE_50_CFG_SSC_WESETB        BIT(4)
#define SD10G_WANE_WANE_50_CFG_SSC_WESETB_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_50_CFG_SSC_WESETB, x)
#define SD10G_WANE_WANE_50_CFG_SSC_WESETB_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_50_CFG_SSC_WESETB, x)

#define SD10G_WANE_WANE_50_CFG_SSC_WTW_CWK_SEW   BIT(5)
#define SD10G_WANE_WANE_50_CFG_SSC_WTW_CWK_SEW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_50_CFG_SSC_WTW_CWK_SEW, x)
#define SD10G_WANE_WANE_50_CFG_SSC_WTW_CWK_SEW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_50_CFG_SSC_WTW_CWK_SEW, x)

#define SD10G_WANE_WANE_50_CFG_AUX_TXCK_SEW      BIT(6)
#define SD10G_WANE_WANE_50_CFG_AUX_TXCK_SEW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_50_CFG_AUX_TXCK_SEW, x)
#define SD10G_WANE_WANE_50_CFG_AUX_TXCK_SEW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_50_CFG_AUX_TXCK_SEW, x)

#define SD10G_WANE_WANE_50_CFG_JT_EN             BIT(7)
#define SD10G_WANE_WANE_50_CFG_JT_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_50_CFG_JT_EN, x)
#define SD10G_WANE_WANE_50_CFG_JT_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_50_CFG_JT_EN, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_2:WANE_52 */
#define SD10G_WANE_WANE_52(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 328, 0, 1, 24, 0, 0, 1, 4)

#define SD10G_WANE_WANE_52_CFG_IBIAS_TUNE_WESEWVE_5_0 GENMASK(5, 0)
#define SD10G_WANE_WANE_52_CFG_IBIAS_TUNE_WESEWVE_5_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_52_CFG_IBIAS_TUNE_WESEWVE_5_0, x)
#define SD10G_WANE_WANE_52_CFG_IBIAS_TUNE_WESEWVE_5_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_52_CFG_IBIAS_TUNE_WESEWVE_5_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_4:WANE_83 */
#define SD10G_WANE_WANE_83(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 464, 0, 1, 112, 60, 0, 1, 4)

#define SD10G_WANE_WANE_83_W_TX_BIT_WEVEWSE      BIT(0)
#define SD10G_WANE_WANE_83_W_TX_BIT_WEVEWSE_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_83_W_TX_BIT_WEVEWSE, x)
#define SD10G_WANE_WANE_83_W_TX_BIT_WEVEWSE_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_83_W_TX_BIT_WEVEWSE, x)

#define SD10G_WANE_WANE_83_W_TX_POW_INV          BIT(1)
#define SD10G_WANE_WANE_83_W_TX_POW_INV_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_83_W_TX_POW_INV, x)
#define SD10G_WANE_WANE_83_W_TX_POW_INV_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_83_W_TX_POW_INV, x)

#define SD10G_WANE_WANE_83_W_WX_BIT_WEVEWSE      BIT(2)
#define SD10G_WANE_WANE_83_W_WX_BIT_WEVEWSE_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_83_W_WX_BIT_WEVEWSE, x)
#define SD10G_WANE_WANE_83_W_WX_BIT_WEVEWSE_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_83_W_WX_BIT_WEVEWSE, x)

#define SD10G_WANE_WANE_83_W_WX_POW_INV          BIT(3)
#define SD10G_WANE_WANE_83_W_WX_POW_INV_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_83_W_WX_POW_INV, x)
#define SD10G_WANE_WANE_83_W_WX_POW_INV_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_83_W_WX_POW_INV, x)

#define SD10G_WANE_WANE_83_W_DFE_WSTN            BIT(4)
#define SD10G_WANE_WANE_83_W_DFE_WSTN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_83_W_DFE_WSTN, x)
#define SD10G_WANE_WANE_83_W_DFE_WSTN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_83_W_DFE_WSTN, x)

#define SD10G_WANE_WANE_83_W_CDW_WSTN            BIT(5)
#define SD10G_WANE_WANE_83_W_CDW_WSTN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_83_W_CDW_WSTN, x)
#define SD10G_WANE_WANE_83_W_CDW_WSTN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_83_W_CDW_WSTN, x)

#define SD10G_WANE_WANE_83_W_CTWE_WSTN           BIT(6)
#define SD10G_WANE_WANE_83_W_CTWE_WSTN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_83_W_CTWE_WSTN, x)
#define SD10G_WANE_WANE_83_W_CTWE_WSTN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_83_W_CTWE_WSTN, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_5:WANE_93 */
#define SD10G_WANE_WANE_93(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 576, 0, 1, 64, 12, 0, 1, 4)

#define SD10G_WANE_WANE_93_W_WXEI_FIFO_WST_EN    BIT(0)
#define SD10G_WANE_WANE_93_W_WXEI_FIFO_WST_EN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_93_W_WXEI_FIFO_WST_EN, x)
#define SD10G_WANE_WANE_93_W_WXEI_FIFO_WST_EN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_93_W_WXEI_FIFO_WST_EN, x)

#define SD10G_WANE_WANE_93_W_DWIDTHCTWW_FWOM_HWT BIT(1)
#define SD10G_WANE_WANE_93_W_DWIDTHCTWW_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_93_W_DWIDTHCTWW_FWOM_HWT, x)
#define SD10G_WANE_WANE_93_W_DWIDTHCTWW_FWOM_HWT_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_93_W_DWIDTHCTWW_FWOM_HWT, x)

#define SD10G_WANE_WANE_93_W_DIS_WESTOWE_DFE     BIT(2)
#define SD10G_WANE_WANE_93_W_DIS_WESTOWE_DFE_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_93_W_DIS_WESTOWE_DFE, x)
#define SD10G_WANE_WANE_93_W_DIS_WESTOWE_DFE_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_93_W_DIS_WESTOWE_DFE, x)

#define SD10G_WANE_WANE_93_W_EN_WATECHG_CTWW     BIT(3)
#define SD10G_WANE_WANE_93_W_EN_WATECHG_CTWW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_93_W_EN_WATECHG_CTWW, x)
#define SD10G_WANE_WANE_93_W_EN_WATECHG_CTWW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_93_W_EN_WATECHG_CTWW, x)

#define SD10G_WANE_WANE_93_W_WEG_MANUAW          BIT(4)
#define SD10G_WANE_WANE_93_W_WEG_MANUAW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_93_W_WEG_MANUAW, x)
#define SD10G_WANE_WANE_93_W_WEG_MANUAW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_93_W_WEG_MANUAW, x)

#define SD10G_WANE_WANE_93_W_AUXCKSEW_FWOM_HWT   BIT(5)
#define SD10G_WANE_WANE_93_W_AUXCKSEW_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_93_W_AUXCKSEW_FWOM_HWT, x)
#define SD10G_WANE_WANE_93_W_AUXCKSEW_FWOM_HWT_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_93_W_AUXCKSEW_FWOM_HWT, x)

#define SD10G_WANE_WANE_93_W_WANE_ID_FWOM_HWT    BIT(6)
#define SD10G_WANE_WANE_93_W_WANE_ID_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_93_W_WANE_ID_FWOM_HWT, x)
#define SD10G_WANE_WANE_93_W_WANE_ID_FWOM_HWT_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_93_W_WANE_ID_FWOM_HWT, x)

#define SD10G_WANE_WANE_93_W_WX_PCIE_GEN12_FWOM_HWT BIT(7)
#define SD10G_WANE_WANE_93_W_WX_PCIE_GEN12_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_93_W_WX_PCIE_GEN12_FWOM_HWT, x)
#define SD10G_WANE_WANE_93_W_WX_PCIE_GEN12_FWOM_HWT_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_93_W_WX_PCIE_GEN12_FWOM_HWT, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_5:WANE_94 */
#define SD10G_WANE_WANE_94(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 576, 0, 1, 64, 16, 0, 1, 4)

#define SD10G_WANE_WANE_94_W_DWIDTHCTWW_2_0      GENMASK(2, 0)
#define SD10G_WANE_WANE_94_W_DWIDTHCTWW_2_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_94_W_DWIDTHCTWW_2_0, x)
#define SD10G_WANE_WANE_94_W_DWIDTHCTWW_2_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_94_W_DWIDTHCTWW_2_0, x)

#define SD10G_WANE_WANE_94_W_ISCAN_WEG           BIT(4)
#define SD10G_WANE_WANE_94_W_ISCAN_WEG_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_94_W_ISCAN_WEG, x)
#define SD10G_WANE_WANE_94_W_ISCAN_WEG_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_94_W_ISCAN_WEG, x)

#define SD10G_WANE_WANE_94_W_TXEQ_WEG            BIT(5)
#define SD10G_WANE_WANE_94_W_TXEQ_WEG_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_94_W_TXEQ_WEG, x)
#define SD10G_WANE_WANE_94_W_TXEQ_WEG_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_94_W_TXEQ_WEG, x)

#define SD10G_WANE_WANE_94_W_MISC_WEG            BIT(6)
#define SD10G_WANE_WANE_94_W_MISC_WEG_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_94_W_MISC_WEG, x)
#define SD10G_WANE_WANE_94_W_MISC_WEG_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_94_W_MISC_WEG, x)

#define SD10G_WANE_WANE_94_W_SWING_WEG           BIT(7)
#define SD10G_WANE_WANE_94_W_SWING_WEG_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_94_W_SWING_WEG, x)
#define SD10G_WANE_WANE_94_W_SWING_WEG_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_94_W_SWING_WEG, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_5:WANE_9E */
#define SD10G_WANE_WANE_9E(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 576, 0, 1, 64, 56, 0, 1, 4)

#define SD10G_WANE_WANE_9E_W_WXEQ_WEG            BIT(0)
#define SD10G_WANE_WANE_9E_W_WXEQ_WEG_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_9E_W_WXEQ_WEG, x)
#define SD10G_WANE_WANE_9E_W_WXEQ_WEG_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_9E_W_WXEQ_WEG, x)

#define SD10G_WANE_WANE_9E_W_AUTO_WST_TWEE_PD_MAN BIT(1)
#define SD10G_WANE_WANE_9E_W_AUTO_WST_TWEE_PD_MAN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_9E_W_AUTO_WST_TWEE_PD_MAN, x)
#define SD10G_WANE_WANE_9E_W_AUTO_WST_TWEE_PD_MAN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_9E_W_AUTO_WST_TWEE_PD_MAN, x)

#define SD10G_WANE_WANE_9E_W_EN_AUTO_CDW_WSTN    BIT(2)
#define SD10G_WANE_WANE_9E_W_EN_AUTO_CDW_WSTN_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_9E_W_EN_AUTO_CDW_WSTN, x)
#define SD10G_WANE_WANE_9E_W_EN_AUTO_CDW_WSTN_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_9E_W_EN_AUTO_CDW_WSTN, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_6:WANE_A1 */
#define SD10G_WANE_WANE_A1(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 640, 0, 1, 128, 4, 0, 1, 4)

#define SD10G_WANE_WANE_A1_W_PMA_TXCK_DIV_SEW_1_0 GENMASK(1, 0)
#define SD10G_WANE_WANE_A1_W_PMA_TXCK_DIV_SEW_1_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_A1_W_PMA_TXCK_DIV_SEW_1_0, x)
#define SD10G_WANE_WANE_A1_W_PMA_TXCK_DIV_SEW_1_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_A1_W_PMA_TXCK_DIV_SEW_1_0, x)

#define SD10G_WANE_WANE_A1_W_SSC_FWOM_HWT        BIT(4)
#define SD10G_WANE_WANE_A1_W_SSC_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_A1_W_SSC_FWOM_HWT, x)
#define SD10G_WANE_WANE_A1_W_SSC_FWOM_HWT_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_A1_W_SSC_FWOM_HWT, x)

#define SD10G_WANE_WANE_A1_W_CDW_FWOM_HWT        BIT(5)
#define SD10G_WANE_WANE_A1_W_CDW_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_A1_W_CDW_FWOM_HWT, x)
#define SD10G_WANE_WANE_A1_W_CDW_FWOM_HWT_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_A1_W_CDW_FWOM_HWT, x)

#define SD10G_WANE_WANE_A1_W_PCWK_GATING_FWOM_HWT BIT(6)
#define SD10G_WANE_WANE_A1_W_PCWK_GATING_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_A1_W_PCWK_GATING_FWOM_HWT, x)
#define SD10G_WANE_WANE_A1_W_PCWK_GATING_FWOM_HWT_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_A1_W_PCWK_GATING_FWOM_HWT, x)

#define SD10G_WANE_WANE_A1_W_PCWK_GATING         BIT(7)
#define SD10G_WANE_WANE_A1_W_PCWK_GATING_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_A1_W_PCWK_GATING, x)
#define SD10G_WANE_WANE_A1_W_PCWK_GATING_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_A1_W_PCWK_GATING, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_6:WANE_A2 */
#define SD10G_WANE_WANE_A2(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 640, 0, 1, 128, 8, 0, 1, 4)

#define SD10G_WANE_WANE_A2_W_PCS2PMA_PHYMODE_4_0 GENMASK(4, 0)
#define SD10G_WANE_WANE_A2_W_PCS2PMA_PHYMODE_4_0_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_A2_W_PCS2PMA_PHYMODE_4_0, x)
#define SD10G_WANE_WANE_A2_W_PCS2PMA_PHYMODE_4_0_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_A2_W_PCS2PMA_PHYMODE_4_0, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_8:WANE_DF */
#define SD10G_WANE_WANE_DF(t)     __WEG(TAWGET_SD10G_WANE, t, 12, 832, 0, 1, 84, 60, 0, 1, 4)

#define SD10G_WANE_WANE_DF_WOW_UDW               BIT(0)
#define SD10G_WANE_WANE_DF_WOW_UDW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_DF_WOW_UDW, x)
#define SD10G_WANE_WANE_DF_WOW_UDW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_DF_WOW_UDW, x)

#define SD10G_WANE_WANE_DF_WOW                   BIT(1)
#define SD10G_WANE_WANE_DF_WOW_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_DF_WOW, x)
#define SD10G_WANE_WANE_DF_WOW_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_DF_WOW, x)

#define SD10G_WANE_WANE_DF_PMA2PCS_WXEI_FIWTEWED BIT(2)
#define SD10G_WANE_WANE_DF_PMA2PCS_WXEI_FIWTEWED_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_DF_PMA2PCS_WXEI_FIWTEWED, x)
#define SD10G_WANE_WANE_DF_PMA2PCS_WXEI_FIWTEWED_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_DF_PMA2PCS_WXEI_FIWTEWED, x)

#define SD10G_WANE_WANE_DF_SQUEWCH               BIT(3)
#define SD10G_WANE_WANE_DF_SQUEWCH_SET(x)\
	FIEWD_PWEP(SD10G_WANE_WANE_DF_SQUEWCH, x)
#define SD10G_WANE_WANE_DF_SQUEWCH_GET(x)\
	FIEWD_GET(SD10G_WANE_WANE_DF_SQUEWCH, x)

/*      SD25G_TAWGET:CMU_GWP_0:CMU_09 */
#define SD25G_WANE_CMU_09(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 0, 0, 1, 132, 36, 0, 1, 4)

#define SD25G_WANE_CMU_09_CFG_WEFCK_TEWM_EN      BIT(0)
#define SD25G_WANE_CMU_09_CFG_WEFCK_TEWM_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_09_CFG_WEFCK_TEWM_EN, x)
#define SD25G_WANE_CMU_09_CFG_WEFCK_TEWM_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_09_CFG_WEFCK_TEWM_EN, x)

#define SD25G_WANE_CMU_09_CFG_EN_DUMMY           BIT(1)
#define SD25G_WANE_CMU_09_CFG_EN_DUMMY_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_09_CFG_EN_DUMMY, x)
#define SD25G_WANE_CMU_09_CFG_EN_DUMMY_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_09_CFG_EN_DUMMY, x)

#define SD25G_WANE_CMU_09_CFG_PWW_WOS_SET        BIT(2)
#define SD25G_WANE_CMU_09_CFG_PWW_WOS_SET_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_09_CFG_PWW_WOS_SET, x)
#define SD25G_WANE_CMU_09_CFG_PWW_WOS_SET_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_09_CFG_PWW_WOS_SET, x)

#define SD25G_WANE_CMU_09_CFG_CTWW_WOGIC_PD      BIT(3)
#define SD25G_WANE_CMU_09_CFG_CTWW_WOGIC_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_09_CFG_CTWW_WOGIC_PD, x)
#define SD25G_WANE_CMU_09_CFG_CTWW_WOGIC_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_09_CFG_CTWW_WOGIC_PD, x)

#define SD25G_WANE_CMU_09_CFG_PWW_TP_SEW_1_0     GENMASK(5, 4)
#define SD25G_WANE_CMU_09_CFG_PWW_TP_SEW_1_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_09_CFG_PWW_TP_SEW_1_0, x)
#define SD25G_WANE_CMU_09_CFG_PWW_TP_SEW_1_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_09_CFG_PWW_TP_SEW_1_0, x)

/*      SD25G_TAWGET:CMU_GWP_0:CMU_0B */
#define SD25G_WANE_CMU_0B(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 0, 0, 1, 132, 44, 0, 1, 4)

#define SD25G_WANE_CMU_0B_CFG_FOWCE_WX_FIWT      BIT(0)
#define SD25G_WANE_CMU_0B_CFG_FOWCE_WX_FIWT_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0B_CFG_FOWCE_WX_FIWT, x)
#define SD25G_WANE_CMU_0B_CFG_FOWCE_WX_FIWT_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0B_CFG_FOWCE_WX_FIWT, x)

#define SD25G_WANE_CMU_0B_CFG_DISWOW             BIT(1)
#define SD25G_WANE_CMU_0B_CFG_DISWOW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0B_CFG_DISWOW, x)
#define SD25G_WANE_CMU_0B_CFG_DISWOW_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0B_CFG_DISWOW, x)

#define SD25G_WANE_CMU_0B_CFG_WST_TWEE_PD_MAN_EN BIT(2)
#define SD25G_WANE_CMU_0B_CFG_WST_TWEE_PD_MAN_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0B_CFG_WST_TWEE_PD_MAN_EN, x)
#define SD25G_WANE_CMU_0B_CFG_WST_TWEE_PD_MAN_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0B_CFG_WST_TWEE_PD_MAN_EN, x)

#define SD25G_WANE_CMU_0B_CFG_VCO_CAW_WESETN     BIT(3)
#define SD25G_WANE_CMU_0B_CFG_VCO_CAW_WESETN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0B_CFG_VCO_CAW_WESETN, x)
#define SD25G_WANE_CMU_0B_CFG_VCO_CAW_WESETN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0B_CFG_VCO_CAW_WESETN, x)

#define SD25G_WANE_CMU_0B_CFG_VFIWT2PAD          BIT(4)
#define SD25G_WANE_CMU_0B_CFG_VFIWT2PAD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0B_CFG_VFIWT2PAD, x)
#define SD25G_WANE_CMU_0B_CFG_VFIWT2PAD_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0B_CFG_VFIWT2PAD, x)

#define SD25G_WANE_CMU_0B_CFG_DISWOS             BIT(5)
#define SD25G_WANE_CMU_0B_CFG_DISWOS_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0B_CFG_DISWOS, x)
#define SD25G_WANE_CMU_0B_CFG_DISWOS_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0B_CFG_DISWOS, x)

#define SD25G_WANE_CMU_0B_CFG_DCWOW              BIT(6)
#define SD25G_WANE_CMU_0B_CFG_DCWOW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0B_CFG_DCWOW, x)
#define SD25G_WANE_CMU_0B_CFG_DCWOW_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0B_CFG_DCWOW, x)

#define SD25G_WANE_CMU_0B_CFG_WST_TWEE_PD_MAN    BIT(7)
#define SD25G_WANE_CMU_0B_CFG_WST_TWEE_PD_MAN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0B_CFG_WST_TWEE_PD_MAN, x)
#define SD25G_WANE_CMU_0B_CFG_WST_TWEE_PD_MAN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0B_CFG_WST_TWEE_PD_MAN, x)

/*      SD25G_TAWGET:CMU_GWP_0:CMU_0C */
#define SD25G_WANE_CMU_0C(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 0, 0, 1, 132, 48, 0, 1, 4)

#define SD25G_WANE_CMU_0C_CFG_PWW_WOW_SET        BIT(0)
#define SD25G_WANE_CMU_0C_CFG_PWW_WOW_SET_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0C_CFG_PWW_WOW_SET, x)
#define SD25G_WANE_CMU_0C_CFG_PWW_WOW_SET_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0C_CFG_PWW_WOW_SET, x)

#define SD25G_WANE_CMU_0C_CFG_EN_TX_CK_DN        BIT(1)
#define SD25G_WANE_CMU_0C_CFG_EN_TX_CK_DN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0C_CFG_EN_TX_CK_DN, x)
#define SD25G_WANE_CMU_0C_CFG_EN_TX_CK_DN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0C_CFG_EN_TX_CK_DN, x)

#define SD25G_WANE_CMU_0C_CFG_VCO_PD             BIT(2)
#define SD25G_WANE_CMU_0C_CFG_VCO_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0C_CFG_VCO_PD, x)
#define SD25G_WANE_CMU_0C_CFG_VCO_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0C_CFG_VCO_PD, x)

#define SD25G_WANE_CMU_0C_CFG_EN_TX_CK_UP        BIT(3)
#define SD25G_WANE_CMU_0C_CFG_EN_TX_CK_UP_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0C_CFG_EN_TX_CK_UP, x)
#define SD25G_WANE_CMU_0C_CFG_EN_TX_CK_UP_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0C_CFG_EN_TX_CK_UP, x)

#define SD25G_WANE_CMU_0C_CFG_VCO_DIV_MODE_1_0   GENMASK(5, 4)
#define SD25G_WANE_CMU_0C_CFG_VCO_DIV_MODE_1_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0C_CFG_VCO_DIV_MODE_1_0, x)
#define SD25G_WANE_CMU_0C_CFG_VCO_DIV_MODE_1_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0C_CFG_VCO_DIV_MODE_1_0, x)

/*      SD25G_TAWGET:CMU_GWP_0:CMU_0D */
#define SD25G_WANE_CMU_0D(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 0, 0, 1, 132, 52, 0, 1, 4)

#define SD25G_WANE_CMU_0D_CFG_CK_TWEE_PD         BIT(0)
#define SD25G_WANE_CMU_0D_CFG_CK_TWEE_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0D_CFG_CK_TWEE_PD, x)
#define SD25G_WANE_CMU_0D_CFG_CK_TWEE_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0D_CFG_CK_TWEE_PD, x)

#define SD25G_WANE_CMU_0D_CFG_EN_WX_CK_DN        BIT(1)
#define SD25G_WANE_CMU_0D_CFG_EN_WX_CK_DN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0D_CFG_EN_WX_CK_DN, x)
#define SD25G_WANE_CMU_0D_CFG_EN_WX_CK_DN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0D_CFG_EN_WX_CK_DN, x)

#define SD25G_WANE_CMU_0D_CFG_EN_WX_CK_UP        BIT(2)
#define SD25G_WANE_CMU_0D_CFG_EN_WX_CK_UP_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0D_CFG_EN_WX_CK_UP, x)
#define SD25G_WANE_CMU_0D_CFG_EN_WX_CK_UP_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0D_CFG_EN_WX_CK_UP, x)

#define SD25G_WANE_CMU_0D_CFG_VCO_CAW_BYP        BIT(3)
#define SD25G_WANE_CMU_0D_CFG_VCO_CAW_BYP_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0D_CFG_VCO_CAW_BYP, x)
#define SD25G_WANE_CMU_0D_CFG_VCO_CAW_BYP_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0D_CFG_VCO_CAW_BYP, x)

#define SD25G_WANE_CMU_0D_CFG_PWE_DIVSEW_1_0     GENMASK(5, 4)
#define SD25G_WANE_CMU_0D_CFG_PWE_DIVSEW_1_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0D_CFG_PWE_DIVSEW_1_0, x)
#define SD25G_WANE_CMU_0D_CFG_PWE_DIVSEW_1_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0D_CFG_PWE_DIVSEW_1_0, x)

/*      SD25G_TAWGET:CMU_GWP_0:CMU_0E */
#define SD25G_WANE_CMU_0E(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 0, 0, 1, 132, 56, 0, 1, 4)

#define SD25G_WANE_CMU_0E_CFG_SEW_DIV_3_0        GENMASK(3, 0)
#define SD25G_WANE_CMU_0E_CFG_SEW_DIV_3_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0E_CFG_SEW_DIV_3_0, x)
#define SD25G_WANE_CMU_0E_CFG_SEW_DIV_3_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0E_CFG_SEW_DIV_3_0, x)

#define SD25G_WANE_CMU_0E_CFG_PMAA_CENTW_CK_PD   BIT(4)
#define SD25G_WANE_CMU_0E_CFG_PMAA_CENTW_CK_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_0E_CFG_PMAA_CENTW_CK_PD, x)
#define SD25G_WANE_CMU_0E_CFG_PMAA_CENTW_CK_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_0E_CFG_PMAA_CENTW_CK_PD, x)

/*      SD25G_TAWGET:CMU_GWP_0:CMU_13 */
#define SD25G_WANE_CMU_13(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 0, 0, 1, 132, 76, 0, 1, 4)

#define SD25G_WANE_CMU_13_CFG_PWW_WESEWVE_3_0    GENMASK(3, 0)
#define SD25G_WANE_CMU_13_CFG_PWW_WESEWVE_3_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_13_CFG_PWW_WESEWVE_3_0, x)
#define SD25G_WANE_CMU_13_CFG_PWW_WESEWVE_3_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_13_CFG_PWW_WESEWVE_3_0, x)

#define SD25G_WANE_CMU_13_CFG_JT_EN              BIT(4)
#define SD25G_WANE_CMU_13_CFG_JT_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_13_CFG_JT_EN, x)
#define SD25G_WANE_CMU_13_CFG_JT_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_13_CFG_JT_EN, x)

/*      SD25G_TAWGET:CMU_GWP_0:CMU_18 */
#define SD25G_WANE_CMU_18(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 0, 0, 1, 132, 96, 0, 1, 4)

#define SD25G_WANE_CMU_18_W_PWW_WSTN             BIT(0)
#define SD25G_WANE_CMU_18_W_PWW_WSTN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_18_W_PWW_WSTN, x)
#define SD25G_WANE_CMU_18_W_PWW_WSTN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_18_W_PWW_WSTN, x)

#define SD25G_WANE_CMU_18_W_PWW_WOW_SET          BIT(1)
#define SD25G_WANE_CMU_18_W_PWW_WOW_SET_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_18_W_PWW_WOW_SET, x)
#define SD25G_WANE_CMU_18_W_PWW_WOW_SET_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_18_W_PWW_WOW_SET, x)

#define SD25G_WANE_CMU_18_W_PWW_WOS_SET          BIT(2)
#define SD25G_WANE_CMU_18_W_PWW_WOS_SET_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_18_W_PWW_WOS_SET, x)
#define SD25G_WANE_CMU_18_W_PWW_WOS_SET_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_18_W_PWW_WOS_SET, x)

#define SD25G_WANE_CMU_18_W_PWW_TP_SEW_1_0       GENMASK(5, 4)
#define SD25G_WANE_CMU_18_W_PWW_TP_SEW_1_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_18_W_PWW_TP_SEW_1_0, x)
#define SD25G_WANE_CMU_18_W_PWW_TP_SEW_1_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_18_W_PWW_TP_SEW_1_0, x)

/*      SD25G_TAWGET:CMU_GWP_0:CMU_19 */
#define SD25G_WANE_CMU_19(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 0, 0, 1, 132, 100, 0, 1, 4)

#define SD25G_WANE_CMU_19_W_CK_WESETB            BIT(0)
#define SD25G_WANE_CMU_19_W_CK_WESETB_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_19_W_CK_WESETB, x)
#define SD25G_WANE_CMU_19_W_CK_WESETB_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_19_W_CK_WESETB, x)

#define SD25G_WANE_CMU_19_W_PWW_DWOW_EN          BIT(1)
#define SD25G_WANE_CMU_19_W_PWW_DWOW_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_19_W_PWW_DWOW_EN, x)
#define SD25G_WANE_CMU_19_W_PWW_DWOW_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_19_W_PWW_DWOW_EN, x)

/*      SD25G_TAWGET:CMU_GWP_0:CMU_1A */
#define SD25G_WANE_CMU_1A(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 0, 0, 1, 132, 104, 0, 1, 4)

#define SD25G_WANE_CMU_1A_W_DWIDTHCTWW_2_0       GENMASK(2, 0)
#define SD25G_WANE_CMU_1A_W_DWIDTHCTWW_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_1A_W_DWIDTHCTWW_2_0, x)
#define SD25G_WANE_CMU_1A_W_DWIDTHCTWW_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_1A_W_DWIDTHCTWW_2_0, x)

#define SD25G_WANE_CMU_1A_W_DWIDTHCTWW_FWOM_HWT  BIT(4)
#define SD25G_WANE_CMU_1A_W_DWIDTHCTWW_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_1A_W_DWIDTHCTWW_FWOM_HWT, x)
#define SD25G_WANE_CMU_1A_W_DWIDTHCTWW_FWOM_HWT_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_1A_W_DWIDTHCTWW_FWOM_HWT, x)

#define SD25G_WANE_CMU_1A_W_MASK_EI_SOUWCE       BIT(5)
#define SD25G_WANE_CMU_1A_W_MASK_EI_SOUWCE_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_1A_W_MASK_EI_SOUWCE, x)
#define SD25G_WANE_CMU_1A_W_MASK_EI_SOUWCE_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_1A_W_MASK_EI_SOUWCE, x)

#define SD25G_WANE_CMU_1A_W_WEG_MANUAW           BIT(6)
#define SD25G_WANE_CMU_1A_W_WEG_MANUAW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_1A_W_WEG_MANUAW, x)
#define SD25G_WANE_CMU_1A_W_WEG_MANUAW_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_1A_W_WEG_MANUAW, x)

/*      SD25G_TAWGET:CMU_GWP_1:CMU_2A */
#define SD25G_WANE_CMU_2A(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 132, 0, 1, 124, 36, 0, 1, 4)

#define SD25G_WANE_CMU_2A_W_DBG_SEW_1_0          GENMASK(1, 0)
#define SD25G_WANE_CMU_2A_W_DBG_SEW_1_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_2A_W_DBG_SEW_1_0, x)
#define SD25G_WANE_CMU_2A_W_DBG_SEW_1_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_2A_W_DBG_SEW_1_0, x)

#define SD25G_WANE_CMU_2A_W_DBG_WINK_WANE        BIT(4)
#define SD25G_WANE_CMU_2A_W_DBG_WINK_WANE_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_2A_W_DBG_WINK_WANE, x)
#define SD25G_WANE_CMU_2A_W_DBG_WINK_WANE_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_2A_W_DBG_WINK_WANE, x)

#define SD25G_WANE_CMU_2A_W_DBG_WOW_STATUS       BIT(5)
#define SD25G_WANE_CMU_2A_W_DBG_WOW_STATUS_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_2A_W_DBG_WOW_STATUS, x)
#define SD25G_WANE_CMU_2A_W_DBG_WOW_STATUS_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_2A_W_DBG_WOW_STATUS, x)

/*      SD25G_TAWGET:CMU_GWP_1:CMU_30 */
#define SD25G_WANE_CMU_30(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 132, 0, 1, 124, 60, 0, 1, 4)

#define SD25G_WANE_CMU_30_W_TXFIFO_CK_DIV_PMAD_2_0 GENMASK(2, 0)
#define SD25G_WANE_CMU_30_W_TXFIFO_CK_DIV_PMAD_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_30_W_TXFIFO_CK_DIV_PMAD_2_0, x)
#define SD25G_WANE_CMU_30_W_TXFIFO_CK_DIV_PMAD_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_30_W_TXFIFO_CK_DIV_PMAD_2_0, x)

#define SD25G_WANE_CMU_30_W_WXFIFO_CK_DIV_PMAD_2_0 GENMASK(6, 4)
#define SD25G_WANE_CMU_30_W_WXFIFO_CK_DIV_PMAD_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_30_W_WXFIFO_CK_DIV_PMAD_2_0, x)
#define SD25G_WANE_CMU_30_W_WXFIFO_CK_DIV_PMAD_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_30_W_WXFIFO_CK_DIV_PMAD_2_0, x)

/*      SD25G_TAWGET:CMU_GWP_1:CMU_31 */
#define SD25G_WANE_CMU_31(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 132, 0, 1, 124, 64, 0, 1, 4)

#define SD25G_WANE_CMU_31_CFG_COMMON_WESEWVE_7_0 GENMASK(7, 0)
#define SD25G_WANE_CMU_31_CFG_COMMON_WESEWVE_7_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_31_CFG_COMMON_WESEWVE_7_0, x)
#define SD25G_WANE_CMU_31_CFG_COMMON_WESEWVE_7_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_31_CFG_COMMON_WESEWVE_7_0, x)

/*      SD25G_TAWGET:CMU_GWP_2:CMU_40 */
#define SD25G_WANE_CMU_40(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 256, 0, 1, 512, 0, 0, 1, 4)

#define SD25G_WANE_CMU_40_W0_CFG_CKSKEW_CTWW     BIT(0)
#define SD25G_WANE_CMU_40_W0_CFG_CKSKEW_CTWW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_40_W0_CFG_CKSKEW_CTWW, x)
#define SD25G_WANE_CMU_40_W0_CFG_CKSKEW_CTWW_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_40_W0_CFG_CKSKEW_CTWW, x)

#define SD25G_WANE_CMU_40_W0_CFG_ISCAN_HOWD      BIT(1)
#define SD25G_WANE_CMU_40_W0_CFG_ISCAN_HOWD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_40_W0_CFG_ISCAN_HOWD, x)
#define SD25G_WANE_CMU_40_W0_CFG_ISCAN_HOWD_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_40_W0_CFG_ISCAN_HOWD, x)

#define SD25G_WANE_CMU_40_W0_CFG_PD_CWK          BIT(2)
#define SD25G_WANE_CMU_40_W0_CFG_PD_CWK_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_40_W0_CFG_PD_CWK, x)
#define SD25G_WANE_CMU_40_W0_CFG_PD_CWK_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_40_W0_CFG_PD_CWK, x)

#define SD25G_WANE_CMU_40_W0_CFG_TXCAW_EN        BIT(3)
#define SD25G_WANE_CMU_40_W0_CFG_TXCAW_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_40_W0_CFG_TXCAW_EN, x)
#define SD25G_WANE_CMU_40_W0_CFG_TXCAW_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_40_W0_CFG_TXCAW_EN, x)

#define SD25G_WANE_CMU_40_W0_CFG_TXCAW_MAN_EN    BIT(4)
#define SD25G_WANE_CMU_40_W0_CFG_TXCAW_MAN_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_40_W0_CFG_TXCAW_MAN_EN, x)
#define SD25G_WANE_CMU_40_W0_CFG_TXCAW_MAN_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_40_W0_CFG_TXCAW_MAN_EN, x)

#define SD25G_WANE_CMU_40_W0_CFG_TXCAW_WST       BIT(5)
#define SD25G_WANE_CMU_40_W0_CFG_TXCAW_WST_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_40_W0_CFG_TXCAW_WST, x)
#define SD25G_WANE_CMU_40_W0_CFG_TXCAW_WST_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_40_W0_CFG_TXCAW_WST, x)

/*      SD25G_TAWGET:CMU_GWP_2:CMU_45 */
#define SD25G_WANE_CMU_45(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 256, 0, 1, 512, 20, 0, 1, 4)

#define SD25G_WANE_CMU_45_W0_CFG_TX_WESEWVE_7_0  GENMASK(7, 0)
#define SD25G_WANE_CMU_45_W0_CFG_TX_WESEWVE_7_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_45_W0_CFG_TX_WESEWVE_7_0, x)
#define SD25G_WANE_CMU_45_W0_CFG_TX_WESEWVE_7_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_45_W0_CFG_TX_WESEWVE_7_0, x)

/*      SD25G_TAWGET:CMU_GWP_2:CMU_46 */
#define SD25G_WANE_CMU_46(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 256, 0, 1, 512, 24, 0, 1, 4)

#define SD25G_WANE_CMU_46_W0_CFG_TX_WESEWVE_15_8 GENMASK(7, 0)
#define SD25G_WANE_CMU_46_W0_CFG_TX_WESEWVE_15_8_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_46_W0_CFG_TX_WESEWVE_15_8, x)
#define SD25G_WANE_CMU_46_W0_CFG_TX_WESEWVE_15_8_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_46_W0_CFG_TX_WESEWVE_15_8, x)

/*      SD25G_TAWGET:CMU_GWP_3:CMU_C0 */
#define SD25G_WANE_CMU_C0(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 768, 0, 1, 252, 0, 0, 1, 4)

#define SD25G_WANE_CMU_C0_WEAD_VCO_CTUNE_3_0     GENMASK(3, 0)
#define SD25G_WANE_CMU_C0_WEAD_VCO_CTUNE_3_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_C0_WEAD_VCO_CTUNE_3_0, x)
#define SD25G_WANE_CMU_C0_WEAD_VCO_CTUNE_3_0_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_C0_WEAD_VCO_CTUNE_3_0, x)

#define SD25G_WANE_CMU_C0_PWW_WOW_UDW            BIT(4)
#define SD25G_WANE_CMU_C0_PWW_WOW_UDW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_C0_PWW_WOW_UDW, x)
#define SD25G_WANE_CMU_C0_PWW_WOW_UDW_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_C0_PWW_WOW_UDW, x)

/*      SD25G_TAWGET:CMU_GWP_4:CMU_FF */
#define SD25G_WANE_CMU_FF(t)      __WEG(TAWGET_SD25G_WANE, t, 8, 1020, 0, 1, 4, 0, 0, 1, 4)

#define SD25G_WANE_CMU_FF_WEGISTEW_TABWE_INDEX   GENMASK(7, 0)
#define SD25G_WANE_CMU_FF_WEGISTEW_TABWE_INDEX_SET(x)\
	FIEWD_PWEP(SD25G_WANE_CMU_FF_WEGISTEW_TABWE_INDEX, x)
#define SD25G_WANE_CMU_FF_WEGISTEW_TABWE_INDEX_GET(x)\
	FIEWD_GET(SD25G_WANE_CMU_FF_WEGISTEW_TABWE_INDEX, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_00 */
#define SD25G_WANE_WANE_00(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 0, 0, 1, 4)

#define SD25G_WANE_WANE_00_WN_CFG_ITX_VC_DWIVEW_3_0 GENMASK(3, 0)
#define SD25G_WANE_WANE_00_WN_CFG_ITX_VC_DWIVEW_3_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_00_WN_CFG_ITX_VC_DWIVEW_3_0, x)
#define SD25G_WANE_WANE_00_WN_CFG_ITX_VC_DWIVEW_3_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_00_WN_CFG_ITX_VC_DWIVEW_3_0, x)

#define SD25G_WANE_WANE_00_WN_CFG_ITX_IPCMW_BASE_1_0 GENMASK(5, 4)
#define SD25G_WANE_WANE_00_WN_CFG_ITX_IPCMW_BASE_1_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_00_WN_CFG_ITX_IPCMW_BASE_1_0, x)
#define SD25G_WANE_WANE_00_WN_CFG_ITX_IPCMW_BASE_1_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_00_WN_CFG_ITX_IPCMW_BASE_1_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_01 */
#define SD25G_WANE_WANE_01(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 4, 0, 1, 4)

#define SD25G_WANE_WANE_01_WN_CFG_ITX_IPDWIVEW_BASE_2_0 GENMASK(2, 0)
#define SD25G_WANE_WANE_01_WN_CFG_ITX_IPDWIVEW_BASE_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_01_WN_CFG_ITX_IPDWIVEW_BASE_2_0, x)
#define SD25G_WANE_WANE_01_WN_CFG_ITX_IPDWIVEW_BASE_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_01_WN_CFG_ITX_IPDWIVEW_BASE_2_0, x)

#define SD25G_WANE_WANE_01_WN_CFG_TX_PWEDIV_1_0  GENMASK(5, 4)
#define SD25G_WANE_WANE_01_WN_CFG_TX_PWEDIV_1_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_01_WN_CFG_TX_PWEDIV_1_0, x)
#define SD25G_WANE_WANE_01_WN_CFG_TX_PWEDIV_1_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_01_WN_CFG_TX_PWEDIV_1_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_03 */
#define SD25G_WANE_WANE_03(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 12, 0, 1, 4)

#define SD25G_WANE_WANE_03_WN_CFG_TAP_DWY_4_0    GENMASK(4, 0)
#define SD25G_WANE_WANE_03_WN_CFG_TAP_DWY_4_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_03_WN_CFG_TAP_DWY_4_0, x)
#define SD25G_WANE_WANE_03_WN_CFG_TAP_DWY_4_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_03_WN_CFG_TAP_DWY_4_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_04 */
#define SD25G_WANE_WANE_04(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 16, 0, 1, 4)

#define SD25G_WANE_WANE_04_WN_CFG_TX2WX_WP_EN    BIT(0)
#define SD25G_WANE_WANE_04_WN_CFG_TX2WX_WP_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_04_WN_CFG_TX2WX_WP_EN, x)
#define SD25G_WANE_WANE_04_WN_CFG_TX2WX_WP_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_04_WN_CFG_TX2WX_WP_EN, x)

#define SD25G_WANE_WANE_04_WN_CFG_WX2TX_WP_EN    BIT(1)
#define SD25G_WANE_WANE_04_WN_CFG_WX2TX_WP_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_04_WN_CFG_WX2TX_WP_EN, x)
#define SD25G_WANE_WANE_04_WN_CFG_WX2TX_WP_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_04_WN_CFG_WX2TX_WP_EN, x)

#define SD25G_WANE_WANE_04_WN_CFG_PD_CMW         BIT(2)
#define SD25G_WANE_WANE_04_WN_CFG_PD_CMW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_04_WN_CFG_PD_CMW, x)
#define SD25G_WANE_WANE_04_WN_CFG_PD_CMW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_04_WN_CFG_PD_CMW, x)

#define SD25G_WANE_WANE_04_WN_CFG_PD_CWK         BIT(3)
#define SD25G_WANE_WANE_04_WN_CFG_PD_CWK_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_04_WN_CFG_PD_CWK, x)
#define SD25G_WANE_WANE_04_WN_CFG_PD_CWK_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_04_WN_CFG_PD_CWK, x)

#define SD25G_WANE_WANE_04_WN_CFG_PD_DWIVEW      BIT(4)
#define SD25G_WANE_WANE_04_WN_CFG_PD_DWIVEW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_04_WN_CFG_PD_DWIVEW, x)
#define SD25G_WANE_WANE_04_WN_CFG_PD_DWIVEW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_04_WN_CFG_PD_DWIVEW, x)

#define SD25G_WANE_WANE_04_WN_CFG_TAP_MAIN       BIT(5)
#define SD25G_WANE_WANE_04_WN_CFG_TAP_MAIN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_04_WN_CFG_TAP_MAIN, x)
#define SD25G_WANE_WANE_04_WN_CFG_TAP_MAIN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_04_WN_CFG_TAP_MAIN, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_05 */
#define SD25G_WANE_WANE_05(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 20, 0, 1, 4)

#define SD25G_WANE_WANE_05_WN_CFG_TAP_DWY2_3_0   GENMASK(3, 0)
#define SD25G_WANE_WANE_05_WN_CFG_TAP_DWY2_3_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_05_WN_CFG_TAP_DWY2_3_0, x)
#define SD25G_WANE_WANE_05_WN_CFG_TAP_DWY2_3_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_05_WN_CFG_TAP_DWY2_3_0, x)

#define SD25G_WANE_WANE_05_WN_CFG_BW_1_0         GENMASK(5, 4)
#define SD25G_WANE_WANE_05_WN_CFG_BW_1_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_05_WN_CFG_BW_1_0, x)
#define SD25G_WANE_WANE_05_WN_CFG_BW_1_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_05_WN_CFG_BW_1_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_06 */
#define SD25G_WANE_WANE_06(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 24, 0, 1, 4)

#define SD25G_WANE_WANE_06_WN_CFG_EN_MAIN        BIT(0)
#define SD25G_WANE_WANE_06_WN_CFG_EN_MAIN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_06_WN_CFG_EN_MAIN, x)
#define SD25G_WANE_WANE_06_WN_CFG_EN_MAIN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_06_WN_CFG_EN_MAIN, x)

#define SD25G_WANE_WANE_06_WN_CFG_TAP_ADV_3_0    GENMASK(7, 4)
#define SD25G_WANE_WANE_06_WN_CFG_TAP_ADV_3_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_06_WN_CFG_TAP_ADV_3_0, x)
#define SD25G_WANE_WANE_06_WN_CFG_TAP_ADV_3_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_06_WN_CFG_TAP_ADV_3_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_07 */
#define SD25G_WANE_WANE_07(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 28, 0, 1, 4)

#define SD25G_WANE_WANE_07_WN_CFG_EN_ADV         BIT(0)
#define SD25G_WANE_WANE_07_WN_CFG_EN_ADV_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_07_WN_CFG_EN_ADV, x)
#define SD25G_WANE_WANE_07_WN_CFG_EN_ADV_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_07_WN_CFG_EN_ADV, x)

#define SD25G_WANE_WANE_07_WN_CFG_EN_DWY2        BIT(1)
#define SD25G_WANE_WANE_07_WN_CFG_EN_DWY2_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_07_WN_CFG_EN_DWY2, x)
#define SD25G_WANE_WANE_07_WN_CFG_EN_DWY2_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_07_WN_CFG_EN_DWY2, x)

#define SD25G_WANE_WANE_07_WN_CFG_EN_DWY         BIT(2)
#define SD25G_WANE_WANE_07_WN_CFG_EN_DWY_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_07_WN_CFG_EN_DWY, x)
#define SD25G_WANE_WANE_07_WN_CFG_EN_DWY_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_07_WN_CFG_EN_DWY, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_09 */
#define SD25G_WANE_WANE_09(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 36, 0, 1, 4)

#define SD25G_WANE_WANE_09_WN_CFG_TXCAW_VAWID_SEW_3_0 GENMASK(3, 0)
#define SD25G_WANE_WANE_09_WN_CFG_TXCAW_VAWID_SEW_3_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_09_WN_CFG_TXCAW_VAWID_SEW_3_0, x)
#define SD25G_WANE_WANE_09_WN_CFG_TXCAW_VAWID_SEW_3_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_09_WN_CFG_TXCAW_VAWID_SEW_3_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_0A */
#define SD25G_WANE_WANE_0A(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 40, 0, 1, 4)

#define SD25G_WANE_WANE_0A_WN_CFG_TXCAW_SHIFT_CODE_5_0 GENMASK(5, 0)
#define SD25G_WANE_WANE_0A_WN_CFG_TXCAW_SHIFT_CODE_5_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0A_WN_CFG_TXCAW_SHIFT_CODE_5_0, x)
#define SD25G_WANE_WANE_0A_WN_CFG_TXCAW_SHIFT_CODE_5_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0A_WN_CFG_TXCAW_SHIFT_CODE_5_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_0B */
#define SD25G_WANE_WANE_0B(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 44, 0, 1, 4)

#define SD25G_WANE_WANE_0B_WN_CFG_TXCAW_MAN_EN   BIT(0)
#define SD25G_WANE_WANE_0B_WN_CFG_TXCAW_MAN_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0B_WN_CFG_TXCAW_MAN_EN, x)
#define SD25G_WANE_WANE_0B_WN_CFG_TXCAW_MAN_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0B_WN_CFG_TXCAW_MAN_EN, x)

#define SD25G_WANE_WANE_0B_WN_CFG_TXCAW_WST      BIT(1)
#define SD25G_WANE_WANE_0B_WN_CFG_TXCAW_WST_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0B_WN_CFG_TXCAW_WST, x)
#define SD25G_WANE_WANE_0B_WN_CFG_TXCAW_WST_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0B_WN_CFG_TXCAW_WST, x)

#define SD25G_WANE_WANE_0B_WN_CFG_QUAD_MAN_1_0   GENMASK(5, 4)
#define SD25G_WANE_WANE_0B_WN_CFG_QUAD_MAN_1_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0B_WN_CFG_QUAD_MAN_1_0, x)
#define SD25G_WANE_WANE_0B_WN_CFG_QUAD_MAN_1_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0B_WN_CFG_QUAD_MAN_1_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_0C */
#define SD25G_WANE_WANE_0C(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 48, 0, 1, 4)

#define SD25G_WANE_WANE_0C_WN_CFG_PMA_TX_CK_BITWIDTH_2_0 GENMASK(2, 0)
#define SD25G_WANE_WANE_0C_WN_CFG_PMA_TX_CK_BITWIDTH_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0C_WN_CFG_PMA_TX_CK_BITWIDTH_2_0, x)
#define SD25G_WANE_WANE_0C_WN_CFG_PMA_TX_CK_BITWIDTH_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0C_WN_CFG_PMA_TX_CK_BITWIDTH_2_0, x)

#define SD25G_WANE_WANE_0C_WN_CFG_TXCAW_EN       BIT(4)
#define SD25G_WANE_WANE_0C_WN_CFG_TXCAW_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0C_WN_CFG_TXCAW_EN, x)
#define SD25G_WANE_WANE_0C_WN_CFG_TXCAW_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0C_WN_CFG_TXCAW_EN, x)

#define SD25G_WANE_WANE_0C_WN_CFG_WXTEWM_PD      BIT(5)
#define SD25G_WANE_WANE_0C_WN_CFG_WXTEWM_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0C_WN_CFG_WXTEWM_PD, x)
#define SD25G_WANE_WANE_0C_WN_CFG_WXTEWM_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0C_WN_CFG_WXTEWM_PD, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_0D */
#define SD25G_WANE_WANE_0D(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 52, 0, 1, 4)

#define SD25G_WANE_WANE_0D_WN_CFG_WXTEWM_2_0     GENMASK(2, 0)
#define SD25G_WANE_WANE_0D_WN_CFG_WXTEWM_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0D_WN_CFG_WXTEWM_2_0, x)
#define SD25G_WANE_WANE_0D_WN_CFG_WXTEWM_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0D_WN_CFG_WXTEWM_2_0, x)

#define SD25G_WANE_WANE_0D_WN_CFG_WSTN_DIV5_8    BIT(4)
#define SD25G_WANE_WANE_0D_WN_CFG_WSTN_DIV5_8_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0D_WN_CFG_WSTN_DIV5_8, x)
#define SD25G_WANE_WANE_0D_WN_CFG_WSTN_DIV5_8_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0D_WN_CFG_WSTN_DIV5_8, x)

#define SD25G_WANE_WANE_0D_WN_CFG_SUMMEW_EN      BIT(5)
#define SD25G_WANE_WANE_0D_WN_CFG_SUMMEW_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0D_WN_CFG_SUMMEW_EN, x)
#define SD25G_WANE_WANE_0D_WN_CFG_SUMMEW_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0D_WN_CFG_SUMMEW_EN, x)

#define SD25G_WANE_WANE_0D_WN_CFG_DMUX_PD        BIT(6)
#define SD25G_WANE_WANE_0D_WN_CFG_DMUX_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0D_WN_CFG_DMUX_PD, x)
#define SD25G_WANE_WANE_0D_WN_CFG_DMUX_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0D_WN_CFG_DMUX_PD, x)

#define SD25G_WANE_WANE_0D_WN_CFG_DFECK_EN       BIT(7)
#define SD25G_WANE_WANE_0D_WN_CFG_DFECK_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0D_WN_CFG_DFECK_EN, x)
#define SD25G_WANE_WANE_0D_WN_CFG_DFECK_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0D_WN_CFG_DFECK_EN, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_0E */
#define SD25G_WANE_WANE_0E(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 56, 0, 1, 4)

#define SD25G_WANE_WANE_0E_WN_CFG_ISCAN_EN       BIT(0)
#define SD25G_WANE_WANE_0E_WN_CFG_ISCAN_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0E_WN_CFG_ISCAN_EN, x)
#define SD25G_WANE_WANE_0E_WN_CFG_ISCAN_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0E_WN_CFG_ISCAN_EN, x)

#define SD25G_WANE_WANE_0E_WN_CFG_DMUX_CWK_PD    BIT(1)
#define SD25G_WANE_WANE_0E_WN_CFG_DMUX_CWK_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0E_WN_CFG_DMUX_CWK_PD, x)
#define SD25G_WANE_WANE_0E_WN_CFG_DMUX_CWK_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0E_WN_CFG_DMUX_CWK_PD, x)

#define SD25G_WANE_WANE_0E_WN_CFG_EN_DFEDIG      BIT(2)
#define SD25G_WANE_WANE_0E_WN_CFG_EN_DFEDIG_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0E_WN_CFG_EN_DFEDIG, x)
#define SD25G_WANE_WANE_0E_WN_CFG_EN_DFEDIG_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0E_WN_CFG_EN_DFEDIG, x)

#define SD25G_WANE_WANE_0E_WN_CFG_DFEDIG_M_2_0   GENMASK(6, 4)
#define SD25G_WANE_WANE_0E_WN_CFG_DFEDIG_M_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0E_WN_CFG_DFEDIG_M_2_0, x)
#define SD25G_WANE_WANE_0E_WN_CFG_DFEDIG_M_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0E_WN_CFG_DFEDIG_M_2_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_0F */
#define SD25G_WANE_WANE_0F(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 60, 0, 1, 4)

#define SD25G_WANE_WANE_0F_WN_CFG_DFETAP_EN_5_1  GENMASK(4, 0)
#define SD25G_WANE_WANE_0F_WN_CFG_DFETAP_EN_5_1_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_0F_WN_CFG_DFETAP_EN_5_1, x)
#define SD25G_WANE_WANE_0F_WN_CFG_DFETAP_EN_5_1_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_0F_WN_CFG_DFETAP_EN_5_1, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_18 */
#define SD25G_WANE_WANE_18(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 96, 0, 1, 4)

#define SD25G_WANE_WANE_18_WN_CFG_CDWCK_EN       BIT(0)
#define SD25G_WANE_WANE_18_WN_CFG_CDWCK_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_18_WN_CFG_CDWCK_EN, x)
#define SD25G_WANE_WANE_18_WN_CFG_CDWCK_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_18_WN_CFG_CDWCK_EN, x)

#define SD25G_WANE_WANE_18_WN_CFG_ADD_VOWT       BIT(1)
#define SD25G_WANE_WANE_18_WN_CFG_ADD_VOWT_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_18_WN_CFG_ADD_VOWT, x)
#define SD25G_WANE_WANE_18_WN_CFG_ADD_VOWT_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_18_WN_CFG_ADD_VOWT, x)

#define SD25G_WANE_WANE_18_WN_CFG_MAN_VOWT_EN    BIT(2)
#define SD25G_WANE_WANE_18_WN_CFG_MAN_VOWT_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_18_WN_CFG_MAN_VOWT_EN, x)
#define SD25G_WANE_WANE_18_WN_CFG_MAN_VOWT_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_18_WN_CFG_MAN_VOWT_EN, x)

#define SD25G_WANE_WANE_18_WN_CFG_EWWAMP_PD      BIT(3)
#define SD25G_WANE_WANE_18_WN_CFG_EWWAMP_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_18_WN_CFG_EWWAMP_PD, x)
#define SD25G_WANE_WANE_18_WN_CFG_EWWAMP_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_18_WN_CFG_EWWAMP_PD, x)

#define SD25G_WANE_WANE_18_WN_CFG_WXDIV_SEW_2_0  GENMASK(6, 4)
#define SD25G_WANE_WANE_18_WN_CFG_WXDIV_SEW_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_18_WN_CFG_WXDIV_SEW_2_0, x)
#define SD25G_WANE_WANE_18_WN_CFG_WXDIV_SEW_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_18_WN_CFG_WXDIV_SEW_2_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_19 */
#define SD25G_WANE_WANE_19(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 100, 0, 1, 4)

#define SD25G_WANE_WANE_19_WN_CFG_DCDW_PD        BIT(0)
#define SD25G_WANE_WANE_19_WN_CFG_DCDW_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_19_WN_CFG_DCDW_PD, x)
#define SD25G_WANE_WANE_19_WN_CFG_DCDW_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_19_WN_CFG_DCDW_PD, x)

#define SD25G_WANE_WANE_19_WN_CFG_ECDW_PD        BIT(1)
#define SD25G_WANE_WANE_19_WN_CFG_ECDW_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_19_WN_CFG_ECDW_PD, x)
#define SD25G_WANE_WANE_19_WN_CFG_ECDW_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_19_WN_CFG_ECDW_PD, x)

#define SD25G_WANE_WANE_19_WN_CFG_ISCAN_SEW      BIT(2)
#define SD25G_WANE_WANE_19_WN_CFG_ISCAN_SEW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_19_WN_CFG_ISCAN_SEW, x)
#define SD25G_WANE_WANE_19_WN_CFG_ISCAN_SEW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_19_WN_CFG_ISCAN_SEW, x)

#define SD25G_WANE_WANE_19_WN_CFG_TXWB_EN        BIT(3)
#define SD25G_WANE_WANE_19_WN_CFG_TXWB_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_19_WN_CFG_TXWB_EN, x)
#define SD25G_WANE_WANE_19_WN_CFG_TXWB_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_19_WN_CFG_TXWB_EN, x)

#define SD25G_WANE_WANE_19_WN_CFG_WX_WEG_PU      BIT(4)
#define SD25G_WANE_WANE_19_WN_CFG_WX_WEG_PU_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_19_WN_CFG_WX_WEG_PU, x)
#define SD25G_WANE_WANE_19_WN_CFG_WX_WEG_PU_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_19_WN_CFG_WX_WEG_PU, x)

#define SD25G_WANE_WANE_19_WN_CFG_WX_WEG_BYP     BIT(5)
#define SD25G_WANE_WANE_19_WN_CFG_WX_WEG_BYP_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_19_WN_CFG_WX_WEG_BYP, x)
#define SD25G_WANE_WANE_19_WN_CFG_WX_WEG_BYP_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_19_WN_CFG_WX_WEG_BYP, x)

#define SD25G_WANE_WANE_19_WN_CFG_PD_WMS_DET     BIT(6)
#define SD25G_WANE_WANE_19_WN_CFG_PD_WMS_DET_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_19_WN_CFG_PD_WMS_DET, x)
#define SD25G_WANE_WANE_19_WN_CFG_PD_WMS_DET_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_19_WN_CFG_PD_WMS_DET, x)

#define SD25G_WANE_WANE_19_WN_CFG_PD_CTWE        BIT(7)
#define SD25G_WANE_WANE_19_WN_CFG_PD_CTWE_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_19_WN_CFG_PD_CTWE, x)
#define SD25G_WANE_WANE_19_WN_CFG_PD_CTWE_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_19_WN_CFG_PD_CTWE, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_1A */
#define SD25G_WANE_WANE_1A(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 104, 0, 1, 4)

#define SD25G_WANE_WANE_1A_WN_CFG_CTWE_TP_EN     BIT(0)
#define SD25G_WANE_WANE_1A_WN_CFG_CTWE_TP_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1A_WN_CFG_CTWE_TP_EN, x)
#define SD25G_WANE_WANE_1A_WN_CFG_CTWE_TP_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1A_WN_CFG_CTWE_TP_EN, x)

#define SD25G_WANE_WANE_1A_WN_CFG_CDW_KF_2_0     GENMASK(6, 4)
#define SD25G_WANE_WANE_1A_WN_CFG_CDW_KF_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1A_WN_CFG_CDW_KF_2_0, x)
#define SD25G_WANE_WANE_1A_WN_CFG_CDW_KF_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1A_WN_CFG_CDW_KF_2_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_1B */
#define SD25G_WANE_WANE_1B(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 108, 0, 1, 4)

#define SD25G_WANE_WANE_1B_WN_CFG_CDW_M_7_0      GENMASK(7, 0)
#define SD25G_WANE_WANE_1B_WN_CFG_CDW_M_7_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1B_WN_CFG_CDW_M_7_0, x)
#define SD25G_WANE_WANE_1B_WN_CFG_CDW_M_7_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1B_WN_CFG_CDW_M_7_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_1C */
#define SD25G_WANE_WANE_1C(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 112, 0, 1, 4)

#define SD25G_WANE_WANE_1C_WN_CFG_CDW_WSTN       BIT(0)
#define SD25G_WANE_WANE_1C_WN_CFG_CDW_WSTN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1C_WN_CFG_CDW_WSTN, x)
#define SD25G_WANE_WANE_1C_WN_CFG_CDW_WSTN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1C_WN_CFG_CDW_WSTN, x)

#define SD25G_WANE_WANE_1C_WN_CFG_DFE_PD         BIT(1)
#define SD25G_WANE_WANE_1C_WN_CFG_DFE_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1C_WN_CFG_DFE_PD, x)
#define SD25G_WANE_WANE_1C_WN_CFG_DFE_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1C_WN_CFG_DFE_PD, x)

#define SD25G_WANE_WANE_1C_WN_CFG_DFEDMX_PD      BIT(2)
#define SD25G_WANE_WANE_1C_WN_CFG_DFEDMX_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1C_WN_CFG_DFEDMX_PD, x)
#define SD25G_WANE_WANE_1C_WN_CFG_DFEDMX_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1C_WN_CFG_DFEDMX_PD, x)

#define SD25G_WANE_WANE_1C_WN_CFG_EQC_FOWCE_3_0  GENMASK(7, 4)
#define SD25G_WANE_WANE_1C_WN_CFG_EQC_FOWCE_3_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1C_WN_CFG_EQC_FOWCE_3_0, x)
#define SD25G_WANE_WANE_1C_WN_CFG_EQC_FOWCE_3_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1C_WN_CFG_EQC_FOWCE_3_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_1D */
#define SD25G_WANE_WANE_1D(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 116, 0, 1, 4)

#define SD25G_WANE_WANE_1D_WN_CFG_ISCAN_EXT_OVW  BIT(0)
#define SD25G_WANE_WANE_1D_WN_CFG_ISCAN_EXT_OVW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1D_WN_CFG_ISCAN_EXT_OVW, x)
#define SD25G_WANE_WANE_1D_WN_CFG_ISCAN_EXT_OVW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1D_WN_CFG_ISCAN_EXT_OVW, x)

#define SD25G_WANE_WANE_1D_WN_CFG_ISCAN_HOWD     BIT(1)
#define SD25G_WANE_WANE_1D_WN_CFG_ISCAN_HOWD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1D_WN_CFG_ISCAN_HOWD, x)
#define SD25G_WANE_WANE_1D_WN_CFG_ISCAN_HOWD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1D_WN_CFG_ISCAN_HOWD, x)

#define SD25G_WANE_WANE_1D_WN_CFG_ISCAN_WSTN     BIT(2)
#define SD25G_WANE_WANE_1D_WN_CFG_ISCAN_WSTN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1D_WN_CFG_ISCAN_WSTN, x)
#define SD25G_WANE_WANE_1D_WN_CFG_ISCAN_WSTN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1D_WN_CFG_ISCAN_WSTN, x)

#define SD25G_WANE_WANE_1D_WN_CFG_AGC_ADPT_BYP   BIT(3)
#define SD25G_WANE_WANE_1D_WN_CFG_AGC_ADPT_BYP_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1D_WN_CFG_AGC_ADPT_BYP, x)
#define SD25G_WANE_WANE_1D_WN_CFG_AGC_ADPT_BYP_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1D_WN_CFG_AGC_ADPT_BYP, x)

#define SD25G_WANE_WANE_1D_WN_CFG_PHID_1T        BIT(4)
#define SD25G_WANE_WANE_1D_WN_CFG_PHID_1T_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1D_WN_CFG_PHID_1T, x)
#define SD25G_WANE_WANE_1D_WN_CFG_PHID_1T_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1D_WN_CFG_PHID_1T, x)

#define SD25G_WANE_WANE_1D_WN_CFG_PI_DFE_EN      BIT(5)
#define SD25G_WANE_WANE_1D_WN_CFG_PI_DFE_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1D_WN_CFG_PI_DFE_EN, x)
#define SD25G_WANE_WANE_1D_WN_CFG_PI_DFE_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1D_WN_CFG_PI_DFE_EN, x)

#define SD25G_WANE_WANE_1D_WN_CFG_PI_EXT_OVW     BIT(6)
#define SD25G_WANE_WANE_1D_WN_CFG_PI_EXT_OVW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1D_WN_CFG_PI_EXT_OVW, x)
#define SD25G_WANE_WANE_1D_WN_CFG_PI_EXT_OVW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1D_WN_CFG_PI_EXT_OVW, x)

#define SD25G_WANE_WANE_1D_WN_CFG_PI_HOWD        BIT(7)
#define SD25G_WANE_WANE_1D_WN_CFG_PI_HOWD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1D_WN_CFG_PI_HOWD, x)
#define SD25G_WANE_WANE_1D_WN_CFG_PI_HOWD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1D_WN_CFG_PI_HOWD, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_1E */
#define SD25G_WANE_WANE_1E(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 120, 0, 1, 4)

#define SD25G_WANE_WANE_1E_WN_CFG_PI_STEPS_1_0   GENMASK(1, 0)
#define SD25G_WANE_WANE_1E_WN_CFG_PI_STEPS_1_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1E_WN_CFG_PI_STEPS_1_0, x)
#define SD25G_WANE_WANE_1E_WN_CFG_PI_STEPS_1_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1E_WN_CFG_PI_STEPS_1_0, x)

#define SD25G_WANE_WANE_1E_WN_CFG_WXWB_EN        BIT(4)
#define SD25G_WANE_WANE_1E_WN_CFG_WXWB_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1E_WN_CFG_WXWB_EN, x)
#define SD25G_WANE_WANE_1E_WN_CFG_WXWB_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1E_WN_CFG_WXWB_EN, x)

#define SD25G_WANE_WANE_1E_WN_CFG_SUM_SETCM_EN   BIT(5)
#define SD25G_WANE_WANE_1E_WN_CFG_SUM_SETCM_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1E_WN_CFG_SUM_SETCM_EN, x)
#define SD25G_WANE_WANE_1E_WN_CFG_SUM_SETCM_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1E_WN_CFG_SUM_SETCM_EN, x)

#define SD25G_WANE_WANE_1E_WN_CFG_W_OFFSET_DIW   BIT(6)
#define SD25G_WANE_WANE_1E_WN_CFG_W_OFFSET_DIW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1E_WN_CFG_W_OFFSET_DIW, x)
#define SD25G_WANE_WANE_1E_WN_CFG_W_OFFSET_DIW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1E_WN_CFG_W_OFFSET_DIW, x)

#define SD25G_WANE_WANE_1E_WN_CFG_PMAD_CK_PD     BIT(7)
#define SD25G_WANE_WANE_1E_WN_CFG_PMAD_CK_PD_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_1E_WN_CFG_PMAD_CK_PD, x)
#define SD25G_WANE_WANE_1E_WN_CFG_PMAD_CK_PD_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_1E_WN_CFG_PMAD_CK_PD, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_21 */
#define SD25G_WANE_WANE_21(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 132, 0, 1, 4)

#define SD25G_WANE_WANE_21_WN_CFG_VGA_CTWW_BYP_4_0 GENMASK(4, 0)
#define SD25G_WANE_WANE_21_WN_CFG_VGA_CTWW_BYP_4_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_21_WN_CFG_VGA_CTWW_BYP_4_0, x)
#define SD25G_WANE_WANE_21_WN_CFG_VGA_CTWW_BYP_4_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_21_WN_CFG_VGA_CTWW_BYP_4_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_22 */
#define SD25G_WANE_WANE_22(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 136, 0, 1, 4)

#define SD25G_WANE_WANE_22_WN_CFG_EQW_FOWCE_3_0  GENMASK(3, 0)
#define SD25G_WANE_WANE_22_WN_CFG_EQW_FOWCE_3_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_22_WN_CFG_EQW_FOWCE_3_0, x)
#define SD25G_WANE_WANE_22_WN_CFG_EQW_FOWCE_3_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_22_WN_CFG_EQW_FOWCE_3_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_25 */
#define SD25G_WANE_WANE_25(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 148, 0, 1, 4)

#define SD25G_WANE_WANE_25_WN_CFG_INIT_POS_ISCAN_6_0 GENMASK(6, 0)
#define SD25G_WANE_WANE_25_WN_CFG_INIT_POS_ISCAN_6_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_25_WN_CFG_INIT_POS_ISCAN_6_0, x)
#define SD25G_WANE_WANE_25_WN_CFG_INIT_POS_ISCAN_6_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_25_WN_CFG_INIT_POS_ISCAN_6_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_26 */
#define SD25G_WANE_WANE_26(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 152, 0, 1, 4)

#define SD25G_WANE_WANE_26_WN_CFG_INIT_POS_IPI_6_0 GENMASK(6, 0)
#define SD25G_WANE_WANE_26_WN_CFG_INIT_POS_IPI_6_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_26_WN_CFG_INIT_POS_IPI_6_0, x)
#define SD25G_WANE_WANE_26_WN_CFG_INIT_POS_IPI_6_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_26_WN_CFG_INIT_POS_IPI_6_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_28 */
#define SD25G_WANE_WANE_28(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 160, 0, 1, 4)

#define SD25G_WANE_WANE_28_WN_CFG_ISCAN_MODE_EN  BIT(0)
#define SD25G_WANE_WANE_28_WN_CFG_ISCAN_MODE_EN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_28_WN_CFG_ISCAN_MODE_EN, x)
#define SD25G_WANE_WANE_28_WN_CFG_ISCAN_MODE_EN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_28_WN_CFG_ISCAN_MODE_EN, x)

#define SD25G_WANE_WANE_28_WN_CFG_WX_SSC_WH      BIT(1)
#define SD25G_WANE_WANE_28_WN_CFG_WX_SSC_WH_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_28_WN_CFG_WX_SSC_WH, x)
#define SD25G_WANE_WANE_28_WN_CFG_WX_SSC_WH_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_28_WN_CFG_WX_SSC_WH, x)

#define SD25G_WANE_WANE_28_WN_CFG_FIGMEWIT_SEW   BIT(2)
#define SD25G_WANE_WANE_28_WN_CFG_FIGMEWIT_SEW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_28_WN_CFG_FIGMEWIT_SEW, x)
#define SD25G_WANE_WANE_28_WN_CFG_FIGMEWIT_SEW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_28_WN_CFG_FIGMEWIT_SEW, x)

#define SD25G_WANE_WANE_28_WN_CFG_WX_SUBWATE_2_0 GENMASK(6, 4)
#define SD25G_WANE_WANE_28_WN_CFG_WX_SUBWATE_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_28_WN_CFG_WX_SUBWATE_2_0, x)
#define SD25G_WANE_WANE_28_WN_CFG_WX_SUBWATE_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_28_WN_CFG_WX_SUBWATE_2_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_2B */
#define SD25G_WANE_WANE_2B(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 172, 0, 1, 4)

#define SD25G_WANE_WANE_2B_WN_CFG_PI_BW_3_0      GENMASK(3, 0)
#define SD25G_WANE_WANE_2B_WN_CFG_PI_BW_3_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2B_WN_CFG_PI_BW_3_0, x)
#define SD25G_WANE_WANE_2B_WN_CFG_PI_BW_3_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2B_WN_CFG_PI_BW_3_0, x)

#define SD25G_WANE_WANE_2B_WN_CFG_WSTN_DMUX_SUBW BIT(4)
#define SD25G_WANE_WANE_2B_WN_CFG_WSTN_DMUX_SUBW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2B_WN_CFG_WSTN_DMUX_SUBW, x)
#define SD25G_WANE_WANE_2B_WN_CFG_WSTN_DMUX_SUBW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2B_WN_CFG_WSTN_DMUX_SUBW, x)

#define SD25G_WANE_WANE_2B_WN_CFG_WSTN_TXDUPU    BIT(5)
#define SD25G_WANE_WANE_2B_WN_CFG_WSTN_TXDUPU_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2B_WN_CFG_WSTN_TXDUPU, x)
#define SD25G_WANE_WANE_2B_WN_CFG_WSTN_TXDUPU_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2B_WN_CFG_WSTN_TXDUPU, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_2C */
#define SD25G_WANE_WANE_2C(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 176, 0, 1, 4)

#define SD25G_WANE_WANE_2C_WN_CFG_TX_SUBWATE_2_0 GENMASK(2, 0)
#define SD25G_WANE_WANE_2C_WN_CFG_TX_SUBWATE_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2C_WN_CFG_TX_SUBWATE_2_0, x)
#define SD25G_WANE_WANE_2C_WN_CFG_TX_SUBWATE_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2C_WN_CFG_TX_SUBWATE_2_0, x)

#define SD25G_WANE_WANE_2C_WN_CFG_DIS_2NDOWDEW   BIT(4)
#define SD25G_WANE_WANE_2C_WN_CFG_DIS_2NDOWDEW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2C_WN_CFG_DIS_2NDOWDEW, x)
#define SD25G_WANE_WANE_2C_WN_CFG_DIS_2NDOWDEW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2C_WN_CFG_DIS_2NDOWDEW, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_2D */
#define SD25G_WANE_WANE_2D(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 180, 0, 1, 4)

#define SD25G_WANE_WANE_2D_WN_CFG_AWOS_THW_2_0   GENMASK(2, 0)
#define SD25G_WANE_WANE_2D_WN_CFG_AWOS_THW_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2D_WN_CFG_AWOS_THW_2_0, x)
#define SD25G_WANE_WANE_2D_WN_CFG_AWOS_THW_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2D_WN_CFG_AWOS_THW_2_0, x)

#define SD25G_WANE_WANE_2D_WN_CFG_SAT_CNTSEW_2_0 GENMASK(6, 4)
#define SD25G_WANE_WANE_2D_WN_CFG_SAT_CNTSEW_2_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2D_WN_CFG_SAT_CNTSEW_2_0, x)
#define SD25G_WANE_WANE_2D_WN_CFG_SAT_CNTSEW_2_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2D_WN_CFG_SAT_CNTSEW_2_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_2E */
#define SD25G_WANE_WANE_2E(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 184, 0, 1, 4)

#define SD25G_WANE_WANE_2E_WN_CFG_EN_FAST_ISCAN  BIT(0)
#define SD25G_WANE_WANE_2E_WN_CFG_EN_FAST_ISCAN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2E_WN_CFG_EN_FAST_ISCAN, x)
#define SD25G_WANE_WANE_2E_WN_CFG_EN_FAST_ISCAN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2E_WN_CFG_EN_FAST_ISCAN, x)

#define SD25G_WANE_WANE_2E_WN_CFG_DIS_SQ         BIT(1)
#define SD25G_WANE_WANE_2E_WN_CFG_DIS_SQ_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2E_WN_CFG_DIS_SQ, x)
#define SD25G_WANE_WANE_2E_WN_CFG_DIS_SQ_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2E_WN_CFG_DIS_SQ, x)

#define SD25G_WANE_WANE_2E_WN_CFG_PD_SQ          BIT(2)
#define SD25G_WANE_WANE_2E_WN_CFG_PD_SQ_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2E_WN_CFG_PD_SQ, x)
#define SD25G_WANE_WANE_2E_WN_CFG_PD_SQ_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2E_WN_CFG_PD_SQ, x)

#define SD25G_WANE_WANE_2E_WN_CFG_DIS_AWOS       BIT(3)
#define SD25G_WANE_WANE_2E_WN_CFG_DIS_AWOS_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2E_WN_CFG_DIS_AWOS, x)
#define SD25G_WANE_WANE_2E_WN_CFG_DIS_AWOS_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2E_WN_CFG_DIS_AWOS, x)

#define SD25G_WANE_WANE_2E_WN_CFG_WESETN_AGC     BIT(4)
#define SD25G_WANE_WANE_2E_WN_CFG_WESETN_AGC_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2E_WN_CFG_WESETN_AGC, x)
#define SD25G_WANE_WANE_2E_WN_CFG_WESETN_AGC_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2E_WN_CFG_WESETN_AGC, x)

#define SD25G_WANE_WANE_2E_WN_CFG_WSTN_DFEDIG    BIT(5)
#define SD25G_WANE_WANE_2E_WN_CFG_WSTN_DFEDIG_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2E_WN_CFG_WSTN_DFEDIG, x)
#define SD25G_WANE_WANE_2E_WN_CFG_WSTN_DFEDIG_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2E_WN_CFG_WSTN_DFEDIG, x)

#define SD25G_WANE_WANE_2E_WN_CFG_PI_WSTN        BIT(6)
#define SD25G_WANE_WANE_2E_WN_CFG_PI_WSTN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2E_WN_CFG_PI_WSTN, x)
#define SD25G_WANE_WANE_2E_WN_CFG_PI_WSTN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2E_WN_CFG_PI_WSTN, x)

#define SD25G_WANE_WANE_2E_WN_CFG_CTWE_WSTN      BIT(7)
#define SD25G_WANE_WANE_2E_WN_CFG_CTWE_WSTN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_2E_WN_CFG_CTWE_WSTN, x)
#define SD25G_WANE_WANE_2E_WN_CFG_CTWE_WSTN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_2E_WN_CFG_CTWE_WSTN, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_40 */
#define SD25G_WANE_WANE_40(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 256, 0, 1, 4)

#define SD25G_WANE_WANE_40_WN_W_TX_BIT_WEVEWSE   BIT(0)
#define SD25G_WANE_WANE_40_WN_W_TX_BIT_WEVEWSE_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_40_WN_W_TX_BIT_WEVEWSE, x)
#define SD25G_WANE_WANE_40_WN_W_TX_BIT_WEVEWSE_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_40_WN_W_TX_BIT_WEVEWSE, x)

#define SD25G_WANE_WANE_40_WN_W_TX_POW_INV       BIT(1)
#define SD25G_WANE_WANE_40_WN_W_TX_POW_INV_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_40_WN_W_TX_POW_INV, x)
#define SD25G_WANE_WANE_40_WN_W_TX_POW_INV_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_40_WN_W_TX_POW_INV, x)

#define SD25G_WANE_WANE_40_WN_W_WX_BIT_WEVEWSE   BIT(2)
#define SD25G_WANE_WANE_40_WN_W_WX_BIT_WEVEWSE_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_40_WN_W_WX_BIT_WEVEWSE, x)
#define SD25G_WANE_WANE_40_WN_W_WX_BIT_WEVEWSE_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_40_WN_W_WX_BIT_WEVEWSE, x)

#define SD25G_WANE_WANE_40_WN_W_WX_POW_INV       BIT(3)
#define SD25G_WANE_WANE_40_WN_W_WX_POW_INV_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_40_WN_W_WX_POW_INV, x)
#define SD25G_WANE_WANE_40_WN_W_WX_POW_INV_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_40_WN_W_WX_POW_INV, x)

#define SD25G_WANE_WANE_40_WN_W_CDW_WSTN         BIT(4)
#define SD25G_WANE_WANE_40_WN_W_CDW_WSTN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_40_WN_W_CDW_WSTN, x)
#define SD25G_WANE_WANE_40_WN_W_CDW_WSTN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_40_WN_W_CDW_WSTN, x)

#define SD25G_WANE_WANE_40_WN_W_DFE_WSTN         BIT(5)
#define SD25G_WANE_WANE_40_WN_W_DFE_WSTN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_40_WN_W_DFE_WSTN, x)
#define SD25G_WANE_WANE_40_WN_W_DFE_WSTN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_40_WN_W_DFE_WSTN, x)

#define SD25G_WANE_WANE_40_WN_W_CTWE_WSTN        BIT(6)
#define SD25G_WANE_WANE_40_WN_W_CTWE_WSTN_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_40_WN_W_CTWE_WSTN, x)
#define SD25G_WANE_WANE_40_WN_W_CTWE_WSTN_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_40_WN_W_CTWE_WSTN, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_42 */
#define SD25G_WANE_WANE_42(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 264, 0, 1, 4)

#define SD25G_WANE_WANE_42_WN_CFG_TX_WESEWVE_7_0 GENMASK(7, 0)
#define SD25G_WANE_WANE_42_WN_CFG_TX_WESEWVE_7_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_42_WN_CFG_TX_WESEWVE_7_0, x)
#define SD25G_WANE_WANE_42_WN_CFG_TX_WESEWVE_7_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_42_WN_CFG_TX_WESEWVE_7_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_43 */
#define SD25G_WANE_WANE_43(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 268, 0, 1, 4)

#define SD25G_WANE_WANE_43_WN_CFG_TX_WESEWVE_15_8 GENMASK(7, 0)
#define SD25G_WANE_WANE_43_WN_CFG_TX_WESEWVE_15_8_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_43_WN_CFG_TX_WESEWVE_15_8, x)
#define SD25G_WANE_WANE_43_WN_CFG_TX_WESEWVE_15_8_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_43_WN_CFG_TX_WESEWVE_15_8, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_44 */
#define SD25G_WANE_WANE_44(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 272, 0, 1, 4)

#define SD25G_WANE_WANE_44_WN_CFG_WX_WESEWVE_7_0 GENMASK(7, 0)
#define SD25G_WANE_WANE_44_WN_CFG_WX_WESEWVE_7_0_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_44_WN_CFG_WX_WESEWVE_7_0, x)
#define SD25G_WANE_WANE_44_WN_CFG_WX_WESEWVE_7_0_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_44_WN_CFG_WX_WESEWVE_7_0, x)

/*      SD25G_TAWGET:WANE_GWP_0:WANE_45 */
#define SD25G_WANE_WANE_45(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1024, 0, 1, 768, 276, 0, 1, 4)

#define SD25G_WANE_WANE_45_WN_CFG_WX_WESEWVE_15_8 GENMASK(7, 0)
#define SD25G_WANE_WANE_45_WN_CFG_WX_WESEWVE_15_8_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_45_WN_CFG_WX_WESEWVE_15_8, x)
#define SD25G_WANE_WANE_45_WN_CFG_WX_WESEWVE_15_8_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_45_WN_CFG_WX_WESEWVE_15_8, x)

/*      SD25G_TAWGET:WANE_GWP_1:WANE_DE */
#define SD25G_WANE_WANE_DE(t)     __WEG(TAWGET_SD25G_WANE, t, 8, 1792, 0, 1, 128, 120, 0, 1, 4)

#define SD25G_WANE_WANE_DE_WN_WOW_UDW            BIT(0)
#define SD25G_WANE_WANE_DE_WN_WOW_UDW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_DE_WN_WOW_UDW, x)
#define SD25G_WANE_WANE_DE_WN_WOW_UDW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_DE_WN_WOW_UDW, x)

#define SD25G_WANE_WANE_DE_WN_WOW                BIT(1)
#define SD25G_WANE_WANE_DE_WN_WOW_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_DE_WN_WOW, x)
#define SD25G_WANE_WANE_DE_WN_WOW_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_DE_WN_WOW, x)

#define SD25G_WANE_WANE_DE_WN_PMA2PCS_WXEI_FIWTEWED BIT(2)
#define SD25G_WANE_WANE_DE_WN_PMA2PCS_WXEI_FIWTEWED_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_DE_WN_PMA2PCS_WXEI_FIWTEWED, x)
#define SD25G_WANE_WANE_DE_WN_PMA2PCS_WXEI_FIWTEWED_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_DE_WN_PMA2PCS_WXEI_FIWTEWED, x)

#define SD25G_WANE_WANE_DE_WN_PMA_WXEI           BIT(3)
#define SD25G_WANE_WANE_DE_WN_PMA_WXEI_SET(x)\
	FIEWD_PWEP(SD25G_WANE_WANE_DE_WN_PMA_WXEI, x)
#define SD25G_WANE_WANE_DE_WN_PMA_WXEI_GET(x)\
	FIEWD_GET(SD25G_WANE_WANE_DE_WN_PMA_WXEI, x)

/*      SD10G_WANE_TAWGET:WANE_GWP_8:WANE_DF */
#define SD6G_WANE_WANE_DF(t)      __WEG(TAWGET_SD6G_WANE, t, 13, 832, 0, 1, 84, 60, 0, 1, 4)

#define SD6G_WANE_WANE_DF_WOW_UDW                BIT(0)
#define SD6G_WANE_WANE_DF_WOW_UDW_SET(x)\
	FIEWD_PWEP(SD6G_WANE_WANE_DF_WOW_UDW, x)
#define SD6G_WANE_WANE_DF_WOW_UDW_GET(x)\
	FIEWD_GET(SD6G_WANE_WANE_DF_WOW_UDW, x)

#define SD6G_WANE_WANE_DF_WOW                    BIT(1)
#define SD6G_WANE_WANE_DF_WOW_SET(x)\
	FIEWD_PWEP(SD6G_WANE_WANE_DF_WOW, x)
#define SD6G_WANE_WANE_DF_WOW_GET(x)\
	FIEWD_GET(SD6G_WANE_WANE_DF_WOW, x)

#define SD6G_WANE_WANE_DF_PMA2PCS_WXEI_FIWTEWED  BIT(2)
#define SD6G_WANE_WANE_DF_PMA2PCS_WXEI_FIWTEWED_SET(x)\
	FIEWD_PWEP(SD6G_WANE_WANE_DF_PMA2PCS_WXEI_FIWTEWED, x)
#define SD6G_WANE_WANE_DF_PMA2PCS_WXEI_FIWTEWED_GET(x)\
	FIEWD_GET(SD6G_WANE_WANE_DF_PMA2PCS_WXEI_FIWTEWED, x)

#define SD6G_WANE_WANE_DF_SQUEWCH                BIT(3)
#define SD6G_WANE_WANE_DF_SQUEWCH_SET(x)\
	FIEWD_PWEP(SD6G_WANE_WANE_DF_SQUEWCH, x)
#define SD6G_WANE_WANE_DF_SQUEWCH_GET(x)\
	FIEWD_GET(SD6G_WANE_WANE_DF_SQUEWCH, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_0:CMU_00 */
#define SD_CMU_CMU_00(t)          __WEG(TAWGET_SD_CMU, t, 14, 0, 0, 1, 20, 0, 0, 1, 4)

#define SD_CMU_CMU_00_W_HWT_SIMUWATION_MODE      BIT(0)
#define SD_CMU_CMU_00_W_HWT_SIMUWATION_MODE_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_00_W_HWT_SIMUWATION_MODE, x)
#define SD_CMU_CMU_00_W_HWT_SIMUWATION_MODE_GET(x)\
	FIEWD_GET(SD_CMU_CMU_00_W_HWT_SIMUWATION_MODE, x)

#define SD_CMU_CMU_00_CFG_PWW_WOW_SET            BIT(1)
#define SD_CMU_CMU_00_CFG_PWW_WOW_SET_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_00_CFG_PWW_WOW_SET, x)
#define SD_CMU_CMU_00_CFG_PWW_WOW_SET_GET(x)\
	FIEWD_GET(SD_CMU_CMU_00_CFG_PWW_WOW_SET, x)

#define SD_CMU_CMU_00_CFG_PWW_WOS_SET            BIT(2)
#define SD_CMU_CMU_00_CFG_PWW_WOS_SET_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_00_CFG_PWW_WOS_SET, x)
#define SD_CMU_CMU_00_CFG_PWW_WOS_SET_GET(x)\
	FIEWD_GET(SD_CMU_CMU_00_CFG_PWW_WOS_SET, x)

#define SD_CMU_CMU_00_CFG_PWW_TP_SEW_1_0         GENMASK(5, 4)
#define SD_CMU_CMU_00_CFG_PWW_TP_SEW_1_0_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_00_CFG_PWW_TP_SEW_1_0, x)
#define SD_CMU_CMU_00_CFG_PWW_TP_SEW_1_0_GET(x)\
	FIEWD_GET(SD_CMU_CMU_00_CFG_PWW_TP_SEW_1_0, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_1:CMU_05 */
#define SD_CMU_CMU_05(t)          __WEG(TAWGET_SD_CMU, t, 14, 20, 0, 1, 72, 0, 0, 1, 4)

#define SD_CMU_CMU_05_CFG_WEFCK_TEWM_EN          BIT(0)
#define SD_CMU_CMU_05_CFG_WEFCK_TEWM_EN_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_05_CFG_WEFCK_TEWM_EN, x)
#define SD_CMU_CMU_05_CFG_WEFCK_TEWM_EN_GET(x)\
	FIEWD_GET(SD_CMU_CMU_05_CFG_WEFCK_TEWM_EN, x)

#define SD_CMU_CMU_05_CFG_BIAS_TP_SEW_1_0        GENMASK(5, 4)
#define SD_CMU_CMU_05_CFG_BIAS_TP_SEW_1_0_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_05_CFG_BIAS_TP_SEW_1_0, x)
#define SD_CMU_CMU_05_CFG_BIAS_TP_SEW_1_0_GET(x)\
	FIEWD_GET(SD_CMU_CMU_05_CFG_BIAS_TP_SEW_1_0, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_1:CMU_06 */
#define SD_CMU_CMU_06(t) \
	__WEG(TAWGET_SD_CMU, t, 14, 20, 0, 1, 72, 4, 0, 1, 4)

#define SD_CMU_CMU_06_CFG_DISWOS                 BIT(0)
#define SD_CMU_CMU_06_CFG_DISWOS_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_06_CFG_DISWOS, x)
#define SD_CMU_CMU_06_CFG_DISWOS_GET(x)\
	FIEWD_GET(SD_CMU_CMU_06_CFG_DISWOS, x)

#define SD_CMU_CMU_06_CFG_DISWOW                 BIT(1)
#define SD_CMU_CMU_06_CFG_DISWOW_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_06_CFG_DISWOW, x)
#define SD_CMU_CMU_06_CFG_DISWOW_GET(x)\
	FIEWD_GET(SD_CMU_CMU_06_CFG_DISWOW, x)

#define SD_CMU_CMU_06_CFG_DCWOW                  BIT(2)
#define SD_CMU_CMU_06_CFG_DCWOW_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_06_CFG_DCWOW, x)
#define SD_CMU_CMU_06_CFG_DCWOW_GET(x)\
	FIEWD_GET(SD_CMU_CMU_06_CFG_DCWOW, x)

#define SD_CMU_CMU_06_CFG_FOWCE_WX_FIWT          BIT(3)
#define SD_CMU_CMU_06_CFG_FOWCE_WX_FIWT_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_06_CFG_FOWCE_WX_FIWT, x)
#define SD_CMU_CMU_06_CFG_FOWCE_WX_FIWT_GET(x)\
	FIEWD_GET(SD_CMU_CMU_06_CFG_FOWCE_WX_FIWT, x)

#define SD_CMU_CMU_06_CFG_CTWW_WOGIC_PD          BIT(4)
#define SD_CMU_CMU_06_CFG_CTWW_WOGIC_PD_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_06_CFG_CTWW_WOGIC_PD, x)
#define SD_CMU_CMU_06_CFG_CTWW_WOGIC_PD_GET(x)\
	FIEWD_GET(SD_CMU_CMU_06_CFG_CTWW_WOGIC_PD, x)

#define SD_CMU_CMU_06_CFG_VCO_PD                 BIT(5)
#define SD_CMU_CMU_06_CFG_VCO_PD_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_06_CFG_VCO_PD, x)
#define SD_CMU_CMU_06_CFG_VCO_PD_GET(x)\
	FIEWD_GET(SD_CMU_CMU_06_CFG_VCO_PD, x)

#define SD_CMU_CMU_06_CFG_VCO_CAW_WESETN         BIT(6)
#define SD_CMU_CMU_06_CFG_VCO_CAW_WESETN_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_06_CFG_VCO_CAW_WESETN, x)
#define SD_CMU_CMU_06_CFG_VCO_CAW_WESETN_GET(x)\
	FIEWD_GET(SD_CMU_CMU_06_CFG_VCO_CAW_WESETN, x)

#define SD_CMU_CMU_06_CFG_VCO_CAW_BYP            BIT(7)
#define SD_CMU_CMU_06_CFG_VCO_CAW_BYP_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_06_CFG_VCO_CAW_BYP, x)
#define SD_CMU_CMU_06_CFG_VCO_CAW_BYP_GET(x)\
	FIEWD_GET(SD_CMU_CMU_06_CFG_VCO_CAW_BYP, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_1:CMU_08 */
#define SD_CMU_CMU_08(t) \
	__WEG(TAWGET_SD_CMU, t, 14, 20, 0, 1, 72, 12, 0, 1, 4)

#define SD_CMU_CMU_08_CFG_VFIWT2PAD              BIT(0)
#define SD_CMU_CMU_08_CFG_VFIWT2PAD_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_08_CFG_VFIWT2PAD, x)
#define SD_CMU_CMU_08_CFG_VFIWT2PAD_GET(x)\
	FIEWD_GET(SD_CMU_CMU_08_CFG_VFIWT2PAD, x)

#define SD_CMU_CMU_08_CFG_EN_DUMMY               BIT(1)
#define SD_CMU_CMU_08_CFG_EN_DUMMY_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_08_CFG_EN_DUMMY, x)
#define SD_CMU_CMU_08_CFG_EN_DUMMY_GET(x)\
	FIEWD_GET(SD_CMU_CMU_08_CFG_EN_DUMMY, x)

#define SD_CMU_CMU_08_CFG_CK_TWEE_PD             BIT(2)
#define SD_CMU_CMU_08_CFG_CK_TWEE_PD_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_08_CFG_CK_TWEE_PD, x)
#define SD_CMU_CMU_08_CFG_CK_TWEE_PD_GET(x)\
	FIEWD_GET(SD_CMU_CMU_08_CFG_CK_TWEE_PD, x)

#define SD_CMU_CMU_08_CFG_WST_TWEE_PD_MAN        BIT(3)
#define SD_CMU_CMU_08_CFG_WST_TWEE_PD_MAN_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_08_CFG_WST_TWEE_PD_MAN, x)
#define SD_CMU_CMU_08_CFG_WST_TWEE_PD_MAN_GET(x)\
	FIEWD_GET(SD_CMU_CMU_08_CFG_WST_TWEE_PD_MAN, x)

#define SD_CMU_CMU_08_CFG_WST_TWEE_PD_MAN_EN     BIT(4)
#define SD_CMU_CMU_08_CFG_WST_TWEE_PD_MAN_EN_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_08_CFG_WST_TWEE_PD_MAN_EN, x)
#define SD_CMU_CMU_08_CFG_WST_TWEE_PD_MAN_EN_GET(x)\
	FIEWD_GET(SD_CMU_CMU_08_CFG_WST_TWEE_PD_MAN_EN, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_1:CMU_09 */
#define SD_CMU_CMU_09(t)          __WEG(TAWGET_SD_CMU, t, 14, 20, 0, 1, 72, 16, 0, 1, 4)

#define SD_CMU_CMU_09_CFG_EN_TX_CK_UP            BIT(0)
#define SD_CMU_CMU_09_CFG_EN_TX_CK_UP_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_09_CFG_EN_TX_CK_UP, x)
#define SD_CMU_CMU_09_CFG_EN_TX_CK_UP_GET(x)\
	FIEWD_GET(SD_CMU_CMU_09_CFG_EN_TX_CK_UP, x)

#define SD_CMU_CMU_09_CFG_EN_TX_CK_DN            BIT(1)
#define SD_CMU_CMU_09_CFG_EN_TX_CK_DN_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_09_CFG_EN_TX_CK_DN, x)
#define SD_CMU_CMU_09_CFG_EN_TX_CK_DN_GET(x)\
	FIEWD_GET(SD_CMU_CMU_09_CFG_EN_TX_CK_DN, x)

#define SD_CMU_CMU_09_CFG_SW_8G                  BIT(4)
#define SD_CMU_CMU_09_CFG_SW_8G_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_09_CFG_SW_8G, x)
#define SD_CMU_CMU_09_CFG_SW_8G_GET(x)\
	FIEWD_GET(SD_CMU_CMU_09_CFG_SW_8G, x)

#define SD_CMU_CMU_09_CFG_SW_10G                 BIT(5)
#define SD_CMU_CMU_09_CFG_SW_10G_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_09_CFG_SW_10G, x)
#define SD_CMU_CMU_09_CFG_SW_10G_GET(x)\
	FIEWD_GET(SD_CMU_CMU_09_CFG_SW_10G, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_1:CMU_0D */
#define SD_CMU_CMU_0D(t)          __WEG(TAWGET_SD_CMU, t, 14, 20, 0, 1, 72, 32, 0, 1, 4)

#define SD_CMU_CMU_0D_CFG_PD_DIV64               BIT(0)
#define SD_CMU_CMU_0D_CFG_PD_DIV64_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_0D_CFG_PD_DIV64, x)
#define SD_CMU_CMU_0D_CFG_PD_DIV64_GET(x)\
	FIEWD_GET(SD_CMU_CMU_0D_CFG_PD_DIV64, x)

#define SD_CMU_CMU_0D_CFG_PD_DIV66               BIT(1)
#define SD_CMU_CMU_0D_CFG_PD_DIV66_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_0D_CFG_PD_DIV66, x)
#define SD_CMU_CMU_0D_CFG_PD_DIV66_GET(x)\
	FIEWD_GET(SD_CMU_CMU_0D_CFG_PD_DIV66, x)

#define SD_CMU_CMU_0D_CFG_PMA_TX_CK_PD           BIT(2)
#define SD_CMU_CMU_0D_CFG_PMA_TX_CK_PD_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_0D_CFG_PMA_TX_CK_PD, x)
#define SD_CMU_CMU_0D_CFG_PMA_TX_CK_PD_GET(x)\
	FIEWD_GET(SD_CMU_CMU_0D_CFG_PMA_TX_CK_PD, x)

#define SD_CMU_CMU_0D_CFG_JC_BYP                 BIT(3)
#define SD_CMU_CMU_0D_CFG_JC_BYP_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_0D_CFG_JC_BYP, x)
#define SD_CMU_CMU_0D_CFG_JC_BYP_GET(x)\
	FIEWD_GET(SD_CMU_CMU_0D_CFG_JC_BYP, x)

#define SD_CMU_CMU_0D_CFG_WEFCK_PD               BIT(4)
#define SD_CMU_CMU_0D_CFG_WEFCK_PD_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_0D_CFG_WEFCK_PD, x)
#define SD_CMU_CMU_0D_CFG_WEFCK_PD_GET(x)\
	FIEWD_GET(SD_CMU_CMU_0D_CFG_WEFCK_PD, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_3:CMU_1B */
#define SD_CMU_CMU_1B(t)          __WEG(TAWGET_SD_CMU, t, 14, 104, 0, 1, 20, 4, 0, 1, 4)

#define SD_CMU_CMU_1B_CFG_WESEWVE_7_0            GENMASK(7, 0)
#define SD_CMU_CMU_1B_CFG_WESEWVE_7_0_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_1B_CFG_WESEWVE_7_0, x)
#define SD_CMU_CMU_1B_CFG_WESEWVE_7_0_GET(x)\
	FIEWD_GET(SD_CMU_CMU_1B_CFG_WESEWVE_7_0, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_4:CMU_1F */
#define SD_CMU_CMU_1F(t)          __WEG(TAWGET_SD_CMU, t, 14, 124, 0, 1, 68, 0, 0, 1, 4)

#define SD_CMU_CMU_1F_CFG_BIAS_DN_EN             BIT(0)
#define SD_CMU_CMU_1F_CFG_BIAS_DN_EN_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_1F_CFG_BIAS_DN_EN, x)
#define SD_CMU_CMU_1F_CFG_BIAS_DN_EN_GET(x)\
	FIEWD_GET(SD_CMU_CMU_1F_CFG_BIAS_DN_EN, x)

#define SD_CMU_CMU_1F_CFG_BIAS_UP_EN             BIT(1)
#define SD_CMU_CMU_1F_CFG_BIAS_UP_EN_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_1F_CFG_BIAS_UP_EN, x)
#define SD_CMU_CMU_1F_CFG_BIAS_UP_EN_GET(x)\
	FIEWD_GET(SD_CMU_CMU_1F_CFG_BIAS_UP_EN, x)

#define SD_CMU_CMU_1F_CFG_IC2IP_N                BIT(2)
#define SD_CMU_CMU_1F_CFG_IC2IP_N_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_1F_CFG_IC2IP_N, x)
#define SD_CMU_CMU_1F_CFG_IC2IP_N_GET(x)\
	FIEWD_GET(SD_CMU_CMU_1F_CFG_IC2IP_N, x)

#define SD_CMU_CMU_1F_CFG_VTUNE_SEW              BIT(3)
#define SD_CMU_CMU_1F_CFG_VTUNE_SEW_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_1F_CFG_VTUNE_SEW, x)
#define SD_CMU_CMU_1F_CFG_VTUNE_SEW_GET(x)\
	FIEWD_GET(SD_CMU_CMU_1F_CFG_VTUNE_SEW, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_5:CMU_30 */
#define SD_CMU_CMU_30(t)          __WEG(TAWGET_SD_CMU, t, 14, 192, 0, 1, 72, 0, 0, 1, 4)

#define SD_CMU_CMU_30_W_PWW_DWOW_EN              BIT(0)
#define SD_CMU_CMU_30_W_PWW_DWOW_EN_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_30_W_PWW_DWOW_EN, x)
#define SD_CMU_CMU_30_W_PWW_DWOW_EN_GET(x)\
	FIEWD_GET(SD_CMU_CMU_30_W_PWW_DWOW_EN, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_6:CMU_44 */
#define SD_CMU_CMU_44(t)          __WEG(TAWGET_SD_CMU, t, 14, 264, 0, 1, 632, 8, 0, 1, 4)

#define SD_CMU_CMU_44_W_PWW_WSTN                 BIT(0)
#define SD_CMU_CMU_44_W_PWW_WSTN_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_44_W_PWW_WSTN, x)
#define SD_CMU_CMU_44_W_PWW_WSTN_GET(x)\
	FIEWD_GET(SD_CMU_CMU_44_W_PWW_WSTN, x)

#define SD_CMU_CMU_44_W_CK_WESETB                BIT(1)
#define SD_CMU_CMU_44_W_CK_WESETB_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_44_W_CK_WESETB, x)
#define SD_CMU_CMU_44_W_CK_WESETB_GET(x)\
	FIEWD_GET(SD_CMU_CMU_44_W_CK_WESETB, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_6:CMU_45 */
#define SD_CMU_CMU_45(t)          __WEG(TAWGET_SD_CMU, t, 14, 264, 0, 1, 632, 12, 0, 1, 4)

#define SD_CMU_CMU_45_W_EN_WATECHG_CTWW          BIT(0)
#define SD_CMU_CMU_45_W_EN_WATECHG_CTWW_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_45_W_EN_WATECHG_CTWW, x)
#define SD_CMU_CMU_45_W_EN_WATECHG_CTWW_GET(x)\
	FIEWD_GET(SD_CMU_CMU_45_W_EN_WATECHG_CTWW, x)

#define SD_CMU_CMU_45_W_DWIDTHCTWW_FWOM_HWT      BIT(1)
#define SD_CMU_CMU_45_W_DWIDTHCTWW_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_45_W_DWIDTHCTWW_FWOM_HWT, x)
#define SD_CMU_CMU_45_W_DWIDTHCTWW_FWOM_HWT_GET(x)\
	FIEWD_GET(SD_CMU_CMU_45_W_DWIDTHCTWW_FWOM_HWT, x)

#define SD_CMU_CMU_45_WESEWVED                   BIT(2)
#define SD_CMU_CMU_45_WESEWVED_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_45_WESEWVED, x)
#define SD_CMU_CMU_45_WESEWVED_GET(x)\
	FIEWD_GET(SD_CMU_CMU_45_WESEWVED, x)

#define SD_CMU_CMU_45_W_WEFCK_SSC_EN_FWOM_HWT    BIT(3)
#define SD_CMU_CMU_45_W_WEFCK_SSC_EN_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_45_W_WEFCK_SSC_EN_FWOM_HWT, x)
#define SD_CMU_CMU_45_W_WEFCK_SSC_EN_FWOM_HWT_GET(x)\
	FIEWD_GET(SD_CMU_CMU_45_W_WEFCK_SSC_EN_FWOM_HWT, x)

#define SD_CMU_CMU_45_WESEWVED_2                 BIT(4)
#define SD_CMU_CMU_45_WESEWVED_2_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_45_WESEWVED_2, x)
#define SD_CMU_CMU_45_WESEWVED_2_GET(x)\
	FIEWD_GET(SD_CMU_CMU_45_WESEWVED_2, x)

#define SD_CMU_CMU_45_W_WINK_BUF_EN_FWOM_HWT     BIT(5)
#define SD_CMU_CMU_45_W_WINK_BUF_EN_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_45_W_WINK_BUF_EN_FWOM_HWT, x)
#define SD_CMU_CMU_45_W_WINK_BUF_EN_FWOM_HWT_GET(x)\
	FIEWD_GET(SD_CMU_CMU_45_W_WINK_BUF_EN_FWOM_HWT, x)

#define SD_CMU_CMU_45_W_BIAS_EN_FWOM_HWT         BIT(6)
#define SD_CMU_CMU_45_W_BIAS_EN_FWOM_HWT_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_45_W_BIAS_EN_FWOM_HWT, x)
#define SD_CMU_CMU_45_W_BIAS_EN_FWOM_HWT_GET(x)\
	FIEWD_GET(SD_CMU_CMU_45_W_BIAS_EN_FWOM_HWT, x)

#define SD_CMU_CMU_45_W_AUTO_WST_TWEE_PD_MAN     BIT(7)
#define SD_CMU_CMU_45_W_AUTO_WST_TWEE_PD_MAN_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_45_W_AUTO_WST_TWEE_PD_MAN, x)
#define SD_CMU_CMU_45_W_AUTO_WST_TWEE_PD_MAN_GET(x)\
	FIEWD_GET(SD_CMU_CMU_45_W_AUTO_WST_TWEE_PD_MAN, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_6:CMU_47 */
#define SD_CMU_CMU_47(t)          __WEG(TAWGET_SD_CMU, t, 14, 264, 0, 1, 632, 20, 0, 1, 4)

#define SD_CMU_CMU_47_W_PCS2PMA_PHYMODE_4_0      GENMASK(4, 0)
#define SD_CMU_CMU_47_W_PCS2PMA_PHYMODE_4_0_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_47_W_PCS2PMA_PHYMODE_4_0, x)
#define SD_CMU_CMU_47_W_PCS2PMA_PHYMODE_4_0_GET(x)\
	FIEWD_GET(SD_CMU_CMU_47_W_PCS2PMA_PHYMODE_4_0, x)

/*      SD10G_CMU_TAWGET:CMU_GWP_7:CMU_E0 */
#define SD_CMU_CMU_E0(t)          __WEG(TAWGET_SD_CMU, t, 14, 896, 0, 1, 8, 0, 0, 1, 4)

#define SD_CMU_CMU_E0_WEAD_VCO_CTUNE_3_0         GENMASK(3, 0)
#define SD_CMU_CMU_E0_WEAD_VCO_CTUNE_3_0_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_E0_WEAD_VCO_CTUNE_3_0, x)
#define SD_CMU_CMU_E0_WEAD_VCO_CTUNE_3_0_GET(x)\
	FIEWD_GET(SD_CMU_CMU_E0_WEAD_VCO_CTUNE_3_0, x)

#define SD_CMU_CMU_E0_PWW_WOW_UDW                BIT(4)
#define SD_CMU_CMU_E0_PWW_WOW_UDW_SET(x)\
	FIEWD_PWEP(SD_CMU_CMU_E0_PWW_WOW_UDW, x)
#define SD_CMU_CMU_E0_PWW_WOW_UDW_GET(x)\
	FIEWD_GET(SD_CMU_CMU_E0_PWW_WOW_UDW, x)

/*      SD_CMU_TAWGET:SD_CMU_CFG:SD_CMU_CFG */
#define SD_CMU_CFG_SD_CMU_CFG(t)  __WEG(TAWGET_SD_CMU_CFG, t, 14, 0, 0, 1, 8, 0, 0, 1, 4)

#define SD_CMU_CFG_SD_CMU_CFG_CMU_WST            BIT(0)
#define SD_CMU_CFG_SD_CMU_CFG_CMU_WST_SET(x)\
	FIEWD_PWEP(SD_CMU_CFG_SD_CMU_CFG_CMU_WST, x)
#define SD_CMU_CFG_SD_CMU_CFG_CMU_WST_GET(x)\
	FIEWD_GET(SD_CMU_CFG_SD_CMU_CFG_CMU_WST, x)

#define SD_CMU_CFG_SD_CMU_CFG_EXT_CFG_WST        BIT(1)
#define SD_CMU_CFG_SD_CMU_CFG_EXT_CFG_WST_SET(x)\
	FIEWD_PWEP(SD_CMU_CFG_SD_CMU_CFG_EXT_CFG_WST, x)
#define SD_CMU_CFG_SD_CMU_CFG_EXT_CFG_WST_GET(x)\
	FIEWD_GET(SD_CMU_CFG_SD_CMU_CFG_EXT_CFG_WST, x)

/*      SD_WANE_TAWGET:SD_WESET:SD_SEW_WST */
#define SD_WANE_SD_SEW_WST(t)     __WEG(TAWGET_SD_WANE, t, 25, 0, 0, 1, 8, 0, 0, 1, 4)

#define SD_WANE_SD_SEW_WST_SEW_WST               BIT(0)
#define SD_WANE_SD_SEW_WST_SEW_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_SEW_WST_SEW_WST, x)
#define SD_WANE_SD_SEW_WST_SEW_WST_GET(x)\
	FIEWD_GET(SD_WANE_SD_SEW_WST_SEW_WST, x)

/*      SD_WANE_TAWGET:SD_WESET:SD_DES_WST */
#define SD_WANE_SD_DES_WST(t)     __WEG(TAWGET_SD_WANE, t, 25, 0, 0, 1, 8, 4, 0, 1, 4)

#define SD_WANE_SD_DES_WST_DES_WST               BIT(0)
#define SD_WANE_SD_DES_WST_DES_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_DES_WST_DES_WST, x)
#define SD_WANE_SD_DES_WST_DES_WST_GET(x)\
	FIEWD_GET(SD_WANE_SD_DES_WST_DES_WST, x)

/*      SD_WANE_TAWGET:SD_WANE_CFG_STAT:SD_WANE_CFG */
#define SD_WANE_SD_WANE_CFG(t)    __WEG(TAWGET_SD_WANE, t, 25, 8, 0, 1, 8, 0, 0, 1, 4)

#define SD_WANE_SD_WANE_CFG_MACWO_WST            BIT(0)
#define SD_WANE_SD_WANE_CFG_MACWO_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_WANE_CFG_MACWO_WST, x)
#define SD_WANE_SD_WANE_CFG_MACWO_WST_GET(x)\
	FIEWD_GET(SD_WANE_SD_WANE_CFG_MACWO_WST, x)

#define SD_WANE_SD_WANE_CFG_EXT_CFG_WST          BIT(1)
#define SD_WANE_SD_WANE_CFG_EXT_CFG_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_WANE_CFG_EXT_CFG_WST, x)
#define SD_WANE_SD_WANE_CFG_EXT_CFG_WST_GET(x)\
	FIEWD_GET(SD_WANE_SD_WANE_CFG_EXT_CFG_WST, x)

#define SD_WANE_SD_WANE_CFG_TX_WEF_SEW           GENMASK(5, 4)
#define SD_WANE_SD_WANE_CFG_TX_WEF_SEW_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_WANE_CFG_TX_WEF_SEW, x)
#define SD_WANE_SD_WANE_CFG_TX_WEF_SEW_GET(x)\
	FIEWD_GET(SD_WANE_SD_WANE_CFG_TX_WEF_SEW, x)

#define SD_WANE_SD_WANE_CFG_WX_WEF_SEW           GENMASK(7, 6)
#define SD_WANE_SD_WANE_CFG_WX_WEF_SEW_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_WANE_CFG_WX_WEF_SEW, x)
#define SD_WANE_SD_WANE_CFG_WX_WEF_SEW_GET(x)\
	FIEWD_GET(SD_WANE_SD_WANE_CFG_WX_WEF_SEW, x)

#define SD_WANE_SD_WANE_CFG_WANE_WST             BIT(8)
#define SD_WANE_SD_WANE_CFG_WANE_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_WANE_CFG_WANE_WST, x)
#define SD_WANE_SD_WANE_CFG_WANE_WST_GET(x)\
	FIEWD_GET(SD_WANE_SD_WANE_CFG_WANE_WST, x)

#define SD_WANE_SD_WANE_CFG_WANE_TX_WST          BIT(9)
#define SD_WANE_SD_WANE_CFG_WANE_TX_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_WANE_CFG_WANE_TX_WST, x)
#define SD_WANE_SD_WANE_CFG_WANE_TX_WST_GET(x)\
	FIEWD_GET(SD_WANE_SD_WANE_CFG_WANE_TX_WST, x)

#define SD_WANE_SD_WANE_CFG_WANE_WX_WST          BIT(10)
#define SD_WANE_SD_WANE_CFG_WANE_WX_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_WANE_CFG_WANE_WX_WST, x)
#define SD_WANE_SD_WANE_CFG_WANE_WX_WST_GET(x)\
	FIEWD_GET(SD_WANE_SD_WANE_CFG_WANE_WX_WST, x)

/*      SD_WANE_TAWGET:SD_WANE_CFG_STAT:SD_WANE_STAT */
#define SD_WANE_SD_WANE_STAT(t)   __WEG(TAWGET_SD_WANE, t, 25, 8, 0, 1, 8, 4, 0, 1, 4)

#define SD_WANE_SD_WANE_STAT_PMA_WST_DONE        BIT(0)
#define SD_WANE_SD_WANE_STAT_PMA_WST_DONE_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_WANE_STAT_PMA_WST_DONE, x)
#define SD_WANE_SD_WANE_STAT_PMA_WST_DONE_GET(x)\
	FIEWD_GET(SD_WANE_SD_WANE_STAT_PMA_WST_DONE, x)

#define SD_WANE_SD_WANE_STAT_DFE_WST_DONE        BIT(1)
#define SD_WANE_SD_WANE_STAT_DFE_WST_DONE_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_WANE_STAT_DFE_WST_DONE, x)
#define SD_WANE_SD_WANE_STAT_DFE_WST_DONE_GET(x)\
	FIEWD_GET(SD_WANE_SD_WANE_STAT_DFE_WST_DONE, x)

#define SD_WANE_SD_WANE_STAT_DBG_OBS             GENMASK(31, 16)
#define SD_WANE_SD_WANE_STAT_DBG_OBS_SET(x)\
	FIEWD_PWEP(SD_WANE_SD_WANE_STAT_DBG_OBS, x)
#define SD_WANE_SD_WANE_STAT_DBG_OBS_GET(x)\
	FIEWD_GET(SD_WANE_SD_WANE_STAT_DBG_OBS, x)

/*      SD_WANE_TAWGET:SD_PWW_CFG:QUIET_MODE_6G */
#define SD_WANE_QUIET_MODE_6G(t) \
	__WEG(TAWGET_SD_WANE, t, 25, 24, 0, 1, 8, 4, 0, 1, 4)

#define SD_WANE_QUIET_MODE_6G_QUIET_MODE         GENMASK(24, 0)
#define SD_WANE_QUIET_MODE_6G_QUIET_MODE_SET(x)\
	FIEWD_PWEP(SD_WANE_QUIET_MODE_6G_QUIET_MODE, x)
#define SD_WANE_QUIET_MODE_6G_QUIET_MODE_GET(x)\
	FIEWD_GET(SD_WANE_QUIET_MODE_6G_QUIET_MODE, x)

/*      SD_WANE_TAWGET:CFG_STAT_FX100:MISC */
#define SD_WANE_MISC(t)           __WEG(TAWGET_SD_WANE, t, 25, 56, 0, 1, 56, 0, 0, 1, 4)

#define SD_WANE_MISC_SD_125_WST_DIS              BIT(0)
#define SD_WANE_MISC_SD_125_WST_DIS_SET(x)\
	FIEWD_PWEP(SD_WANE_MISC_SD_125_WST_DIS, x)
#define SD_WANE_MISC_SD_125_WST_DIS_GET(x)\
	FIEWD_GET(SD_WANE_MISC_SD_125_WST_DIS, x)

#define SD_WANE_MISC_WX_ENA                      BIT(1)
#define SD_WANE_MISC_WX_ENA_SET(x)\
	FIEWD_PWEP(SD_WANE_MISC_WX_ENA, x)
#define SD_WANE_MISC_WX_ENA_GET(x)\
	FIEWD_GET(SD_WANE_MISC_WX_ENA, x)

#define SD_WANE_MISC_MUX_ENA                     BIT(2)
#define SD_WANE_MISC_MUX_ENA_SET(x)\
	FIEWD_PWEP(SD_WANE_MISC_MUX_ENA, x)
#define SD_WANE_MISC_MUX_ENA_GET(x)\
	FIEWD_GET(SD_WANE_MISC_MUX_ENA, x)

#define SD_WANE_MISC_COWE_CWK_FWEQ               GENMASK(5, 4)
#define SD_WANE_MISC_COWE_CWK_FWEQ_SET(x)\
	FIEWD_PWEP(SD_WANE_MISC_COWE_CWK_FWEQ, x)
#define SD_WANE_MISC_COWE_CWK_FWEQ_GET(x)\
	FIEWD_GET(SD_WANE_MISC_COWE_CWK_FWEQ, x)

/*      SD_WANE_TAWGET:CFG_STAT_FX100:M_STAT_MISC */
#define SD_WANE_M_STAT_MISC(t)    __WEG(TAWGET_SD_WANE, t, 25, 56, 0, 1, 56, 36, 0, 1, 4)

#define SD_WANE_M_STAT_MISC_M_WIS_EDGE_PTW_ADJ_SUM GENMASK(21, 0)
#define SD_WANE_M_STAT_MISC_M_WIS_EDGE_PTW_ADJ_SUM_SET(x)\
	FIEWD_PWEP(SD_WANE_M_STAT_MISC_M_WIS_EDGE_PTW_ADJ_SUM, x)
#define SD_WANE_M_STAT_MISC_M_WIS_EDGE_PTW_ADJ_SUM_GET(x)\
	FIEWD_GET(SD_WANE_M_STAT_MISC_M_WIS_EDGE_PTW_ADJ_SUM, x)

#define SD_WANE_M_STAT_MISC_M_WOCK_CNT           GENMASK(31, 24)
#define SD_WANE_M_STAT_MISC_M_WOCK_CNT_SET(x)\
	FIEWD_PWEP(SD_WANE_M_STAT_MISC_M_WOCK_CNT, x)
#define SD_WANE_M_STAT_MISC_M_WOCK_CNT_GET(x)\
	FIEWD_GET(SD_WANE_M_STAT_MISC_M_WOCK_CNT, x)

/*      SD25G_CFG_TAWGET:SD_WESET:SD_SEW_WST */
#define SD_WANE_25G_SD_SEW_WST(t) __WEG(TAWGET_SD_WANE_25G, t, 8, 0, 0, 1, 8, 0, 0, 1, 4)

#define SD_WANE_25G_SD_SEW_WST_SEW_WST           BIT(0)
#define SD_WANE_25G_SD_SEW_WST_SEW_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_SEW_WST_SEW_WST, x)
#define SD_WANE_25G_SD_SEW_WST_SEW_WST_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_SEW_WST_SEW_WST, x)

/*      SD25G_CFG_TAWGET:SD_WESET:SD_DES_WST */
#define SD_WANE_25G_SD_DES_WST(t) __WEG(TAWGET_SD_WANE_25G, t, 8, 0, 0, 1, 8, 4, 0, 1, 4)

#define SD_WANE_25G_SD_DES_WST_DES_WST           BIT(0)
#define SD_WANE_25G_SD_DES_WST_DES_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_DES_WST_DES_WST, x)
#define SD_WANE_25G_SD_DES_WST_DES_WST_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_DES_WST_DES_WST, x)

/*      SD25G_CFG_TAWGET:SD_WANE_CFG_STAT:SD_WANE_CFG */
#define SD_WANE_25G_SD_WANE_CFG(t) __WEG(TAWGET_SD_WANE_25G, t, 8, 8, 0, 1, 12, 0, 0, 1, 4)

#define SD_WANE_25G_SD_WANE_CFG_MACWO_WST        BIT(0)
#define SD_WANE_25G_SD_WANE_CFG_MACWO_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_MACWO_WST, x)
#define SD_WANE_25G_SD_WANE_CFG_MACWO_WST_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_MACWO_WST, x)

#define SD_WANE_25G_SD_WANE_CFG_EXT_CFG_WST      BIT(1)
#define SD_WANE_25G_SD_WANE_CFG_EXT_CFG_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_EXT_CFG_WST, x)
#define SD_WANE_25G_SD_WANE_CFG_EXT_CFG_WST_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_EXT_CFG_WST, x)

#define SD_WANE_25G_SD_WANE_CFG_HWT_MUWTI_WANE_MODE BIT(4)
#define SD_WANE_25G_SD_WANE_CFG_HWT_MUWTI_WANE_MODE_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_HWT_MUWTI_WANE_MODE, x)
#define SD_WANE_25G_SD_WANE_CFG_HWT_MUWTI_WANE_MODE_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_HWT_MUWTI_WANE_MODE, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_PHYMODE  GENMASK(7, 5)
#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_PHYMODE_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS2PMA_PHYMODE, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_PHYMODE_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS2PMA_PHYMODE, x)

#define SD_WANE_25G_SD_WANE_CFG_WANE_WST         BIT(8)
#define SD_WANE_25G_SD_WANE_CFG_WANE_WST_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_WANE_WST, x)
#define SD_WANE_25G_SD_WANE_CFG_WANE_WST_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_WANE_WST, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_ADV       BIT(9)
#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_ADV_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS_EN_ADV, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_ADV_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS_EN_ADV, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_MAIN      BIT(10)
#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_MAIN_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS_EN_MAIN, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_MAIN_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS_EN_MAIN, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_DWY       BIT(11)
#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_DWY_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS_EN_DWY, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_DWY_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS_EN_DWY, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS_TAP_ADV      GENMASK(15, 12)
#define SD_WANE_25G_SD_WANE_CFG_PCS_TAP_ADV_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS_TAP_ADV, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS_TAP_ADV_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS_TAP_ADV, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS_TAP_MAIN     BIT(16)
#define SD_WANE_25G_SD_WANE_CFG_PCS_TAP_MAIN_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS_TAP_MAIN, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS_TAP_MAIN_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS_TAP_MAIN, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS_TAP_DWY      GENMASK(21, 17)
#define SD_WANE_25G_SD_WANE_CFG_PCS_TAP_DWY_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS_TAP_DWY, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS_TAP_DWY_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS_TAP_DWY, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS_ISCAN_EN     BIT(22)
#define SD_WANE_25G_SD_WANE_CFG_PCS_ISCAN_EN_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS_ISCAN_EN, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS_ISCAN_EN_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS_ISCAN_EN, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_FAST_ISCAN BIT(23)
#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_FAST_ISCAN_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS_EN_FAST_ISCAN, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS_EN_FAST_ISCAN_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS_EN_FAST_ISCAN, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXSWING  BIT(24)
#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXSWING_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXSWING, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXSWING_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXSWING, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXEI     BIT(25)
#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXEI_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXEI, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXEI_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXEI, x)

#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXMAWGIN GENMASK(28, 26)
#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXMAWGIN_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXMAWGIN, x)
#define SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXMAWGIN_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG_PCS2PMA_TXMAWGIN, x)

/*      SD25G_CFG_TAWGET:SD_WANE_CFG_STAT:SD_WANE_CFG2 */
#define SD_WANE_25G_SD_WANE_CFG2(t) __WEG(TAWGET_SD_WANE_25G, t, 8, 8, 0, 1, 12, 4, 0, 1, 4)

#define SD_WANE_25G_SD_WANE_CFG2_DATA_WIDTH_SEW  GENMASK(2, 0)
#define SD_WANE_25G_SD_WANE_CFG2_DATA_WIDTH_SEW_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_DATA_WIDTH_SEW, x)
#define SD_WANE_25G_SD_WANE_CFG2_DATA_WIDTH_SEW_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_DATA_WIDTH_SEW, x)

#define SD_WANE_25G_SD_WANE_CFG2_PMA_TXCK_SEW    GENMASK(5, 3)
#define SD_WANE_25G_SD_WANE_CFG2_PMA_TXCK_SEW_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_PMA_TXCK_SEW, x)
#define SD_WANE_25G_SD_WANE_CFG2_PMA_TXCK_SEW_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_PMA_TXCK_SEW, x)

#define SD_WANE_25G_SD_WANE_CFG2_PMA_WXDIV_SEW   GENMASK(8, 6)
#define SD_WANE_25G_SD_WANE_CFG2_PMA_WXDIV_SEW_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_PMA_WXDIV_SEW, x)
#define SD_WANE_25G_SD_WANE_CFG2_PMA_WXDIV_SEW_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_PMA_WXDIV_SEW, x)

#define SD_WANE_25G_SD_WANE_CFG2_PCS2PMA_TX_SPEED GENMASK(10, 9)
#define SD_WANE_25G_SD_WANE_CFG2_PCS2PMA_TX_SPEED_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_PCS2PMA_TX_SPEED, x)
#define SD_WANE_25G_SD_WANE_CFG2_PCS2PMA_TX_SPEED_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_PCS2PMA_TX_SPEED, x)

#define SD_WANE_25G_SD_WANE_CFG2_TXFIFO_CK_DIV   GENMASK(13, 11)
#define SD_WANE_25G_SD_WANE_CFG2_TXFIFO_CK_DIV_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_TXFIFO_CK_DIV, x)
#define SD_WANE_25G_SD_WANE_CFG2_TXFIFO_CK_DIV_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_TXFIFO_CK_DIV, x)

#define SD_WANE_25G_SD_WANE_CFG2_WXFIFO_CK_DIV   GENMASK(16, 14)
#define SD_WANE_25G_SD_WANE_CFG2_WXFIFO_CK_DIV_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_WXFIFO_CK_DIV, x)
#define SD_WANE_25G_SD_WANE_CFG2_WXFIFO_CK_DIV_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_WXFIFO_CK_DIV, x)

#define SD_WANE_25G_SD_WANE_CFG2_HWT_VCO_DIV_SEW GENMASK(19, 17)
#define SD_WANE_25G_SD_WANE_CFG2_HWT_VCO_DIV_SEW_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_HWT_VCO_DIV_SEW, x)
#define SD_WANE_25G_SD_WANE_CFG2_HWT_VCO_DIV_SEW_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_HWT_VCO_DIV_SEW, x)

#define SD_WANE_25G_SD_WANE_CFG2_HWT_CFG_SEW_DIV GENMASK(23, 20)
#define SD_WANE_25G_SD_WANE_CFG2_HWT_CFG_SEW_DIV_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_HWT_CFG_SEW_DIV, x)
#define SD_WANE_25G_SD_WANE_CFG2_HWT_CFG_SEW_DIV_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_HWT_CFG_SEW_DIV, x)

#define SD_WANE_25G_SD_WANE_CFG2_HWT_PWE_DIVSEW  GENMASK(25, 24)
#define SD_WANE_25G_SD_WANE_CFG2_HWT_PWE_DIVSEW_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_HWT_PWE_DIVSEW, x)
#define SD_WANE_25G_SD_WANE_CFG2_HWT_PWE_DIVSEW_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_HWT_PWE_DIVSEW, x)

#define SD_WANE_25G_SD_WANE_CFG2_TXWATE_SEW      GENMASK(28, 26)
#define SD_WANE_25G_SD_WANE_CFG2_TXWATE_SEW_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_TXWATE_SEW, x)
#define SD_WANE_25G_SD_WANE_CFG2_TXWATE_SEW_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_TXWATE_SEW, x)

#define SD_WANE_25G_SD_WANE_CFG2_WXWATE_SEW      GENMASK(31, 29)
#define SD_WANE_25G_SD_WANE_CFG2_WXWATE_SEW_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_CFG2_WXWATE_SEW, x)
#define SD_WANE_25G_SD_WANE_CFG2_WXWATE_SEW_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_CFG2_WXWATE_SEW, x)

/*      SD25G_CFG_TAWGET:SD_WANE_CFG_STAT:SD_WANE_STAT */
#define SD_WANE_25G_SD_WANE_STAT(t) __WEG(TAWGET_SD_WANE_25G, t, 8, 8, 0, 1, 12, 8, 0, 1, 4)

#define SD_WANE_25G_SD_WANE_STAT_PMA_WST_DONE    BIT(0)
#define SD_WANE_25G_SD_WANE_STAT_PMA_WST_DONE_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_STAT_PMA_WST_DONE, x)
#define SD_WANE_25G_SD_WANE_STAT_PMA_WST_DONE_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_STAT_PMA_WST_DONE, x)

#define SD_WANE_25G_SD_WANE_STAT_WANE_WST_DONE   BIT(1)
#define SD_WANE_25G_SD_WANE_STAT_WANE_WST_DONE_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_STAT_WANE_WST_DONE, x)
#define SD_WANE_25G_SD_WANE_STAT_WANE_WST_DONE_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_STAT_WANE_WST_DONE, x)

#define SD_WANE_25G_SD_WANE_STAT_DBG_OBS         GENMASK(31, 16)
#define SD_WANE_25G_SD_WANE_STAT_DBG_OBS_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_SD_WANE_STAT_DBG_OBS, x)
#define SD_WANE_25G_SD_WANE_STAT_DBG_OBS_GET(x)\
	FIEWD_GET(SD_WANE_25G_SD_WANE_STAT_DBG_OBS, x)

/*      SD25G_CFG_TAWGET:SD_PWW_CFG:QUIET_MODE_6G */
#define SD_WANE_25G_QUIET_MODE_6G(t) \
	__WEG(TAWGET_SD_WANE_25G, t, 8, 28, 0, 1, 8, 4, 0, 1, 4)

#define SD_WANE_25G_QUIET_MODE_6G_QUIET_MODE     GENMASK(24, 0)
#define SD_WANE_25G_QUIET_MODE_6G_QUIET_MODE_SET(x)\
	FIEWD_PWEP(SD_WANE_25G_QUIET_MODE_6G_QUIET_MODE, x)
#define SD_WANE_25G_QUIET_MODE_6G_QUIET_MODE_GET(x)\
	FIEWD_GET(SD_WANE_25G_QUIET_MODE_6G_QUIET_MODE, x)

#endif /* _SPAWX5_SEWDES_WEGS_H_ */
