Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov  9 20:30:00 2023
| Host         : chngh running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/chngh/Desktop/SOC_design/Lab4/lab4-2_vvd/timing_report.txt
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (64)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

io_out[0]
io_out[10]
io_out[11]
io_out[12]
io_out[13]
io_out[14]
io_out[15]
io_out[16]
io_out[17]
io_out[18]
io_out[19]
io_out[1]
io_out[20]
io_out[21]
io_out[22]
io_out[23]
io_out[24]
io_out[25]
io_out[26]
io_out[27]
io_out[28]
io_out[29]
io_out[2]
io_out[30]
io_out[31]
io_out[3]
io_out[4]
io_out[5]
io_out[6]
io_out[7]
io_out[8]
io_out[9]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.019        0.000                      0                  396        0.138        0.000                      0                  396        6.470        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 6.970}      13.940          71.736          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.019        0.000                      0                  396        0.138        0.000                      0                  396        6.470        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 fir/firU0/data_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.940ns  (wb_clk_i rise@13.940ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.785ns  (logic 7.193ns (52.181%)  route 6.592ns (47.819%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.068 - 13.940 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.910 r  fir/firU0/data_RAM/RAM_reg/DOADO[3]
                         net (fo=20, unplaced)        0.800     5.710    fir/firU0/data_RAM/RAM_reg_0[3]
                                                                      r  fir/firU0/data_RAM/temp[3]_i_23/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.834 r  fir/firU0/data_RAM/temp[3]_i_23/O
                         net (fo=38, unplaced)        0.977     6.811    fir/firU0/data_RAM/RAM_reg_4
                                                                      r  fir/firU0/data_RAM/temp[19]_i_70/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.935 r  fir/firU0/data_RAM/temp[19]_i_70/O
                         net (fo=2, unplaced)         0.460     7.395    fir/firU0/data_RAM/temp[19]_i_70_n_0
                                                                      r  fir/firU0/data_RAM/temp[19]_i_73/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  fir/firU0/data_RAM/temp[19]_i_73/O
                         net (fo=1, unplaced)         0.000     7.519    fir/firU0/data_RAM/temp[19]_i_73_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[19]_i_60/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.895 r  fir/firU0/data_RAM/temp_reg[19]_i_60/CO[3]
                         net (fo=1, unplaced)         0.009     7.904    fir/firU0/data_RAM/temp_reg[19]_i_60_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_46/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.160 r  fir/firU0/data_RAM/temp_reg[23]_i_46/O[2]
                         net (fo=3, unplaced)         0.923     9.083    fir/firU0/data_RAM/temp_reg[23]_i_46_n_5
                                                                      r  fir/firU0/data_RAM/temp[23]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.384 r  fir/firU0/data_RAM/temp[23]_i_31/O
                         net (fo=1, unplaced)         0.639    10.023    fir/firU0/data_RAM/temp[23]_i_31_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.543 r  fir/firU0/data_RAM/temp_reg[23]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.543    fir/firU0/data_RAM/temp_reg[23]_i_18_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.874 r  fir/firU0/data_RAM/temp_reg[27]_i_21/O[3]
                         net (fo=3, unplaced)         0.636    11.510    fir/firU0/data_RAM/temp_reg[27]_i_21_n_4
                                                                      r  fir/firU0/data_RAM/temp[23]_i_16/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.817 r  fir/firU0/data_RAM/temp[23]_i_16/O
                         net (fo=2, unplaced)         0.460    12.277    fir/firU0/data_RAM/temp[23]_i_16_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  fir/firU0/data_RAM/temp[23]_i_4/O
                         net (fo=2, unplaced)         0.430    12.831    fir/firU0/data_RAM/temp[23]_i_4_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  fir/firU0/data_RAM/temp[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.955    fir/firU0/data_RAM/temp[23]_i_8_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.331 r  fir/firU0/data_RAM/temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.331    fir/firU0/data_RAM/temp_reg[23]_i_2_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.662 r  fir/firU0/data_RAM/temp_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    14.291    fir/firU0/data_RAM/temp_reg[27]_i_2_n_4
                                                                      r  fir/firU0/data_RAM/temp[27]_i_12/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.598 r  fir/firU0/data_RAM/temp[27]_i_12/O
                         net (fo=1, unplaced)         0.000    14.598    fir/firU0/data_RAM/temp[27]_i_12_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.974 r  fir/firU0/data_RAM/temp_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.974    fir/firU0/data_RAM/temp_reg[27]_i_3_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.305 r  fir/firU0/data_RAM/temp_reg[31]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    15.934    fir/firU0/data_RAM/result0__0[31]
                                                                      r  fir/firU0/data_RAM/result[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    16.241 r  fir/firU0/data_RAM/result[31]_i_2/O
                         net (fo=1, unplaced)         0.000    16.241    fir/firU0/data_RAM_n_52
                         FDCE                                         r  fir/firU0/result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     13.940    13.940 r  
                                                      0.000    13.940 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    13.940    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.778 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    15.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.629 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    16.068    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/result_reg[31]/C
                         clock pessimism              0.184    16.251    
                         clock uncertainty           -0.035    16.216    
                         FDCE (Setup_fdce_C_D)        0.044    16.260    fir/firU0/result_reg[31]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -16.241    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 fir/firU0/data_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.940ns  (wb_clk_i rise@13.940ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.777ns  (logic 7.185ns (52.153%)  route 6.592ns (47.847%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.068 - 13.940 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.910 r  fir/firU0/data_RAM/RAM_reg/DOADO[3]
                         net (fo=20, unplaced)        0.800     5.710    fir/firU0/data_RAM/RAM_reg_0[3]
                                                                      r  fir/firU0/data_RAM/temp[3]_i_23/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.834 r  fir/firU0/data_RAM/temp[3]_i_23/O
                         net (fo=38, unplaced)        0.977     6.811    fir/firU0/data_RAM/RAM_reg_4
                                                                      r  fir/firU0/data_RAM/temp[19]_i_70/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.935 r  fir/firU0/data_RAM/temp[19]_i_70/O
                         net (fo=2, unplaced)         0.460     7.395    fir/firU0/data_RAM/temp[19]_i_70_n_0
                                                                      r  fir/firU0/data_RAM/temp[19]_i_73/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  fir/firU0/data_RAM/temp[19]_i_73/O
                         net (fo=1, unplaced)         0.000     7.519    fir/firU0/data_RAM/temp[19]_i_73_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[19]_i_60/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.895 r  fir/firU0/data_RAM/temp_reg[19]_i_60/CO[3]
                         net (fo=1, unplaced)         0.009     7.904    fir/firU0/data_RAM/temp_reg[19]_i_60_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_46/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.160 r  fir/firU0/data_RAM/temp_reg[23]_i_46/O[2]
                         net (fo=3, unplaced)         0.923     9.083    fir/firU0/data_RAM/temp_reg[23]_i_46_n_5
                                                                      r  fir/firU0/data_RAM/temp[23]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.384 r  fir/firU0/data_RAM/temp[23]_i_31/O
                         net (fo=1, unplaced)         0.639    10.023    fir/firU0/data_RAM/temp[23]_i_31_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.543 r  fir/firU0/data_RAM/temp_reg[23]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.543    fir/firU0/data_RAM/temp_reg[23]_i_18_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.874 r  fir/firU0/data_RAM/temp_reg[27]_i_21/O[3]
                         net (fo=3, unplaced)         0.636    11.510    fir/firU0/data_RAM/temp_reg[27]_i_21_n_4
                                                                      r  fir/firU0/data_RAM/temp[23]_i_16/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.817 r  fir/firU0/data_RAM/temp[23]_i_16/O
                         net (fo=2, unplaced)         0.460    12.277    fir/firU0/data_RAM/temp[23]_i_16_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  fir/firU0/data_RAM/temp[23]_i_4/O
                         net (fo=2, unplaced)         0.430    12.831    fir/firU0/data_RAM/temp[23]_i_4_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  fir/firU0/data_RAM/temp[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.955    fir/firU0/data_RAM/temp[23]_i_8_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.331 r  fir/firU0/data_RAM/temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.331    fir/firU0/data_RAM/temp_reg[23]_i_2_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.662 r  fir/firU0/data_RAM/temp_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    14.291    fir/firU0/data_RAM/temp_reg[27]_i_2_n_4
                                                                      r  fir/firU0/data_RAM/temp[27]_i_12/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.598 r  fir/firU0/data_RAM/temp[27]_i_12/O
                         net (fo=1, unplaced)         0.000    14.598    fir/firU0/data_RAM/temp[27]_i_12_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.974 r  fir/firU0/data_RAM/temp_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.974    fir/firU0/data_RAM/temp_reg[27]_i_3_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.305 r  fir/firU0/data_RAM/temp_reg[31]_i_4/O[3]
                         net (fo=2, unplaced)         0.629    15.934    fir/firU0/data_RAM/result0__0[31]
                                                                      r  fir/firU0/data_RAM/temp[31]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.299    16.233 r  fir/firU0/data_RAM/temp[31]_i_2/O
                         net (fo=1, unplaced)         0.000    16.233    fir/firU0/p_1_in[31]
                         FDCE                                         r  fir/firU0/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     13.940    13.940 r  
                                                      0.000    13.940 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    13.940    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.778 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    15.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.629 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    16.068    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/temp_reg[31]/C
                         clock pessimism              0.184    16.251    
                         clock uncertainty           -0.035    16.216    
                         FDCE (Setup_fdce_C_D)        0.044    16.260    fir/firU0/temp_reg[31]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -16.233    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 fir/firU0/data_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.940ns  (wb_clk_i rise@13.940ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.538ns  (logic 7.112ns (52.535%)  route 6.426ns (47.465%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.068 - 13.940 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.910 r  fir/firU0/data_RAM/RAM_reg/DOADO[3]
                         net (fo=20, unplaced)        0.800     5.710    fir/firU0/data_RAM/RAM_reg_0[3]
                                                                      r  fir/firU0/data_RAM/temp[3]_i_23/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.834 r  fir/firU0/data_RAM/temp[3]_i_23/O
                         net (fo=38, unplaced)        0.977     6.811    fir/firU0/data_RAM/RAM_reg_4
                                                                      r  fir/firU0/data_RAM/temp[19]_i_70/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.935 r  fir/firU0/data_RAM/temp[19]_i_70/O
                         net (fo=2, unplaced)         0.460     7.395    fir/firU0/data_RAM/temp[19]_i_70_n_0
                                                                      r  fir/firU0/data_RAM/temp[19]_i_73/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  fir/firU0/data_RAM/temp[19]_i_73/O
                         net (fo=1, unplaced)         0.000     7.519    fir/firU0/data_RAM/temp[19]_i_73_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[19]_i_60/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.895 r  fir/firU0/data_RAM/temp_reg[19]_i_60/CO[3]
                         net (fo=1, unplaced)         0.009     7.904    fir/firU0/data_RAM/temp_reg[19]_i_60_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_46/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.160 r  fir/firU0/data_RAM/temp_reg[23]_i_46/O[2]
                         net (fo=3, unplaced)         0.923     9.083    fir/firU0/data_RAM/temp_reg[23]_i_46_n_5
                                                                      r  fir/firU0/data_RAM/temp[23]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.384 r  fir/firU0/data_RAM/temp[23]_i_31/O
                         net (fo=1, unplaced)         0.639    10.023    fir/firU0/data_RAM/temp[23]_i_31_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.543 r  fir/firU0/data_RAM/temp_reg[23]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.543    fir/firU0/data_RAM/temp_reg[23]_i_18_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.874 r  fir/firU0/data_RAM/temp_reg[27]_i_21/O[3]
                         net (fo=3, unplaced)         0.636    11.510    fir/firU0/data_RAM/temp_reg[27]_i_21_n_4
                                                                      r  fir/firU0/data_RAM/temp[23]_i_16/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.817 r  fir/firU0/data_RAM/temp[23]_i_16/O
                         net (fo=2, unplaced)         0.460    12.277    fir/firU0/data_RAM/temp[23]_i_16_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  fir/firU0/data_RAM/temp[23]_i_4/O
                         net (fo=2, unplaced)         0.430    12.831    fir/firU0/data_RAM/temp[23]_i_4_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  fir/firU0/data_RAM/temp[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.955    fir/firU0/data_RAM/temp[23]_i_8_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.331 r  fir/firU0/data_RAM/temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.331    fir/firU0/data_RAM/temp_reg[23]_i_2_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.662 r  fir/firU0/data_RAM/temp_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    14.291    fir/firU0/data_RAM/temp_reg[27]_i_2_n_4
                                                                      r  fir/firU0/data_RAM/temp[27]_i_12/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.598 r  fir/firU0/data_RAM/temp[27]_i_12/O
                         net (fo=1, unplaced)         0.000    14.598    fir/firU0/data_RAM/temp[27]_i_12_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.974 r  fir/firU0/data_RAM/temp_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.974    fir/firU0/data_RAM/temp_reg[27]_i_3_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.230 r  fir/firU0/data_RAM/temp_reg[31]_i_4/O[2]
                         net (fo=2, unplaced)         0.463    15.693    fir/firU0/data_RAM/result0__0[30]
                                                                      r  fir/firU0/data_RAM/result[30]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301    15.994 r  fir/firU0/data_RAM/result[30]_i_1/O
                         net (fo=1, unplaced)         0.000    15.994    fir/firU0/data_RAM_n_53
                         FDCE                                         r  fir/firU0/result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     13.940    13.940 r  
                                                      0.000    13.940 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    13.940    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.778 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    15.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.629 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    16.068    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/result_reg[30]/C
                         clock pessimism              0.184    16.251    
                         clock uncertainty           -0.035    16.216    
                         FDCE (Setup_fdce_C_D)        0.044    16.260    fir/firU0/result_reg[30]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -15.994    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 fir/firU0/data_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/temp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.940ns  (wb_clk_i rise@13.940ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.530ns  (logic 7.104ns (52.507%)  route 6.426ns (47.493%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.068 - 13.940 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.910 r  fir/firU0/data_RAM/RAM_reg/DOADO[3]
                         net (fo=20, unplaced)        0.800     5.710    fir/firU0/data_RAM/RAM_reg_0[3]
                                                                      r  fir/firU0/data_RAM/temp[3]_i_23/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.834 r  fir/firU0/data_RAM/temp[3]_i_23/O
                         net (fo=38, unplaced)        0.977     6.811    fir/firU0/data_RAM/RAM_reg_4
                                                                      r  fir/firU0/data_RAM/temp[19]_i_70/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.935 r  fir/firU0/data_RAM/temp[19]_i_70/O
                         net (fo=2, unplaced)         0.460     7.395    fir/firU0/data_RAM/temp[19]_i_70_n_0
                                                                      r  fir/firU0/data_RAM/temp[19]_i_73/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  fir/firU0/data_RAM/temp[19]_i_73/O
                         net (fo=1, unplaced)         0.000     7.519    fir/firU0/data_RAM/temp[19]_i_73_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[19]_i_60/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.895 r  fir/firU0/data_RAM/temp_reg[19]_i_60/CO[3]
                         net (fo=1, unplaced)         0.009     7.904    fir/firU0/data_RAM/temp_reg[19]_i_60_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_46/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.160 r  fir/firU0/data_RAM/temp_reg[23]_i_46/O[2]
                         net (fo=3, unplaced)         0.923     9.083    fir/firU0/data_RAM/temp_reg[23]_i_46_n_5
                                                                      r  fir/firU0/data_RAM/temp[23]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.384 r  fir/firU0/data_RAM/temp[23]_i_31/O
                         net (fo=1, unplaced)         0.639    10.023    fir/firU0/data_RAM/temp[23]_i_31_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.543 r  fir/firU0/data_RAM/temp_reg[23]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.543    fir/firU0/data_RAM/temp_reg[23]_i_18_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.874 r  fir/firU0/data_RAM/temp_reg[27]_i_21/O[3]
                         net (fo=3, unplaced)         0.636    11.510    fir/firU0/data_RAM/temp_reg[27]_i_21_n_4
                                                                      r  fir/firU0/data_RAM/temp[23]_i_16/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.817 r  fir/firU0/data_RAM/temp[23]_i_16/O
                         net (fo=2, unplaced)         0.460    12.277    fir/firU0/data_RAM/temp[23]_i_16_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  fir/firU0/data_RAM/temp[23]_i_4/O
                         net (fo=2, unplaced)         0.430    12.831    fir/firU0/data_RAM/temp[23]_i_4_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  fir/firU0/data_RAM/temp[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.955    fir/firU0/data_RAM/temp[23]_i_8_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.331 r  fir/firU0/data_RAM/temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.331    fir/firU0/data_RAM/temp_reg[23]_i_2_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.662 r  fir/firU0/data_RAM/temp_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    14.291    fir/firU0/data_RAM/temp_reg[27]_i_2_n_4
                                                                      r  fir/firU0/data_RAM/temp[27]_i_12/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.598 r  fir/firU0/data_RAM/temp[27]_i_12/O
                         net (fo=1, unplaced)         0.000    14.598    fir/firU0/data_RAM/temp[27]_i_12_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.974 r  fir/firU0/data_RAM/temp_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.974    fir/firU0/data_RAM/temp_reg[27]_i_3_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.230 r  fir/firU0/data_RAM/temp_reg[31]_i_4/O[2]
                         net (fo=2, unplaced)         0.463    15.693    fir/firU0/data_RAM/result0__0[30]
                                                                      r  fir/firU0/data_RAM/temp[30]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.293    15.986 r  fir/firU0/data_RAM/temp[30]_i_1/O
                         net (fo=1, unplaced)         0.000    15.986    fir/firU0/p_1_in[30]
                         FDCE                                         r  fir/firU0/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     13.940    13.940 r  
                                                      0.000    13.940 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    13.940    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.778 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    15.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.629 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    16.068    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/temp_reg[30]/C
                         clock pessimism              0.184    16.251    
                         clock uncertainty           -0.035    16.216    
                         FDCE (Setup_fdce_C_D)        0.044    16.260    fir/firU0/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 fir/firU0/data_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.940ns  (wb_clk_i rise@13.940ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.484ns  (logic 7.198ns (53.383%)  route 6.286ns (46.617%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.068 - 13.940 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.910 r  fir/firU0/data_RAM/RAM_reg/DOADO[3]
                         net (fo=20, unplaced)        0.800     5.710    fir/firU0/data_RAM/RAM_reg_0[3]
                                                                      r  fir/firU0/data_RAM/temp[3]_i_23/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.834 r  fir/firU0/data_RAM/temp[3]_i_23/O
                         net (fo=38, unplaced)        0.977     6.811    fir/firU0/data_RAM/RAM_reg_4
                                                                      r  fir/firU0/data_RAM/temp[19]_i_70/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.935 r  fir/firU0/data_RAM/temp[19]_i_70/O
                         net (fo=2, unplaced)         0.460     7.395    fir/firU0/data_RAM/temp[19]_i_70_n_0
                                                                      r  fir/firU0/data_RAM/temp[19]_i_73/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  fir/firU0/data_RAM/temp[19]_i_73/O
                         net (fo=1, unplaced)         0.000     7.519    fir/firU0/data_RAM/temp[19]_i_73_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[19]_i_60/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.895 r  fir/firU0/data_RAM/temp_reg[19]_i_60/CO[3]
                         net (fo=1, unplaced)         0.009     7.904    fir/firU0/data_RAM/temp_reg[19]_i_60_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_46/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.160 r  fir/firU0/data_RAM/temp_reg[23]_i_46/O[2]
                         net (fo=3, unplaced)         0.923     9.083    fir/firU0/data_RAM/temp_reg[23]_i_46_n_5
                                                                      r  fir/firU0/data_RAM/temp[23]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.384 r  fir/firU0/data_RAM/temp[23]_i_31/O
                         net (fo=1, unplaced)         0.639    10.023    fir/firU0/data_RAM/temp[23]_i_31_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.543 r  fir/firU0/data_RAM/temp_reg[23]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.543    fir/firU0/data_RAM/temp_reg[23]_i_18_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.874 r  fir/firU0/data_RAM/temp_reg[27]_i_21/O[3]
                         net (fo=3, unplaced)         0.636    11.510    fir/firU0/data_RAM/temp_reg[27]_i_21_n_4
                                                                      r  fir/firU0/data_RAM/temp[23]_i_16/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.817 r  fir/firU0/data_RAM/temp[23]_i_16/O
                         net (fo=2, unplaced)         0.460    12.277    fir/firU0/data_RAM/temp[23]_i_16_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  fir/firU0/data_RAM/temp[23]_i_4/O
                         net (fo=2, unplaced)         0.430    12.831    fir/firU0/data_RAM/temp[23]_i_4_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  fir/firU0/data_RAM/temp[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.955    fir/firU0/data_RAM/temp[23]_i_8_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.331 r  fir/firU0/data_RAM/temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.331    fir/firU0/data_RAM/temp_reg[23]_i_2_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.662 r  fir/firU0/data_RAM/temp_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    14.291    fir/firU0/data_RAM/temp_reg[27]_i_2_n_4
                                                                      r  fir/firU0/data_RAM/temp[27]_i_12/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.598 r  fir/firU0/data_RAM/temp[27]_i_12/O
                         net (fo=1, unplaced)         0.000    14.598    fir/firU0/data_RAM/temp[27]_i_12_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.974 r  fir/firU0/data_RAM/temp_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.974    fir/firU0/data_RAM/temp_reg[27]_i_3_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.311 r  fir/firU0/data_RAM/temp_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.323    15.634    fir/firU0/data_RAM/result0__0[29]
                                                                      r  fir/firU0/data_RAM/result[29]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    15.940 r  fir/firU0/data_RAM/result[29]_i_1/O
                         net (fo=1, unplaced)         0.000    15.940    fir/firU0/data_RAM_n_54
                         FDCE                                         r  fir/firU0/result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     13.940    13.940 r  
                                                      0.000    13.940 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    13.940    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.778 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    15.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.629 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    16.068    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/result_reg[29]/C
                         clock pessimism              0.184    16.251    
                         clock uncertainty           -0.035    16.216    
                         FDCE (Setup_fdce_C_D)        0.044    16.260    fir/firU0/result_reg[29]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 fir/firU0/data_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.940ns  (wb_clk_i rise@13.940ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.484ns  (logic 7.198ns (53.383%)  route 6.286ns (46.617%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.068 - 13.940 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.910 r  fir/firU0/data_RAM/RAM_reg/DOADO[3]
                         net (fo=20, unplaced)        0.800     5.710    fir/firU0/data_RAM/RAM_reg_0[3]
                                                                      r  fir/firU0/data_RAM/temp[3]_i_23/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.834 r  fir/firU0/data_RAM/temp[3]_i_23/O
                         net (fo=38, unplaced)        0.977     6.811    fir/firU0/data_RAM/RAM_reg_4
                                                                      r  fir/firU0/data_RAM/temp[19]_i_70/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.935 r  fir/firU0/data_RAM/temp[19]_i_70/O
                         net (fo=2, unplaced)         0.460     7.395    fir/firU0/data_RAM/temp[19]_i_70_n_0
                                                                      r  fir/firU0/data_RAM/temp[19]_i_73/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  fir/firU0/data_RAM/temp[19]_i_73/O
                         net (fo=1, unplaced)         0.000     7.519    fir/firU0/data_RAM/temp[19]_i_73_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[19]_i_60/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.895 r  fir/firU0/data_RAM/temp_reg[19]_i_60/CO[3]
                         net (fo=1, unplaced)         0.009     7.904    fir/firU0/data_RAM/temp_reg[19]_i_60_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_46/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.160 r  fir/firU0/data_RAM/temp_reg[23]_i_46/O[2]
                         net (fo=3, unplaced)         0.923     9.083    fir/firU0/data_RAM/temp_reg[23]_i_46_n_5
                                                                      r  fir/firU0/data_RAM/temp[23]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.384 r  fir/firU0/data_RAM/temp[23]_i_31/O
                         net (fo=1, unplaced)         0.639    10.023    fir/firU0/data_RAM/temp[23]_i_31_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.543 r  fir/firU0/data_RAM/temp_reg[23]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.543    fir/firU0/data_RAM/temp_reg[23]_i_18_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.874 r  fir/firU0/data_RAM/temp_reg[27]_i_21/O[3]
                         net (fo=3, unplaced)         0.636    11.510    fir/firU0/data_RAM/temp_reg[27]_i_21_n_4
                                                                      r  fir/firU0/data_RAM/temp[23]_i_16/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.817 r  fir/firU0/data_RAM/temp[23]_i_16/O
                         net (fo=2, unplaced)         0.460    12.277    fir/firU0/data_RAM/temp[23]_i_16_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  fir/firU0/data_RAM/temp[23]_i_4/O
                         net (fo=2, unplaced)         0.430    12.831    fir/firU0/data_RAM/temp[23]_i_4_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  fir/firU0/data_RAM/temp[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.955    fir/firU0/data_RAM/temp[23]_i_8_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.331 r  fir/firU0/data_RAM/temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.331    fir/firU0/data_RAM/temp_reg[23]_i_2_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.662 r  fir/firU0/data_RAM/temp_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    14.291    fir/firU0/data_RAM/temp_reg[27]_i_2_n_4
                                                                      r  fir/firU0/data_RAM/temp[27]_i_12/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.598 r  fir/firU0/data_RAM/temp[27]_i_12/O
                         net (fo=1, unplaced)         0.000    14.598    fir/firU0/data_RAM/temp[27]_i_12_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.974 r  fir/firU0/data_RAM/temp_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.974    fir/firU0/data_RAM/temp_reg[27]_i_3_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.311 r  fir/firU0/data_RAM/temp_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.323    15.634    fir/firU0/data_RAM/result0__0[29]
                                                                      r  fir/firU0/data_RAM/temp[29]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.306    15.940 r  fir/firU0/data_RAM/temp[29]_i_1/O
                         net (fo=1, unplaced)         0.000    15.940    fir/firU0/p_1_in[29]
                         FDCE                                         r  fir/firU0/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     13.940    13.940 r  
                                                      0.000    13.940 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    13.940    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.778 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    15.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.629 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    16.068    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/temp_reg[29]/C
                         clock pessimism              0.184    16.251    
                         clock uncertainty           -0.035    16.216    
                         FDCE (Setup_fdce_C_D)        0.044    16.260    fir/firU0/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 fir/firU0/data_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.940ns  (wb_clk_i rise@13.940ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.420ns  (logic 7.134ns (53.161%)  route 6.286ns (46.839%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.068 - 13.940 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.910 r  fir/firU0/data_RAM/RAM_reg/DOADO[3]
                         net (fo=20, unplaced)        0.800     5.710    fir/firU0/data_RAM/RAM_reg_0[3]
                                                                      r  fir/firU0/data_RAM/temp[3]_i_23/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.834 r  fir/firU0/data_RAM/temp[3]_i_23/O
                         net (fo=38, unplaced)        0.977     6.811    fir/firU0/data_RAM/RAM_reg_4
                                                                      r  fir/firU0/data_RAM/temp[19]_i_70/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.935 r  fir/firU0/data_RAM/temp[19]_i_70/O
                         net (fo=2, unplaced)         0.460     7.395    fir/firU0/data_RAM/temp[19]_i_70_n_0
                                                                      r  fir/firU0/data_RAM/temp[19]_i_73/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  fir/firU0/data_RAM/temp[19]_i_73/O
                         net (fo=1, unplaced)         0.000     7.519    fir/firU0/data_RAM/temp[19]_i_73_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[19]_i_60/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.895 r  fir/firU0/data_RAM/temp_reg[19]_i_60/CO[3]
                         net (fo=1, unplaced)         0.009     7.904    fir/firU0/data_RAM/temp_reg[19]_i_60_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_46/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.160 r  fir/firU0/data_RAM/temp_reg[23]_i_46/O[2]
                         net (fo=3, unplaced)         0.923     9.083    fir/firU0/data_RAM/temp_reg[23]_i_46_n_5
                                                                      r  fir/firU0/data_RAM/temp[23]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.384 r  fir/firU0/data_RAM/temp[23]_i_31/O
                         net (fo=1, unplaced)         0.639    10.023    fir/firU0/data_RAM/temp[23]_i_31_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.543 r  fir/firU0/data_RAM/temp_reg[23]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.543    fir/firU0/data_RAM/temp_reg[23]_i_18_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.874 r  fir/firU0/data_RAM/temp_reg[27]_i_21/O[3]
                         net (fo=3, unplaced)         0.636    11.510    fir/firU0/data_RAM/temp_reg[27]_i_21_n_4
                                                                      r  fir/firU0/data_RAM/temp[23]_i_16/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.817 r  fir/firU0/data_RAM/temp[23]_i_16/O
                         net (fo=2, unplaced)         0.460    12.277    fir/firU0/data_RAM/temp[23]_i_16_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  fir/firU0/data_RAM/temp[23]_i_4/O
                         net (fo=2, unplaced)         0.430    12.831    fir/firU0/data_RAM/temp[23]_i_4_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  fir/firU0/data_RAM/temp[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.955    fir/firU0/data_RAM/temp[23]_i_8_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.331 r  fir/firU0/data_RAM/temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.331    fir/firU0/data_RAM/temp_reg[23]_i_2_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.668 r  fir/firU0/data_RAM/temp_reg[27]_i_2/O[1]
                         net (fo=2, unplaced)         0.323    13.991    fir/firU0/data_RAM/temp_reg[27]_i_2_n_6
                                                                      r  fir/firU0/data_RAM/temp[27]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    14.297 r  fir/firU0/data_RAM/temp[27]_i_14/O
                         net (fo=1, unplaced)         0.000    14.297    fir/firU0/data_RAM/temp[27]_i_14_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.940 r  fir/firU0/data_RAM/temp_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.569    fir/firU0/data_RAM/result0__0[27]
                                                                      r  fir/firU0/data_RAM/result[27]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    15.876 r  fir/firU0/data_RAM/result[27]_i_1/O
                         net (fo=1, unplaced)         0.000    15.876    fir/firU0/data_RAM_n_56
                         FDCE                                         r  fir/firU0/result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     13.940    13.940 r  
                                                      0.000    13.940 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    13.940    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.778 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    15.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.629 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    16.068    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/result_reg[27]/C
                         clock pessimism              0.184    16.251    
                         clock uncertainty           -0.035    16.216    
                         FDCE (Setup_fdce_C_D)        0.044    16.260    fir/firU0/result_reg[27]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 fir/firU0/data_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.940ns  (wb_clk_i rise@13.940ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.412ns  (logic 7.126ns (53.133%)  route 6.286ns (46.867%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.068 - 13.940 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.910 r  fir/firU0/data_RAM/RAM_reg/DOADO[3]
                         net (fo=20, unplaced)        0.800     5.710    fir/firU0/data_RAM/RAM_reg_0[3]
                                                                      r  fir/firU0/data_RAM/temp[3]_i_23/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.834 r  fir/firU0/data_RAM/temp[3]_i_23/O
                         net (fo=38, unplaced)        0.977     6.811    fir/firU0/data_RAM/RAM_reg_4
                                                                      r  fir/firU0/data_RAM/temp[19]_i_70/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.935 r  fir/firU0/data_RAM/temp[19]_i_70/O
                         net (fo=2, unplaced)         0.460     7.395    fir/firU0/data_RAM/temp[19]_i_70_n_0
                                                                      r  fir/firU0/data_RAM/temp[19]_i_73/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  fir/firU0/data_RAM/temp[19]_i_73/O
                         net (fo=1, unplaced)         0.000     7.519    fir/firU0/data_RAM/temp[19]_i_73_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[19]_i_60/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.895 r  fir/firU0/data_RAM/temp_reg[19]_i_60/CO[3]
                         net (fo=1, unplaced)         0.009     7.904    fir/firU0/data_RAM/temp_reg[19]_i_60_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_46/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.160 r  fir/firU0/data_RAM/temp_reg[23]_i_46/O[2]
                         net (fo=3, unplaced)         0.923     9.083    fir/firU0/data_RAM/temp_reg[23]_i_46_n_5
                                                                      r  fir/firU0/data_RAM/temp[23]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.384 r  fir/firU0/data_RAM/temp[23]_i_31/O
                         net (fo=1, unplaced)         0.639    10.023    fir/firU0/data_RAM/temp[23]_i_31_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.543 r  fir/firU0/data_RAM/temp_reg[23]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.543    fir/firU0/data_RAM/temp_reg[23]_i_18_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.874 r  fir/firU0/data_RAM/temp_reg[27]_i_21/O[3]
                         net (fo=3, unplaced)         0.636    11.510    fir/firU0/data_RAM/temp_reg[27]_i_21_n_4
                                                                      r  fir/firU0/data_RAM/temp[23]_i_16/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.817 r  fir/firU0/data_RAM/temp[23]_i_16/O
                         net (fo=2, unplaced)         0.460    12.277    fir/firU0/data_RAM/temp[23]_i_16_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  fir/firU0/data_RAM/temp[23]_i_4/O
                         net (fo=2, unplaced)         0.430    12.831    fir/firU0/data_RAM/temp[23]_i_4_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  fir/firU0/data_RAM/temp[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.955    fir/firU0/data_RAM/temp[23]_i_8_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.331 r  fir/firU0/data_RAM/temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.331    fir/firU0/data_RAM/temp_reg[23]_i_2_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.668 r  fir/firU0/data_RAM/temp_reg[27]_i_2/O[1]
                         net (fo=2, unplaced)         0.323    13.991    fir/firU0/data_RAM/temp_reg[27]_i_2_n_6
                                                                      r  fir/firU0/data_RAM/temp[27]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    14.297 r  fir/firU0/data_RAM/temp[27]_i_14/O
                         net (fo=1, unplaced)         0.000    14.297    fir/firU0/data_RAM/temp[27]_i_14_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.940 r  fir/firU0/data_RAM/temp_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.569    fir/firU0/data_RAM/result0__0[27]
                                                                      r  fir/firU0/data_RAM/temp[27]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.299    15.868 r  fir/firU0/data_RAM/temp[27]_i_1/O
                         net (fo=1, unplaced)         0.000    15.868    fir/firU0/p_1_in[27]
                         FDCE                                         r  fir/firU0/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     13.940    13.940 r  
                                                      0.000    13.940 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    13.940    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.778 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    15.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.629 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    16.068    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/temp_reg[27]/C
                         clock pessimism              0.184    16.251    
                         clock uncertainty           -0.035    16.216    
                         FDCE (Setup_fdce_C_D)        0.044    16.260    fir/firU0/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 fir/firU0/data_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.940ns  (wb_clk_i rise@13.940ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 7.082ns (52.982%)  route 6.285ns (47.018%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.068 - 13.940 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.910 r  fir/firU0/data_RAM/RAM_reg/DOADO[3]
                         net (fo=20, unplaced)        0.800     5.710    fir/firU0/data_RAM/RAM_reg_0[3]
                                                                      r  fir/firU0/data_RAM/temp[3]_i_23/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.834 r  fir/firU0/data_RAM/temp[3]_i_23/O
                         net (fo=38, unplaced)        0.977     6.811    fir/firU0/data_RAM/RAM_reg_4
                                                                      r  fir/firU0/data_RAM/temp[19]_i_70/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.935 r  fir/firU0/data_RAM/temp[19]_i_70/O
                         net (fo=2, unplaced)         0.460     7.395    fir/firU0/data_RAM/temp[19]_i_70_n_0
                                                                      r  fir/firU0/data_RAM/temp[19]_i_73/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  fir/firU0/data_RAM/temp[19]_i_73/O
                         net (fo=1, unplaced)         0.000     7.519    fir/firU0/data_RAM/temp[19]_i_73_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[19]_i_60/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.895 r  fir/firU0/data_RAM/temp_reg[19]_i_60/CO[3]
                         net (fo=1, unplaced)         0.009     7.904    fir/firU0/data_RAM/temp_reg[19]_i_60_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_46/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.160 r  fir/firU0/data_RAM/temp_reg[23]_i_46/O[2]
                         net (fo=3, unplaced)         0.923     9.083    fir/firU0/data_RAM/temp_reg[23]_i_46_n_5
                                                                      r  fir/firU0/data_RAM/temp[23]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.384 r  fir/firU0/data_RAM/temp[23]_i_31/O
                         net (fo=1, unplaced)         0.639    10.023    fir/firU0/data_RAM/temp[23]_i_31_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.543 r  fir/firU0/data_RAM/temp_reg[23]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.543    fir/firU0/data_RAM/temp_reg[23]_i_18_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.874 r  fir/firU0/data_RAM/temp_reg[27]_i_21/O[3]
                         net (fo=3, unplaced)         0.636    11.510    fir/firU0/data_RAM/temp_reg[27]_i_21_n_4
                                                                      r  fir/firU0/data_RAM/temp[23]_i_16/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.817 r  fir/firU0/data_RAM/temp[23]_i_16/O
                         net (fo=2, unplaced)         0.460    12.277    fir/firU0/data_RAM/temp[23]_i_16_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  fir/firU0/data_RAM/temp[23]_i_4/O
                         net (fo=2, unplaced)         0.430    12.831    fir/firU0/data_RAM/temp[23]_i_4_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  fir/firU0/data_RAM/temp[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.955    fir/firU0/data_RAM/temp[23]_i_8_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.331 r  fir/firU0/data_RAM/temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.331    fir/firU0/data_RAM/temp_reg[23]_i_2_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.662 r  fir/firU0/data_RAM/temp_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    14.291    fir/firU0/data_RAM/temp_reg[27]_i_2_n_4
                                                                      r  fir/firU0/data_RAM/temp[27]_i_12/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.598 r  fir/firU0/data_RAM/temp[27]_i_12/O
                         net (fo=1, unplaced)         0.000    14.598    fir/firU0/data_RAM/temp[27]_i_12_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.974 r  fir/firU0/data_RAM/temp_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.974    fir/firU0/data_RAM/temp_reg[27]_i_3_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.206 r  fir/firU0/data_RAM/temp_reg[31]_i_4/O[0]
                         net (fo=2, unplaced)         0.322    15.528    fir/firU0/data_RAM/result0__0[28]
                                                                      r  fir/firU0/data_RAM/result[28]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    15.823 r  fir/firU0/data_RAM/result[28]_i_1/O
                         net (fo=1, unplaced)         0.000    15.823    fir/firU0/data_RAM_n_55
                         FDCE                                         r  fir/firU0/result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     13.940    13.940 r  
                                                      0.000    13.940 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    13.940    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.778 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    15.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.629 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    16.068    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/result_reg[28]/C
                         clock pessimism              0.184    16.251    
                         clock uncertainty           -0.035    16.216    
                         FDCE (Setup_fdce_C_D)        0.044    16.260    fir/firU0/result_reg[28]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -15.823    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 fir/firU0/data_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.940ns  (wb_clk_i rise@13.940ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 7.082ns (52.982%)  route 6.285ns (47.018%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.068 - 13.940 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.910 r  fir/firU0/data_RAM/RAM_reg/DOADO[3]
                         net (fo=20, unplaced)        0.800     5.710    fir/firU0/data_RAM/RAM_reg_0[3]
                                                                      r  fir/firU0/data_RAM/temp[3]_i_23/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.834 r  fir/firU0/data_RAM/temp[3]_i_23/O
                         net (fo=38, unplaced)        0.977     6.811    fir/firU0/data_RAM/RAM_reg_4
                                                                      r  fir/firU0/data_RAM/temp[19]_i_70/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.935 r  fir/firU0/data_RAM/temp[19]_i_70/O
                         net (fo=2, unplaced)         0.460     7.395    fir/firU0/data_RAM/temp[19]_i_70_n_0
                                                                      r  fir/firU0/data_RAM/temp[19]_i_73/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  fir/firU0/data_RAM/temp[19]_i_73/O
                         net (fo=1, unplaced)         0.000     7.519    fir/firU0/data_RAM/temp[19]_i_73_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[19]_i_60/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.895 r  fir/firU0/data_RAM/temp_reg[19]_i_60/CO[3]
                         net (fo=1, unplaced)         0.009     7.904    fir/firU0/data_RAM/temp_reg[19]_i_60_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_46/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.160 r  fir/firU0/data_RAM/temp_reg[23]_i_46/O[2]
                         net (fo=3, unplaced)         0.923     9.083    fir/firU0/data_RAM/temp_reg[23]_i_46_n_5
                                                                      r  fir/firU0/data_RAM/temp[23]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.384 r  fir/firU0/data_RAM/temp[23]_i_31/O
                         net (fo=1, unplaced)         0.639    10.023    fir/firU0/data_RAM/temp[23]_i_31_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.543 r  fir/firU0/data_RAM/temp_reg[23]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.543    fir/firU0/data_RAM/temp_reg[23]_i_18_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.874 r  fir/firU0/data_RAM/temp_reg[27]_i_21/O[3]
                         net (fo=3, unplaced)         0.636    11.510    fir/firU0/data_RAM/temp_reg[27]_i_21_n_4
                                                                      r  fir/firU0/data_RAM/temp[23]_i_16/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.817 r  fir/firU0/data_RAM/temp[23]_i_16/O
                         net (fo=2, unplaced)         0.460    12.277    fir/firU0/data_RAM/temp[23]_i_16_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.401 r  fir/firU0/data_RAM/temp[23]_i_4/O
                         net (fo=2, unplaced)         0.430    12.831    fir/firU0/data_RAM/temp[23]_i_4_n_0
                                                                      r  fir/firU0/data_RAM/temp[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  fir/firU0/data_RAM/temp[23]_i_8/O
                         net (fo=1, unplaced)         0.000    12.955    fir/firU0/data_RAM/temp[23]_i_8_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.331 r  fir/firU0/data_RAM/temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.331    fir/firU0/data_RAM/temp_reg[23]_i_2_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.662 r  fir/firU0/data_RAM/temp_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    14.291    fir/firU0/data_RAM/temp_reg[27]_i_2_n_4
                                                                      r  fir/firU0/data_RAM/temp[27]_i_12/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.598 r  fir/firU0/data_RAM/temp[27]_i_12/O
                         net (fo=1, unplaced)         0.000    14.598    fir/firU0/data_RAM/temp[27]_i_12_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[27]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.974 r  fir/firU0/data_RAM/temp_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.974    fir/firU0/data_RAM/temp_reg[27]_i_3_n_0
                                                                      r  fir/firU0/data_RAM/temp_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.206 r  fir/firU0/data_RAM/temp_reg[31]_i_4/O[0]
                         net (fo=2, unplaced)         0.322    15.528    fir/firU0/data_RAM/result0__0[28]
                                                                      r  fir/firU0/data_RAM/temp[28]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.295    15.823 r  fir/firU0/data_RAM/temp[28]_i_1/O
                         net (fo=1, unplaced)         0.000    15.823    fir/firU0/p_1_in[28]
                         FDCE                                         r  fir/firU0/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     13.940    13.940 r  
                                                      0.000    13.940 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    13.940    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.778 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    15.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.629 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    16.068    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/temp_reg[28]/C
                         clock pessimism              0.184    16.251    
                         clock uncertainty           -0.035    16.216    
                         FDCE (Setup_fdce_C_D)        0.044    16.260    fir/firU0/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -15.823    
  -------------------------------------------------------------------
                         slack                                  0.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mprj/ready_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            mprj/ready_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.262ns (64.979%)  route 0.141ns (35.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/clk
                         FDRE                                         r  mprj/ready_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  mprj/ready_reg[2]/Q
                         net (fo=4, unplaced)         0.141     1.002    mprj/ready_reg[2]
                                                                      r  mprj/ready[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.100 r  mprj/ready[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    mprj/p_0_in[2]
                         FDRE                                         r  mprj/ready_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.259     1.059    mprj/clk
                         FDRE                                         r  mprj/ready_reg[2]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    mprj/ready_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mprj/ready_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            mprj/ready_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.265ns (65.646%)  route 0.139ns (34.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/clk
                         FDRE                                         r  mprj/ready_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  mprj/ready_reg[3]/Q
                         net (fo=3, unplaced)         0.139     0.999    mprj/ready_reg[3]
                                                                      r  mprj/ready[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.100 r  mprj/ready[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.100    mprj/p_0_in[3]
                         FDRE                                         r  mprj/ready_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.259     1.059    mprj/clk
                         FDRE                                         r  mprj/ready_reg[3]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    mprj/ready_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mprj/ready_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            mprj/ready_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.262ns (64.440%)  route 0.145ns (35.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/clk
                         FDRE                                         r  mprj/ready_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 f  mprj/ready_reg[0]/Q
                         net (fo=6, unplaced)         0.145     1.005    mprj/ready_reg[0]
                                                                      f  mprj/ready[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.103 r  mprj/ready[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.103    mprj/p_0_in[0]
                         FDRE                                         r  mprj/ready_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.259     1.059    mprj/clk
                         FDRE                                         r  mprj/ready_reg[0]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    mprj/ready_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mprj/ready_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            mprj/ready_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.265ns (64.968%)  route 0.143ns (35.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/clk
                         FDRE                                         r  mprj/ready_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  mprj/ready_reg[1]/Q
                         net (fo=5, unplaced)         0.143     1.003    mprj/ready_reg[1]
                                                                      r  mprj/ready[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.104 r  mprj/ready[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.104    mprj/p_0_in[1]
                         FDRE                                         r  mprj/ready_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.259     1.059    mprj/clk
                         FDRE                                         r  mprj/ready_reg[1]/C
                         clock pessimism             -0.218     0.842    
                         FDRE (Hold_fdre_C_D)         0.120     0.962    mprj/ready_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 fir/firU0/readptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/readptr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/readptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir/firU0/readptr_reg[4]/Q
                         net (fo=6, unplaced)         0.145     0.969    fir/firU0/readptr_reg_n_0_[4]
                                                                      r  fir/firU0/readptr[5]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  fir/firU0/readptr[5]_i_2/O
                         net (fo=1, unplaced)         0.000     1.067    fir/firU0/readptr[5]_i_2_n_0
                         FDCE                                         r  fir/firU0/readptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/readptr_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir/firU0/readptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 fir/firU0/backp_reg/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/status_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/backp_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir/firU0/backp_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    fir/firU0/backp_reg_n_0
                                                                      f  fir/firU0/status[4]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.067 r  fir/firU0/status[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    fir/firU0/status[4]_i_1_n_0
                         FDCE                                         r  fir/firU0/status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/status_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir/firU0/status_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fir/firU0/readptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/readptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/readptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir/firU0/readptr_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    fir/firU0/readptr_reg_n_0_[3]
                                                                      r  fir/firU0/readptr[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  fir/firU0/readptr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    fir/firU0/readptr[3]_i_1_n_0
                         FDCE                                         r  fir/firU0/readptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/readptr_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir/firU0/readptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fir/firU0/readptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/readptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir/firU0/readptr_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    fir/firU0/readptr_reg_n_0_[0]
                                                                      f  fir/firU0/readptr[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.070 r  fir/firU0/readptr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    fir/firU0/readptr[0]_i_1_n_0
                         FDCE                                         r  fir/firU0/readptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/readptr_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir/firU0/readptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fir/firU0/readptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/readptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir/firU0/readptr_reg[1]/Q
                         net (fo=8, unplaced)         0.147     0.972    fir/firU0/readptr_reg_n_0_[1]
                                                                      r  fir/firU0/readptr[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.070 r  fir/firU0/readptr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    fir/firU0/readptr[1]_i_1_n_0
                         FDCE                                         r  fir/firU0/readptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/readptr_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir/firU0/readptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fir/firU0/readptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            fir/firU0/readptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir/firU0/readptr_reg[1]/Q
                         net (fo=8, unplaced)         0.147     0.972    fir/firU0/readptr_reg_n_0_[1]
                                                                      r  fir/firU0/readptr[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  fir/firU0/readptr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    fir/firU0/readptr[2]_i_1_n_0
                         FDCE                                         r  fir/firU0/readptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/readptr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir/firU0/readptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 6.970 }
Period(ns):         13.940
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.940      10.996               mprj/user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.940      10.996               mprj/user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.940      10.996               mprj/user_bram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.940      10.996               mprj/user_bram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.940      11.364               fir/firU0/data_RAM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.940      11.364               fir/firU0/data_RAM/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.940      11.364               fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.940      11.364               fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.940      11.364               mprj/user_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.940      11.364               mprj/user_bram/RAM_reg_1/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/Done_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/Done_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/WaitRD_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/WaitRD_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/awriting_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/awriting_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/backp_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/backp_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/Done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/Done_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/WaitRD_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/WaitRD_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/awriting_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/awriting_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/backp_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/backp_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.970       6.470                fir/firU0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.350ns (49.168%)  route 4.497ns (50.832%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      f  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[18]
                                                                      f  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    fir/firU0/tap_RAM/RAM_reg_43
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.492 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=50, unplaced)        0.531     3.023    fir/firU0/wbs_adr_i[27]
                                                                      f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.147 f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=4, unplaced)         0.473     3.620    fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_2_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.744 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=30, unplaced)        0.972     4.716    fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[10]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.840 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.289    mprj/user_bram/wbs_dat_o[10]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.413 r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.213    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.848 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.848    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.350ns (49.168%)  route 4.497ns (50.832%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      f  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[18]
                                                                      f  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    fir/firU0/tap_RAM/RAM_reg_43
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.492 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=50, unplaced)        0.531     3.023    fir/firU0/wbs_adr_i[27]
                                                                      f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.147 f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=4, unplaced)         0.473     3.620    fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_2_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.744 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=30, unplaced)        0.972     4.716    fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.840 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.289    mprj/user_bram/wbs_dat_o[11]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.413 r  mprj/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.213    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.848 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.848    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.350ns (49.168%)  route 4.497ns (50.832%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      f  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[18]
                                                                      f  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    fir/firU0/tap_RAM/RAM_reg_43
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.492 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=50, unplaced)        0.531     3.023    fir/firU0/wbs_adr_i[27]
                                                                      f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.147 f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=4, unplaced)         0.473     3.620    fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_2_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.744 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=30, unplaced)        0.972     4.716    fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[12]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.840 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.289    mprj/user_bram/wbs_dat_o[12]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.413 r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.213    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.848 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.848    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.350ns (49.168%)  route 4.497ns (50.832%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      f  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[18]
                                                                      f  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    fir/firU0/tap_RAM/RAM_reg_43
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.492 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=50, unplaced)        0.531     3.023    fir/firU0/wbs_adr_i[27]
                                                                      f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.147 f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=4, unplaced)         0.473     3.620    fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_2_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.744 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=30, unplaced)        0.972     4.716    fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[13]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.840 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.289    mprj/user_bram/wbs_dat_o[13]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.413 r  mprj/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.213    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.848 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.848    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.350ns (49.168%)  route 4.497ns (50.832%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      f  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[18]
                                                                      f  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    fir/firU0/tap_RAM/RAM_reg_43
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.492 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=50, unplaced)        0.531     3.023    fir/firU0/wbs_adr_i[27]
                                                                      f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.147 f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=4, unplaced)         0.473     3.620    fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_2_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.744 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=30, unplaced)        0.972     4.716    fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[14]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.840 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.289    mprj/user_bram/wbs_dat_o[14]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.413 r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.213    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.848 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.848    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.350ns (49.168%)  route 4.497ns (50.832%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      f  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[18]
                                                                      f  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    fir/firU0/tap_RAM/RAM_reg_43
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.492 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=50, unplaced)        0.531     3.023    fir/firU0/wbs_adr_i[27]
                                                                      f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.147 f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=4, unplaced)         0.473     3.620    fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_2_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.744 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=30, unplaced)        0.972     4.716    fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[15]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.840 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.289    mprj/user_bram/wbs_dat_o[15]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.413 r  mprj/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.213    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.848 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.848    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.350ns (49.168%)  route 4.497ns (50.832%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      f  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[18]
                                                                      f  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    fir/firU0/tap_RAM/RAM_reg_43
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.492 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=50, unplaced)        0.531     3.023    fir/firU0/wbs_adr_i[27]
                                                                      f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.147 f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=4, unplaced)         0.473     3.620    fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_2_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.744 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=30, unplaced)        0.972     4.716    fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[16]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.840 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.289    mprj/user_bram/wbs_dat_o[16]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.413 r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.213    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.848 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.848    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.350ns (49.168%)  route 4.497ns (50.832%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      f  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[18]
                                                                      f  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    fir/firU0/tap_RAM/RAM_reg_43
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.492 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=50, unplaced)        0.531     3.023    fir/firU0/wbs_adr_i[27]
                                                                      f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.147 f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=4, unplaced)         0.473     3.620    fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_2_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.744 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=30, unplaced)        0.972     4.716    fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[17]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.840 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.289    mprj/user_bram/wbs_dat_o[17]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.413 r  mprj/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.213    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.848 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.848    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.350ns (49.168%)  route 4.497ns (50.832%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      f  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[18]
                                                                      f  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    fir/firU0/tap_RAM/RAM_reg_43
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.492 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=50, unplaced)        0.531     3.023    fir/firU0/wbs_adr_i[27]
                                                                      f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.147 f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=4, unplaced)         0.473     3.620    fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_2_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.744 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=30, unplaced)        0.972     4.716    fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[18]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.840 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[18]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.289    mprj/user_bram/wbs_dat_o[18]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.413 r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.213    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.848 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.848    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.350ns (49.168%)  route 4.497ns (50.832%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      f  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[18]
                                                                      f  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    fir/firU0/tap_RAM/RAM_reg_43
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.492 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=50, unplaced)        0.531     3.023    fir/firU0/wbs_adr_i[27]
                                                                      f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.147 f  fir/firU0/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=4, unplaced)         0.473     3.620    fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_2_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.744 f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=30, unplaced)        0.972     4.716    fir/firU0/tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_dat_o_OBUF[19]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.840 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[19]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.289    mprj/user_bram/wbs_dat_o[19]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[19]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.413 r  mprj/user_bram/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.213    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.848 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.848    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[1]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=38, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[1]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=38, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[1]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=38, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[1]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=38, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[1]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=38, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[1]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=38, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[1]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=38, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[1]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=38, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[1]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=38, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[1]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=38, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.910 r  fir/firU0/tap_RAM/RAM_reg/DOADO[10]
                         net (fo=43, unplaced)        0.800     5.710    fir/firU0/tap_RAM/Do00[10]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[10]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/user_bram/wbs_dat_o[10]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.407 r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.910 r  fir/firU0/tap_RAM/RAM_reg/DOADO[11]
                         net (fo=42, unplaced)        0.800     5.710    fir/firU0/tap_RAM/Do00[11]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[11]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/user_bram/wbs_dat_o[11]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.407 r  mprj/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.910 r  fir/firU0/tap_RAM/RAM_reg/DOADO[12]
                         net (fo=38, unplaced)        0.800     5.710    fir/firU0/tap_RAM/Do00[12]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[12]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/user_bram/wbs_dat_o[12]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.407 r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.910 r  fir/firU0/tap_RAM/RAM_reg/DOADO[13]
                         net (fo=37, unplaced)        0.800     5.710    fir/firU0/tap_RAM/Do00[13]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[13]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/user_bram/wbs_dat_o[13]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.407 r  mprj/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.910 r  fir/firU0/tap_RAM/RAM_reg/DOADO[14]
                         net (fo=36, unplaced)        0.800     5.710    fir/firU0/tap_RAM/Do00[14]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[14]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/user_bram/wbs_dat_o[14]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.407 r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.910 r  fir/firU0/tap_RAM/RAM_reg/DOADO[15]
                         net (fo=32, unplaced)        0.800     5.710    fir/firU0/tap_RAM/Do00[15]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[15]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/user_bram/wbs_dat_o[15]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.407 r  mprj/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  fir/firU0/tap_RAM/RAM_reg/DOBDO[0]
                         net (fo=31, unplaced)        0.800     5.710    fir/firU0/tap_RAM/Do00[16]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[16]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/user_bram/wbs_dat_o[16]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.407 r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  fir/firU0/tap_RAM/RAM_reg/DOBDO[1]
                         net (fo=30, unplaced)        0.800     5.710    fir/firU0/tap_RAM/Do00[17]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[17]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/user_bram/wbs_dat_o[17]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.407 r  mprj/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.910 r  fir/firU0/tap_RAM/RAM_reg/DOBDO[2]
                         net (fo=26, unplaced)        0.800     5.710    fir/firU0/tap_RAM/Do00[18]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[18]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[18]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/user_bram/wbs_dat_o[18]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.407 r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.910 r  fir/firU0/tap_RAM/RAM_reg/DOBDO[3]
                         net (fo=25, unplaced)        0.800     5.710    fir/firU0/tap_RAM/Do00[19]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[19]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[19]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/user_bram/wbs_dat_o[19]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[19]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.407 r  mprj/user_bram/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/ready_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.413ns (69.236%)  route 0.628ns (30.764%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/clk
                         FDRE                                         r  mprj/ready_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.861 r  mprj/ready_reg[2]/Q
                         net (fo=4, unplaced)         0.291     1.151    mprj/ready_reg[2]
                                                                      r  mprj/wbs_ack_o_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.249 r  mprj/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.586    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.738 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.738    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.351%)  route 0.677ns (32.649%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/status_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir/firU0/status_reg[4]/Q
                         net (fo=1, unplaced)         0.340     1.164    fir/firU0/tap_RAM/status[2]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[4]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.262 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.599    wbs_dat_o_OBUF[4]
                                                                      r  wbs_dat_o_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[4]
                                                                      r  wbs_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/status_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.351%)  route 0.677ns (32.649%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/status_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir/firU0/status_reg[5]/Q
                         net (fo=1, unplaced)         0.340     1.164    fir/firU0/tap_RAM/status[3]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[5]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.262 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.599    wbs_dat_o_OBUF[5]
                                                                      r  wbs_dat_o_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.751 r  wbs_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.751    wbs_dat_o[5]
                                                                      r  wbs_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir/firU0/status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.396ns (67.201%)  route 0.681ns (32.799%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir/firU0/status_reg[1]/Q
                         net (fo=2, unplaced)         0.344     1.169    fir/firU0/tap_RAM/status[0]
                                                                      r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.267 r  fir/firU0/tap_RAM/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.604    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.755 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.755    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            io_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.282 r  mprj/user_bram/RAM_reg_0/DOBDO[0]
                         net (fo=2, unplaced)         0.337     1.619    io_out_OBUF[0]
                                                                      r  io_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  io_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.770    io_out[0]
                                                                      r  io_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            io_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     1.282 r  mprj/user_bram/RAM_reg_1/DOBDO[2]
                         net (fo=2, unplaced)         0.337     1.619    io_out_OBUF[10]
                                                                      r  io_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  io_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.770    io_out[10]
                                                                      r  io_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            io_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     1.282 r  mprj/user_bram/RAM_reg_1/DOBDO[3]
                         net (fo=2, unplaced)         0.337     1.619    io_out_OBUF[11]
                                                                      r  io_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  io_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.770    io_out[11]
                                                                      r  io_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            io_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     1.282 r  mprj/user_bram/RAM_reg_1/DOBDO[4]
                         net (fo=2, unplaced)         0.337     1.619    io_out_OBUF[12]
                                                                      r  io_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  io_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.770    io_out[12]
                                                                      r  io_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            io_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     1.282 r  mprj/user_bram/RAM_reg_1/DOBDO[5]
                         net (fo=2, unplaced)         0.337     1.619    io_out_OBUF[13]
                                                                      r  io_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  io_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.770    io_out[13]
                                                                      r  io_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Destination:            io_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/user_bram/wb_clk_i_IBUF
                                                                      r  mprj/user_bram/RAM_reg_0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=12, unplaced)        0.114     0.697    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     1.282 r  mprj/user_bram/RAM_reg_1/DOBDO[6]
                         net (fo=2, unplaced)         0.337     1.619    io_out_OBUF[14]
                                                                      r  io_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.770 r  io_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.770    io_out[14]
                                                                      r  io_out[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           540 Endpoints
Min Delay           540 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            fir/firU0/data_RAM/RAM_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.708ns (29.781%)  route 4.026ns (70.219%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir/firU0/tap_RAM/wbs_adr_i_IBUF[10]
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.460     2.355    fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.479 r  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.946    fir/firU0/tap_RAM/wbs_stb_i
                                                                      r  fir/firU0/tap_RAM/writing_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     3.062 r  fir/firU0/tap_RAM/writing_i_2/O
                         net (fo=8, unplaced)         0.487     3.549    fir/firU0/data_RAM/WaitRD_reg_0
                                                                      r  fir/firU0/data_RAM/RAM_reg_i_38/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  fir/firU0/data_RAM/RAM_reg_i_38/O
                         net (fo=33, unplaced)        0.521     4.194    fir/firU0/data_RAM/RAM_reg_i_38_n_0
                                                                      r  fir/firU0/data_RAM/WaitRD_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.318 r  fir/firU0/data_RAM/WaitRD_i_1/O
                         net (fo=10, unplaced)        0.492     4.810    fir/firU0/data_RAM/p_0_in13_out
                                                                      r  fir/firU0/data_RAM/RAM_reg_i_37__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.934 r  fir/firU0/data_RAM/RAM_reg_i_37__0/O
                         net (fo=4, unplaced)         0.800     5.734    fir/firU0/data_RAM/RAM_reg_i_37__0_n_0
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            fir/firU0/data_RAM/RAM_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.708ns (29.781%)  route 4.026ns (70.219%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir/firU0/tap_RAM/wbs_adr_i_IBUF[10]
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.460     2.355    fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.479 r  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.946    fir/firU0/tap_RAM/wbs_stb_i
                                                                      r  fir/firU0/tap_RAM/writing_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     3.062 r  fir/firU0/tap_RAM/writing_i_2/O
                         net (fo=8, unplaced)         0.487     3.549    fir/firU0/data_RAM/WaitRD_reg_0
                                                                      r  fir/firU0/data_RAM/RAM_reg_i_38/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  fir/firU0/data_RAM/RAM_reg_i_38/O
                         net (fo=33, unplaced)        0.521     4.194    fir/firU0/data_RAM/RAM_reg_i_38_n_0
                                                                      r  fir/firU0/data_RAM/WaitRD_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.318 r  fir/firU0/data_RAM/WaitRD_i_1/O
                         net (fo=10, unplaced)        0.492     4.810    fir/firU0/data_RAM/p_0_in13_out
                                                                      r  fir/firU0/data_RAM/RAM_reg_i_37__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.934 r  fir/firU0/data_RAM/RAM_reg_i_37__0/O
                         net (fo=4, unplaced)         0.800     5.734    fir/firU0/data_RAM/RAM_reg_i_37__0_n_0
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            fir/firU0/data_RAM/RAM_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.708ns (29.781%)  route 4.026ns (70.219%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir/firU0/tap_RAM/wbs_adr_i_IBUF[10]
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.460     2.355    fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.479 r  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.946    fir/firU0/tap_RAM/wbs_stb_i
                                                                      r  fir/firU0/tap_RAM/writing_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     3.062 r  fir/firU0/tap_RAM/writing_i_2/O
                         net (fo=8, unplaced)         0.487     3.549    fir/firU0/data_RAM/WaitRD_reg_0
                                                                      r  fir/firU0/data_RAM/RAM_reg_i_38/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  fir/firU0/data_RAM/RAM_reg_i_38/O
                         net (fo=33, unplaced)        0.521     4.194    fir/firU0/data_RAM/RAM_reg_i_38_n_0
                                                                      r  fir/firU0/data_RAM/WaitRD_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.318 r  fir/firU0/data_RAM/WaitRD_i_1/O
                         net (fo=10, unplaced)        0.492     4.810    fir/firU0/data_RAM/p_0_in13_out
                                                                      r  fir/firU0/data_RAM/RAM_reg_i_37__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.934 r  fir/firU0/data_RAM/RAM_reg_i_37__0/O
                         net (fo=4, unplaced)         0.800     5.734    fir/firU0/data_RAM/RAM_reg_i_37__0_n_0
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            fir/firU0/data_RAM/RAM_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.708ns (29.781%)  route 4.026ns (70.219%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir/firU0/tap_RAM/wbs_adr_i_IBUF[10]
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.460     2.355    fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.479 r  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.946    fir/firU0/tap_RAM/wbs_stb_i
                                                                      r  fir/firU0/tap_RAM/writing_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     3.062 r  fir/firU0/tap_RAM/writing_i_2/O
                         net (fo=8, unplaced)         0.487     3.549    fir/firU0/data_RAM/WaitRD_reg_0
                                                                      r  fir/firU0/data_RAM/RAM_reg_i_38/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.673 r  fir/firU0/data_RAM/RAM_reg_i_38/O
                         net (fo=33, unplaced)        0.521     4.194    fir/firU0/data_RAM/RAM_reg_i_38_n_0
                                                                      r  fir/firU0/data_RAM/WaitRD_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.318 r  fir/firU0/data_RAM/WaitRD_i_1/O
                         net (fo=10, unplaced)        0.492     4.810    fir/firU0/data_RAM/p_0_in13_out
                                                                      r  fir/firU0/data_RAM/RAM_reg_i_37__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.934 r  fir/firU0/data_RAM/RAM_reg_i_37__0/O
                         net (fo=4, unplaced)         0.800     5.734    fir/firU0/data_RAM/RAM_reg_i_37__0_n_0
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    fir/firU0/data_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/data_RAM/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            fir/firU0/tap_RAM/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.712ns  (logic 1.708ns (29.896%)  route 4.004ns (70.104%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir/firU0/tap_RAM/wbs_adr_i_IBUF[10]
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.460     2.355    fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.479 r  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.946    fir/firU0/tap_RAM/wbs_stb_i
                                                                      r  fir/firU0/tap_RAM/writing_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     3.062 r  fir/firU0/tap_RAM/writing_i_2/O
                         net (fo=8, unplaced)         0.487     3.549    fir/firU0/tap_RAM/wbs_we_i
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.673 r  fir/firU0/tap_RAM/RAM_reg_i_42/O
                         net (fo=3, unplaced)         0.467     4.140    fir/firU0/tap_RAM/awriting_reg_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_39__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.264 r  fir/firU0/tap_RAM/RAM_reg_i_39__0/O
                         net (fo=37, unplaced)        0.524     4.788    fir/firU0/tap_RAM/RAM_reg_i_39__0_n_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.912 r  fir/firU0/tap_RAM/RAM_reg_i_4/O
                         net (fo=2, unplaced)         0.800     5.712    fir/firU0/tap_RAM/RAM_reg_i_4_n_0
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            fir/firU0/tap_RAM/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.712ns  (logic 1.708ns (29.896%)  route 4.004ns (70.104%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir/firU0/tap_RAM/wbs_adr_i_IBUF[10]
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.460     2.355    fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.479 r  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.946    fir/firU0/tap_RAM/wbs_stb_i
                                                                      r  fir/firU0/tap_RAM/writing_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     3.062 r  fir/firU0/tap_RAM/writing_i_2/O
                         net (fo=8, unplaced)         0.487     3.549    fir/firU0/tap_RAM/wbs_we_i
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.673 r  fir/firU0/tap_RAM/RAM_reg_i_42/O
                         net (fo=3, unplaced)         0.467     4.140    fir/firU0/tap_RAM/awriting_reg_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_39__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.264 r  fir/firU0/tap_RAM/RAM_reg_i_39__0/O
                         net (fo=37, unplaced)        0.524     4.788    fir/firU0/tap_RAM/RAM_reg_i_39__0_n_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.912 r  fir/firU0/tap_RAM/RAM_reg_i_3/O
                         net (fo=2, unplaced)         0.800     5.712    fir/firU0/tap_RAM/RAM_reg_i_3_n_0
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            fir/firU0/tap_RAM/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.712ns  (logic 1.708ns (29.896%)  route 4.004ns (70.104%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir/firU0/tap_RAM/wbs_adr_i_IBUF[10]
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.460     2.355    fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.479 r  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.946    fir/firU0/tap_RAM/wbs_stb_i
                                                                      r  fir/firU0/tap_RAM/writing_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     3.062 r  fir/firU0/tap_RAM/writing_i_2/O
                         net (fo=8, unplaced)         0.487     3.549    fir/firU0/tap_RAM/wbs_we_i
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.673 r  fir/firU0/tap_RAM/RAM_reg_i_42/O
                         net (fo=3, unplaced)         0.467     4.140    fir/firU0/tap_RAM/awriting_reg_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_39__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.264 r  fir/firU0/tap_RAM/RAM_reg_i_39__0/O
                         net (fo=37, unplaced)        0.524     4.788    fir/firU0/tap_RAM/RAM_reg_i_39__0_n_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.912 r  fir/firU0/tap_RAM/RAM_reg_i_2/O
                         net (fo=2, unplaced)         0.800     5.712    fir/firU0/tap_RAM/RAM_reg_i_2_n_0
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            fir/firU0/tap_RAM/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.712ns  (logic 1.708ns (29.896%)  route 4.004ns (70.104%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir/firU0/tap_RAM/wbs_adr_i_IBUF[10]
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.460     2.355    fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.479 r  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.946    fir/firU0/tap_RAM/wbs_stb_i
                                                                      r  fir/firU0/tap_RAM/writing_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     3.062 r  fir/firU0/tap_RAM/writing_i_2/O
                         net (fo=8, unplaced)         0.487     3.549    fir/firU0/tap_RAM/wbs_we_i
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.673 r  fir/firU0/tap_RAM/RAM_reg_i_42/O
                         net (fo=3, unplaced)         0.467     4.140    fir/firU0/tap_RAM/awriting_reg_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_39__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.264 r  fir/firU0/tap_RAM/RAM_reg_i_39__0/O
                         net (fo=37, unplaced)        0.524     4.788    fir/firU0/tap_RAM/RAM_reg_i_39__0_n_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.912 r  fir/firU0/tap_RAM/RAM_reg_i_1/O
                         net (fo=2, unplaced)         0.800     5.712    fir/firU0/tap_RAM/RAM_reg_i_1_n_0
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            fir/firU0/tap_RAM/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.712ns  (logic 1.708ns (29.896%)  route 4.004ns (70.104%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir/firU0/tap_RAM/wbs_adr_i_IBUF[10]
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.460     2.355    fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.479 r  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.946    fir/firU0/tap_RAM/wbs_stb_i
                                                                      r  fir/firU0/tap_RAM/writing_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     3.062 r  fir/firU0/tap_RAM/writing_i_2/O
                         net (fo=8, unplaced)         0.487     3.549    fir/firU0/tap_RAM/wbs_we_i
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.673 r  fir/firU0/tap_RAM/RAM_reg_i_42/O
                         net (fo=3, unplaced)         0.467     4.140    fir/firU0/tap_RAM/awriting_reg_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_39__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.264 r  fir/firU0/tap_RAM/RAM_reg_i_39__0/O
                         net (fo=37, unplaced)        0.524     4.788    fir/firU0/tap_RAM/RAM_reg_i_39__0_n_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.912 r  fir/firU0/tap_RAM/RAM_reg_i_4/O
                         net (fo=2, unplaced)         0.800     5.712    fir/firU0/tap_RAM/RAM_reg_i_4_n_0
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[24]
                            (input port)
  Destination:            fir/firU0/tap_RAM/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.712ns  (logic 1.708ns (29.896%)  route 4.004ns (70.104%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[24]
                                                                      f  wbs_adr_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    fir/firU0/tap_RAM/wbs_adr_i_IBUF[10]
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.460     2.355    fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_5_n_0
                                                                      f  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.479 r  fir/firU0/tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.946    fir/firU0/tap_RAM/wbs_stb_i
                                                                      r  fir/firU0/tap_RAM/writing_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     3.062 r  fir/firU0/tap_RAM/writing_i_2/O
                         net (fo=8, unplaced)         0.487     3.549    fir/firU0/tap_RAM/wbs_we_i
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.673 r  fir/firU0/tap_RAM/RAM_reg_i_42/O
                         net (fo=3, unplaced)         0.467     4.140    fir/firU0/tap_RAM/awriting_reg_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_39__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.264 r  fir/firU0/tap_RAM/RAM_reg_i_39__0/O
                         net (fo=37, unplaced)        0.524     4.788    fir/firU0/tap_RAM/RAM_reg_i_39__0_n_0
                                                                      r  fir/firU0/tap_RAM/RAM_reg_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.912 r  fir/firU0/tap_RAM/RAM_reg_i_3/O
                         net (fo=2, unplaced)         0.800     5.712    fir/firU0/tap_RAM/RAM_reg_i_3_n_0
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    fir/firU0/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  fir/firU0/tap_RAM/RAM_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir/firU0/Done_reg/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=161, unplaced)       0.337     0.538    fir/firU0/wb_rst_i_IBUF
                         FDCE                                         f  fir/firU0/Done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/Done_reg/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir/firU0/WaitRD_reg/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=161, unplaced)       0.337     0.538    fir/firU0/wb_rst_i_IBUF
                         FDCE                                         f  fir/firU0/WaitRD_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/WaitRD_reg/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir/firU0/awriting_reg/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=161, unplaced)       0.337     0.538    fir/firU0/wb_rst_i_IBUF
                         FDCE                                         f  fir/firU0/awriting_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/awriting_reg/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir/firU0/backp_reg/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=161, unplaced)       0.337     0.538    fir/firU0/wb_rst_i_IBUF
                         FDCE                                         f  fir/firU0/backp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/backp_reg/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir/firU0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=161, unplaced)       0.337     0.538    fir/firU0/wb_rst_i_IBUF
                         FDCE                                         f  fir/firU0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/cnt_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir/firU0/cnt_reg[10]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=161, unplaced)       0.337     0.538    fir/firU0/wb_rst_i_IBUF
                         FDCE                                         f  fir/firU0/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/cnt_reg[10]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir/firU0/cnt_reg[11]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=161, unplaced)       0.337     0.538    fir/firU0/wb_rst_i_IBUF
                         FDCE                                         f  fir/firU0/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/cnt_reg[11]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir/firU0/cnt_reg[12]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=161, unplaced)       0.337     0.538    fir/firU0/wb_rst_i_IBUF
                         FDCE                                         f  fir/firU0/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/cnt_reg[12]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir/firU0/cnt_reg[13]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=161, unplaced)       0.337     0.538    fir/firU0/wb_rst_i_IBUF
                         FDCE                                         f  fir/firU0/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/cnt_reg[13]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir/firU0/cnt_reg[14]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@6.970ns period=13.940ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=161, unplaced)       0.337     0.538    fir/firU0/wb_rst_i_IBUF
                         FDCE                                         f  fir/firU0/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    fir/firU0/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir/firU0/cnt_reg[14]/C





