// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package power_manager_reg_pkg;

  // Address widths within the block
  parameter int BlockAw = 9;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {logic q;} power_manager_reg2hw_wakeup_state_reg_t;

  typedef struct packed {logic [31:0] q;} power_manager_reg2hw_restore_address_reg_t;

  typedef struct packed {logic [31:0] q;} power_manager_reg2hw_en_wait_for_intr_reg_t;

  typedef struct packed {logic [31:0] q;} power_manager_reg2hw_intr_state_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_core_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_core_ack_reg_t;

  typedef struct packed {logic [31:0] q;} power_manager_reg2hw_cpu_reset_assert_counter_reg_t;

  typedef struct packed {logic [31:0] q;} power_manager_reg2hw_cpu_reset_deassert_counter_reg_t;

  typedef struct packed {logic [31:0] q;} power_manager_reg2hw_cpu_switch_off_counter_reg_t;

  typedef struct packed {logic [31:0] q;} power_manager_reg2hw_cpu_switch_on_counter_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_cpu_wait_ack_switch_on_counter_reg_t;

  typedef struct packed {logic [31:0] q;} power_manager_reg2hw_cpu_iso_off_counter_reg_t;

  typedef struct packed {logic [31:0] q;} power_manager_reg2hw_cpu_iso_on_counter_reg_t;

  typedef struct packed {
    struct packed {logic q;} cpu_reset_assert_stop_bit_counter;
    struct packed {logic q;} cpu_reset_deassert_stop_bit_counter;
    struct packed {logic q;} cpu_switch_off_stop_bit_counter;
    struct packed {logic q;} cpu_switch_on_stop_bit_counter;
    struct packed {logic q;} cpu_iso_off_stop_bit_counter;
    struct packed {logic q;} cpu_iso_on_stop_bit_counter;
  } power_manager_reg2hw_cpu_counters_stop_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_periph_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_periph_reset_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_periph_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_periph_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_periph_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_periph_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_0_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_0_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_0_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_0_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_0_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_0_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_1_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_1_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_1_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_1_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_1_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_1_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_2_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_2_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_2_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_2_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_2_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_2_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_3_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_3_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_3_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_3_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_3_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_3_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_4_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_4_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_4_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_4_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_4_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_4_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_5_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_5_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_5_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_5_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_5_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_5_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_6_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_6_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_6_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_6_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_6_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_6_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_7_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_7_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_7_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_7_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_7_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_7_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_8_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_8_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_8_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_8_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_8_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_8_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_9_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_9_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_9_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_9_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_9_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_9_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_10_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_10_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_10_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_10_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_10_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_10_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_11_clk_gate_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_ram_block_11_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_11_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_11_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_11_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_ram_11_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_power_gate_external_0_ack_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_external_0_reset_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_external_0_switch_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_external_0_wait_ack_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_external_0_iso_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_external_ram_0_retentive_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_master_cpu_force_switch_off_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_master_cpu_force_switch_on_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_master_cpu_force_reset_assert_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_master_cpu_force_reset_deassert_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_master_cpu_force_iso_off_reg_t;

  typedef struct packed {logic q;} power_manager_reg2hw_master_cpu_force_iso_on_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } power_manager_hw2reg_intr_state_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_core_ack_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } power_manager_hw2reg_cpu_reset_assert_counter_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } power_manager_hw2reg_cpu_reset_deassert_counter_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } power_manager_hw2reg_cpu_switch_off_counter_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } power_manager_hw2reg_cpu_switch_on_counter_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } power_manager_hw2reg_cpu_iso_off_counter_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } power_manager_hw2reg_cpu_iso_on_counter_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_periph_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_0_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_1_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_2_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_3_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_4_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_5_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_6_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_7_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_8_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_9_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_10_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_ram_block_11_ack_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } power_manager_hw2reg_power_gate_external_0_ack_reg_t;

  typedef struct packed {
    logic [2:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_core_reg_t;

  typedef struct packed {
    logic [2:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_periph_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_0_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_1_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_2_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_3_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_4_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_5_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_6_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_7_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_8_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_9_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_10_reg_t;

  typedef struct packed {
    logic [1:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_ram_block_11_reg_t;

  typedef struct packed {
    logic [2:0] d;
    logic       de;
  } power_manager_hw2reg_monitor_power_gate_external_0_reg_t;

  // Register -> HW type
  typedef struct packed {
    power_manager_reg2hw_wakeup_state_reg_t wakeup_state;  // [387:387]
    power_manager_reg2hw_restore_address_reg_t restore_address;  // [386:355]
    power_manager_reg2hw_en_wait_for_intr_reg_t en_wait_for_intr;  // [354:323]
    power_manager_reg2hw_intr_state_reg_t intr_state;  // [322:291]
    power_manager_reg2hw_power_gate_core_reg_t power_gate_core;  // [290:290]
    power_manager_reg2hw_power_gate_core_ack_reg_t power_gate_core_ack;  // [289:289]
    power_manager_reg2hw_cpu_reset_assert_counter_reg_t cpu_reset_assert_counter;  // [288:257]
    power_manager_reg2hw_cpu_reset_deassert_counter_reg_t cpu_reset_deassert_counter;  // [256:225]
    power_manager_reg2hw_cpu_switch_off_counter_reg_t cpu_switch_off_counter;  // [224:193]
    power_manager_reg2hw_cpu_switch_on_counter_reg_t cpu_switch_on_counter;  // [192:161]
    power_manager_reg2hw_cpu_wait_ack_switch_on_counter_reg_t cpu_wait_ack_switch_on_counter; // [160:160]
    power_manager_reg2hw_cpu_iso_off_counter_reg_t cpu_iso_off_counter;  // [159:128]
    power_manager_reg2hw_cpu_iso_on_counter_reg_t cpu_iso_on_counter;  // [127:96]
    power_manager_reg2hw_cpu_counters_stop_reg_t cpu_counters_stop;  // [95:90]
    power_manager_reg2hw_power_gate_periph_ack_reg_t power_gate_periph_ack;  // [89:89]
    power_manager_reg2hw_periph_reset_reg_t periph_reset;  // [88:88]
    power_manager_reg2hw_periph_switch_reg_t periph_switch;  // [87:87]
    power_manager_reg2hw_periph_wait_ack_switch_on_reg_t periph_wait_ack_switch_on;  // [86:86]
    power_manager_reg2hw_periph_iso_reg_t periph_iso;  // [85:85]
    power_manager_reg2hw_periph_clk_gate_reg_t periph_clk_gate;  // [84:84]
    power_manager_reg2hw_ram_0_clk_gate_reg_t ram_0_clk_gate;  // [83:83]
    power_manager_reg2hw_power_gate_ram_block_0_ack_reg_t power_gate_ram_block_0_ack;  // [82:82]
    power_manager_reg2hw_ram_0_switch_reg_t ram_0_switch;  // [81:81]
    power_manager_reg2hw_ram_0_wait_ack_switch_on_reg_t ram_0_wait_ack_switch_on;  // [80:80]
    power_manager_reg2hw_ram_0_iso_reg_t ram_0_iso;  // [79:79]
    power_manager_reg2hw_ram_0_retentive_reg_t ram_0_retentive;  // [78:78]
    power_manager_reg2hw_ram_1_clk_gate_reg_t ram_1_clk_gate;  // [77:77]
    power_manager_reg2hw_power_gate_ram_block_1_ack_reg_t power_gate_ram_block_1_ack;  // [76:76]
    power_manager_reg2hw_ram_1_switch_reg_t ram_1_switch;  // [75:75]
    power_manager_reg2hw_ram_1_wait_ack_switch_on_reg_t ram_1_wait_ack_switch_on;  // [74:74]
    power_manager_reg2hw_ram_1_iso_reg_t ram_1_iso;  // [73:73]
    power_manager_reg2hw_ram_1_retentive_reg_t ram_1_retentive;  // [72:72]
    power_manager_reg2hw_ram_2_clk_gate_reg_t ram_2_clk_gate;  // [71:71]
    power_manager_reg2hw_power_gate_ram_block_2_ack_reg_t power_gate_ram_block_2_ack;  // [70:70]
    power_manager_reg2hw_ram_2_switch_reg_t ram_2_switch;  // [69:69]
    power_manager_reg2hw_ram_2_wait_ack_switch_on_reg_t ram_2_wait_ack_switch_on;  // [68:68]
    power_manager_reg2hw_ram_2_iso_reg_t ram_2_iso;  // [67:67]
    power_manager_reg2hw_ram_2_retentive_reg_t ram_2_retentive;  // [66:66]
    power_manager_reg2hw_ram_3_clk_gate_reg_t ram_3_clk_gate;  // [65:65]
    power_manager_reg2hw_power_gate_ram_block_3_ack_reg_t power_gate_ram_block_3_ack;  // [64:64]
    power_manager_reg2hw_ram_3_switch_reg_t ram_3_switch;  // [63:63]
    power_manager_reg2hw_ram_3_wait_ack_switch_on_reg_t ram_3_wait_ack_switch_on;  // [62:62]
    power_manager_reg2hw_ram_3_iso_reg_t ram_3_iso;  // [61:61]
    power_manager_reg2hw_ram_3_retentive_reg_t ram_3_retentive;  // [60:60]
    power_manager_reg2hw_ram_4_clk_gate_reg_t ram_4_clk_gate;  // [59:59]
    power_manager_reg2hw_power_gate_ram_block_4_ack_reg_t power_gate_ram_block_4_ack;  // [58:58]
    power_manager_reg2hw_ram_4_switch_reg_t ram_4_switch;  // [57:57]
    power_manager_reg2hw_ram_4_wait_ack_switch_on_reg_t ram_4_wait_ack_switch_on;  // [56:56]
    power_manager_reg2hw_ram_4_iso_reg_t ram_4_iso;  // [55:55]
    power_manager_reg2hw_ram_4_retentive_reg_t ram_4_retentive;  // [54:54]
    power_manager_reg2hw_ram_5_clk_gate_reg_t ram_5_clk_gate;  // [53:53]
    power_manager_reg2hw_power_gate_ram_block_5_ack_reg_t power_gate_ram_block_5_ack;  // [52:52]
    power_manager_reg2hw_ram_5_switch_reg_t ram_5_switch;  // [51:51]
    power_manager_reg2hw_ram_5_wait_ack_switch_on_reg_t ram_5_wait_ack_switch_on;  // [50:50]
    power_manager_reg2hw_ram_5_iso_reg_t ram_5_iso;  // [49:49]
    power_manager_reg2hw_ram_5_retentive_reg_t ram_5_retentive;  // [48:48]
    power_manager_reg2hw_ram_6_clk_gate_reg_t ram_6_clk_gate;  // [47:47]
    power_manager_reg2hw_power_gate_ram_block_6_ack_reg_t power_gate_ram_block_6_ack;  // [46:46]
    power_manager_reg2hw_ram_6_switch_reg_t ram_6_switch;  // [45:45]
    power_manager_reg2hw_ram_6_wait_ack_switch_on_reg_t ram_6_wait_ack_switch_on;  // [44:44]
    power_manager_reg2hw_ram_6_iso_reg_t ram_6_iso;  // [43:43]
    power_manager_reg2hw_ram_6_retentive_reg_t ram_6_retentive;  // [42:42]
    power_manager_reg2hw_ram_7_clk_gate_reg_t ram_7_clk_gate;  // [41:41]
    power_manager_reg2hw_power_gate_ram_block_7_ack_reg_t power_gate_ram_block_7_ack;  // [40:40]
    power_manager_reg2hw_ram_7_switch_reg_t ram_7_switch;  // [39:39]
    power_manager_reg2hw_ram_7_wait_ack_switch_on_reg_t ram_7_wait_ack_switch_on;  // [38:38]
    power_manager_reg2hw_ram_7_iso_reg_t ram_7_iso;  // [37:37]
    power_manager_reg2hw_ram_7_retentive_reg_t ram_7_retentive;  // [36:36]
    power_manager_reg2hw_ram_8_clk_gate_reg_t ram_8_clk_gate;  // [35:35]
    power_manager_reg2hw_power_gate_ram_block_8_ack_reg_t power_gate_ram_block_8_ack;  // [34:34]
    power_manager_reg2hw_ram_8_switch_reg_t ram_8_switch;  // [33:33]
    power_manager_reg2hw_ram_8_wait_ack_switch_on_reg_t ram_8_wait_ack_switch_on;  // [32:32]
    power_manager_reg2hw_ram_8_iso_reg_t ram_8_iso;  // [31:31]
    power_manager_reg2hw_ram_8_retentive_reg_t ram_8_retentive;  // [30:30]
    power_manager_reg2hw_ram_9_clk_gate_reg_t ram_9_clk_gate;  // [29:29]
    power_manager_reg2hw_power_gate_ram_block_9_ack_reg_t power_gate_ram_block_9_ack;  // [28:28]
    power_manager_reg2hw_ram_9_switch_reg_t ram_9_switch;  // [27:27]
    power_manager_reg2hw_ram_9_wait_ack_switch_on_reg_t ram_9_wait_ack_switch_on;  // [26:26]
    power_manager_reg2hw_ram_9_iso_reg_t ram_9_iso;  // [25:25]
    power_manager_reg2hw_ram_9_retentive_reg_t ram_9_retentive;  // [24:24]
    power_manager_reg2hw_ram_10_clk_gate_reg_t ram_10_clk_gate;  // [23:23]
    power_manager_reg2hw_power_gate_ram_block_10_ack_reg_t power_gate_ram_block_10_ack;  // [22:22]
    power_manager_reg2hw_ram_10_switch_reg_t ram_10_switch;  // [21:21]
    power_manager_reg2hw_ram_10_wait_ack_switch_on_reg_t ram_10_wait_ack_switch_on;  // [20:20]
    power_manager_reg2hw_ram_10_iso_reg_t ram_10_iso;  // [19:19]
    power_manager_reg2hw_ram_10_retentive_reg_t ram_10_retentive;  // [18:18]
    power_manager_reg2hw_ram_11_clk_gate_reg_t ram_11_clk_gate;  // [17:17]
    power_manager_reg2hw_power_gate_ram_block_11_ack_reg_t power_gate_ram_block_11_ack;  // [16:16]
    power_manager_reg2hw_ram_11_switch_reg_t ram_11_switch;  // [15:15]
    power_manager_reg2hw_ram_11_wait_ack_switch_on_reg_t ram_11_wait_ack_switch_on;  // [14:14]
    power_manager_reg2hw_ram_11_iso_reg_t ram_11_iso;  // [13:13]
    power_manager_reg2hw_ram_11_retentive_reg_t ram_11_retentive;  // [12:12]
    power_manager_reg2hw_power_gate_external_0_ack_reg_t power_gate_external_0_ack;  // [11:11]
    power_manager_reg2hw_external_0_reset_reg_t external_0_reset;  // [10:10]
    power_manager_reg2hw_external_0_switch_reg_t external_0_switch;  // [9:9]
    power_manager_reg2hw_external_0_wait_ack_switch_on_reg_t external_0_wait_ack_switch_on; // [8:8]
    power_manager_reg2hw_external_0_iso_reg_t external_0_iso;  // [7:7]
    power_manager_reg2hw_external_ram_0_retentive_reg_t external_ram_0_retentive;  // [6:6]
    power_manager_reg2hw_master_cpu_force_switch_off_reg_t master_cpu_force_switch_off;  // [5:5]
    power_manager_reg2hw_master_cpu_force_switch_on_reg_t master_cpu_force_switch_on;  // [4:4]
    power_manager_reg2hw_master_cpu_force_reset_assert_reg_t master_cpu_force_reset_assert; // [3:3]
    power_manager_reg2hw_master_cpu_force_reset_deassert_reg_t master_cpu_force_reset_deassert; // [2:2]
    power_manager_reg2hw_master_cpu_force_iso_off_reg_t master_cpu_force_iso_off;  // [1:1]
    power_manager_reg2hw_master_cpu_force_iso_on_reg_t master_cpu_force_iso_on;  // [0:0]
  } power_manager_reg2hw_t;

  // HW -> register type
  typedef struct packed {
    power_manager_hw2reg_intr_state_reg_t intr_state;  // [308:276]
    power_manager_hw2reg_power_gate_core_ack_reg_t power_gate_core_ack;  // [275:274]
    power_manager_hw2reg_cpu_reset_assert_counter_reg_t cpu_reset_assert_counter;  // [273:241]
    power_manager_hw2reg_cpu_reset_deassert_counter_reg_t cpu_reset_deassert_counter;  // [240:208]
    power_manager_hw2reg_cpu_switch_off_counter_reg_t cpu_switch_off_counter;  // [207:175]
    power_manager_hw2reg_cpu_switch_on_counter_reg_t cpu_switch_on_counter;  // [174:142]
    power_manager_hw2reg_cpu_iso_off_counter_reg_t cpu_iso_off_counter;  // [141:109]
    power_manager_hw2reg_cpu_iso_on_counter_reg_t cpu_iso_on_counter;  // [108:76]
    power_manager_hw2reg_power_gate_periph_ack_reg_t power_gate_periph_ack;  // [75:74]
    power_manager_hw2reg_power_gate_ram_block_0_ack_reg_t power_gate_ram_block_0_ack;  // [73:72]
    power_manager_hw2reg_power_gate_ram_block_1_ack_reg_t power_gate_ram_block_1_ack;  // [71:70]
    power_manager_hw2reg_power_gate_ram_block_2_ack_reg_t power_gate_ram_block_2_ack;  // [69:68]
    power_manager_hw2reg_power_gate_ram_block_3_ack_reg_t power_gate_ram_block_3_ack;  // [67:66]
    power_manager_hw2reg_power_gate_ram_block_4_ack_reg_t power_gate_ram_block_4_ack;  // [65:64]
    power_manager_hw2reg_power_gate_ram_block_5_ack_reg_t power_gate_ram_block_5_ack;  // [63:62]
    power_manager_hw2reg_power_gate_ram_block_6_ack_reg_t power_gate_ram_block_6_ack;  // [61:60]
    power_manager_hw2reg_power_gate_ram_block_7_ack_reg_t power_gate_ram_block_7_ack;  // [59:58]
    power_manager_hw2reg_power_gate_ram_block_8_ack_reg_t power_gate_ram_block_8_ack;  // [57:56]
    power_manager_hw2reg_power_gate_ram_block_9_ack_reg_t power_gate_ram_block_9_ack;  // [55:54]
    power_manager_hw2reg_power_gate_ram_block_10_ack_reg_t power_gate_ram_block_10_ack;  // [53:52]
    power_manager_hw2reg_power_gate_ram_block_11_ack_reg_t power_gate_ram_block_11_ack;  // [51:50]
    power_manager_hw2reg_power_gate_external_0_ack_reg_t power_gate_external_0_ack;  // [49:48]
    power_manager_hw2reg_monitor_power_gate_core_reg_t monitor_power_gate_core;  // [47:44]
    power_manager_hw2reg_monitor_power_gate_periph_reg_t monitor_power_gate_periph;  // [43:40]
    power_manager_hw2reg_monitor_power_gate_ram_block_0_reg_t monitor_power_gate_ram_block_0; // [39:37]
    power_manager_hw2reg_monitor_power_gate_ram_block_1_reg_t monitor_power_gate_ram_block_1; // [36:34]
    power_manager_hw2reg_monitor_power_gate_ram_block_2_reg_t monitor_power_gate_ram_block_2; // [33:31]
    power_manager_hw2reg_monitor_power_gate_ram_block_3_reg_t monitor_power_gate_ram_block_3; // [30:28]
    power_manager_hw2reg_monitor_power_gate_ram_block_4_reg_t monitor_power_gate_ram_block_4; // [27:25]
    power_manager_hw2reg_monitor_power_gate_ram_block_5_reg_t monitor_power_gate_ram_block_5; // [24:22]
    power_manager_hw2reg_monitor_power_gate_ram_block_6_reg_t monitor_power_gate_ram_block_6; // [21:19]
    power_manager_hw2reg_monitor_power_gate_ram_block_7_reg_t monitor_power_gate_ram_block_7; // [18:16]
    power_manager_hw2reg_monitor_power_gate_ram_block_8_reg_t monitor_power_gate_ram_block_8; // [15:13]
    power_manager_hw2reg_monitor_power_gate_ram_block_9_reg_t monitor_power_gate_ram_block_9; // [12:10]
    power_manager_hw2reg_monitor_power_gate_ram_block_10_reg_t monitor_power_gate_ram_block_10; // [9:7]
    power_manager_hw2reg_monitor_power_gate_ram_block_11_reg_t monitor_power_gate_ram_block_11; // [6:4]
    power_manager_hw2reg_monitor_power_gate_external_0_reg_t monitor_power_gate_external_0; // [3:0]
  } power_manager_hw2reg_t;

  // Register offsets
  parameter logic [BlockAw-1:0] POWER_MANAGER_WAKEUP_STATE_OFFSET = 9'h0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RESTORE_ADDRESS_OFFSET = 9'h4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_EN_WAIT_FOR_INTR_OFFSET = 9'h8;
  parameter logic [BlockAw-1:0] POWER_MANAGER_INTR_STATE_OFFSET = 9'hc;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_CORE_OFFSET = 9'h10;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_CORE_ACK_OFFSET = 9'h14;
  parameter logic [BlockAw-1:0] POWER_MANAGER_CPU_RESET_ASSERT_COUNTER_OFFSET = 9'h18;
  parameter logic [BlockAw-1:0] POWER_MANAGER_CPU_RESET_DEASSERT_COUNTER_OFFSET = 9'h1c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_CPU_SWITCH_OFF_COUNTER_OFFSET = 9'h20;
  parameter logic [BlockAw-1:0] POWER_MANAGER_CPU_SWITCH_ON_COUNTER_OFFSET = 9'h24;
  parameter logic [BlockAw-1:0] POWER_MANAGER_CPU_WAIT_ACK_SWITCH_ON_COUNTER_OFFSET = 9'h28;
  parameter logic [BlockAw-1:0] POWER_MANAGER_CPU_ISO_OFF_COUNTER_OFFSET = 9'h2c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_CPU_ISO_ON_COUNTER_OFFSET = 9'h30;
  parameter logic [BlockAw-1:0] POWER_MANAGER_CPU_COUNTERS_STOP_OFFSET = 9'h34;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_PERIPH_ACK_OFFSET = 9'h38;
  parameter logic [BlockAw-1:0] POWER_MANAGER_PERIPH_RESET_OFFSET = 9'h3c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_PERIPH_SWITCH_OFFSET = 9'h40;
  parameter logic [BlockAw-1:0] POWER_MANAGER_PERIPH_WAIT_ACK_SWITCH_ON_OFFSET = 9'h44;
  parameter logic [BlockAw-1:0] POWER_MANAGER_PERIPH_ISO_OFFSET = 9'h48;
  parameter logic [BlockAw-1:0] POWER_MANAGER_PERIPH_CLK_GATE_OFFSET = 9'h4c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_0_CLK_GATE_OFFSET = 9'h50;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_0_ACK_OFFSET = 9'h54;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_0_SWITCH_OFFSET = 9'h58;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_0_WAIT_ACK_SWITCH_ON_OFFSET = 9'h5c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_0_ISO_OFFSET = 9'h60;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_0_RETENTIVE_OFFSET = 9'h64;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_1_CLK_GATE_OFFSET = 9'h68;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_1_ACK_OFFSET = 9'h6c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_1_SWITCH_OFFSET = 9'h70;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_1_WAIT_ACK_SWITCH_ON_OFFSET = 9'h74;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_1_ISO_OFFSET = 9'h78;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_1_RETENTIVE_OFFSET = 9'h7c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_2_CLK_GATE_OFFSET = 9'h80;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_2_ACK_OFFSET = 9'h84;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_2_SWITCH_OFFSET = 9'h88;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_2_WAIT_ACK_SWITCH_ON_OFFSET = 9'h8c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_2_ISO_OFFSET = 9'h90;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_2_RETENTIVE_OFFSET = 9'h94;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_3_CLK_GATE_OFFSET = 9'h98;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_3_ACK_OFFSET = 9'h9c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_3_SWITCH_OFFSET = 9'ha0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_3_WAIT_ACK_SWITCH_ON_OFFSET = 9'ha4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_3_ISO_OFFSET = 9'ha8;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_3_RETENTIVE_OFFSET = 9'hac;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_4_CLK_GATE_OFFSET = 9'hb0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_4_ACK_OFFSET = 9'hb4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_4_SWITCH_OFFSET = 9'hb8;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_4_WAIT_ACK_SWITCH_ON_OFFSET = 9'hbc;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_4_ISO_OFFSET = 9'hc0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_4_RETENTIVE_OFFSET = 9'hc4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_5_CLK_GATE_OFFSET = 9'hc8;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_5_ACK_OFFSET = 9'hcc;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_5_SWITCH_OFFSET = 9'hd0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_5_WAIT_ACK_SWITCH_ON_OFFSET = 9'hd4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_5_ISO_OFFSET = 9'hd8;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_5_RETENTIVE_OFFSET = 9'hdc;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_6_CLK_GATE_OFFSET = 9'he0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_6_ACK_OFFSET = 9'he4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_6_SWITCH_OFFSET = 9'he8;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_6_WAIT_ACK_SWITCH_ON_OFFSET = 9'hec;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_6_ISO_OFFSET = 9'hf0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_6_RETENTIVE_OFFSET = 9'hf4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_7_CLK_GATE_OFFSET = 9'hf8;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_7_ACK_OFFSET = 9'hfc;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_7_SWITCH_OFFSET = 9'h100;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_7_WAIT_ACK_SWITCH_ON_OFFSET = 9'h104;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_7_ISO_OFFSET = 9'h108;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_7_RETENTIVE_OFFSET = 9'h10c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_8_CLK_GATE_OFFSET = 9'h110;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_8_ACK_OFFSET = 9'h114;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_8_SWITCH_OFFSET = 9'h118;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_8_WAIT_ACK_SWITCH_ON_OFFSET = 9'h11c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_8_ISO_OFFSET = 9'h120;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_8_RETENTIVE_OFFSET = 9'h124;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_9_CLK_GATE_OFFSET = 9'h128;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_9_ACK_OFFSET = 9'h12c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_9_SWITCH_OFFSET = 9'h130;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_9_WAIT_ACK_SWITCH_ON_OFFSET = 9'h134;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_9_ISO_OFFSET = 9'h138;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_9_RETENTIVE_OFFSET = 9'h13c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_10_CLK_GATE_OFFSET = 9'h140;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_10_ACK_OFFSET = 9'h144;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_10_SWITCH_OFFSET = 9'h148;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_10_WAIT_ACK_SWITCH_ON_OFFSET = 9'h14c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_10_ISO_OFFSET = 9'h150;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_10_RETENTIVE_OFFSET = 9'h154;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_11_CLK_GATE_OFFSET = 9'h158;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_RAM_BLOCK_11_ACK_OFFSET = 9'h15c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_11_SWITCH_OFFSET = 9'h160;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_11_WAIT_ACK_SWITCH_ON_OFFSET = 9'h164;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_11_ISO_OFFSET = 9'h168;
  parameter logic [BlockAw-1:0] POWER_MANAGER_RAM_11_RETENTIVE_OFFSET = 9'h16c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_POWER_GATE_EXTERNAL_0_ACK_OFFSET = 9'h170;
  parameter logic [BlockAw-1:0] POWER_MANAGER_EXTERNAL_0_RESET_OFFSET = 9'h174;
  parameter logic [BlockAw-1:0] POWER_MANAGER_EXTERNAL_0_SWITCH_OFFSET = 9'h178;
  parameter logic [BlockAw-1:0] POWER_MANAGER_EXTERNAL_0_WAIT_ACK_SWITCH_ON_OFFSET = 9'h17c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_EXTERNAL_0_ISO_OFFSET = 9'h180;
  parameter logic [BlockAw-1:0] POWER_MANAGER_EXTERNAL_RAM_0_RETENTIVE_OFFSET = 9'h184;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_CORE_OFFSET = 9'h188;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_PERIPH_OFFSET = 9'h18c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_0_OFFSET = 9'h190;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_1_OFFSET = 9'h194;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_2_OFFSET = 9'h198;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_3_OFFSET = 9'h19c;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_4_OFFSET = 9'h1a0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_5_OFFSET = 9'h1a4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_6_OFFSET = 9'h1a8;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_7_OFFSET = 9'h1ac;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_8_OFFSET = 9'h1b0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_9_OFFSET = 9'h1b4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_10_OFFSET = 9'h1b8;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_11_OFFSET = 9'h1bc;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MONITOR_POWER_GATE_EXTERNAL_0_OFFSET = 9'h1c0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MASTER_CPU_FORCE_SWITCH_OFF_OFFSET = 9'h1c4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MASTER_CPU_FORCE_SWITCH_ON_OFFSET = 9'h1c8;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MASTER_CPU_FORCE_RESET_ASSERT_OFFSET = 9'h1cc;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MASTER_CPU_FORCE_RESET_DEASSERT_OFFSET = 9'h1d0;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MASTER_CPU_FORCE_ISO_OFF_OFFSET = 9'h1d4;
  parameter logic [BlockAw-1:0] POWER_MANAGER_MASTER_CPU_FORCE_ISO_ON_OFFSET = 9'h1d8;

  // Register index
  typedef enum int {
    POWER_MANAGER_WAKEUP_STATE,
    POWER_MANAGER_RESTORE_ADDRESS,
    POWER_MANAGER_EN_WAIT_FOR_INTR,
    POWER_MANAGER_INTR_STATE,
    POWER_MANAGER_POWER_GATE_CORE,
    POWER_MANAGER_POWER_GATE_CORE_ACK,
    POWER_MANAGER_CPU_RESET_ASSERT_COUNTER,
    POWER_MANAGER_CPU_RESET_DEASSERT_COUNTER,
    POWER_MANAGER_CPU_SWITCH_OFF_COUNTER,
    POWER_MANAGER_CPU_SWITCH_ON_COUNTER,
    POWER_MANAGER_CPU_WAIT_ACK_SWITCH_ON_COUNTER,
    POWER_MANAGER_CPU_ISO_OFF_COUNTER,
    POWER_MANAGER_CPU_ISO_ON_COUNTER,
    POWER_MANAGER_CPU_COUNTERS_STOP,
    POWER_MANAGER_POWER_GATE_PERIPH_ACK,
    POWER_MANAGER_PERIPH_RESET,
    POWER_MANAGER_PERIPH_SWITCH,
    POWER_MANAGER_PERIPH_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_PERIPH_ISO,
    POWER_MANAGER_PERIPH_CLK_GATE,
    POWER_MANAGER_RAM_0_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_0_ACK,
    POWER_MANAGER_RAM_0_SWITCH,
    POWER_MANAGER_RAM_0_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_0_ISO,
    POWER_MANAGER_RAM_0_RETENTIVE,
    POWER_MANAGER_RAM_1_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_1_ACK,
    POWER_MANAGER_RAM_1_SWITCH,
    POWER_MANAGER_RAM_1_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_1_ISO,
    POWER_MANAGER_RAM_1_RETENTIVE,
    POWER_MANAGER_RAM_2_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_2_ACK,
    POWER_MANAGER_RAM_2_SWITCH,
    POWER_MANAGER_RAM_2_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_2_ISO,
    POWER_MANAGER_RAM_2_RETENTIVE,
    POWER_MANAGER_RAM_3_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_3_ACK,
    POWER_MANAGER_RAM_3_SWITCH,
    POWER_MANAGER_RAM_3_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_3_ISO,
    POWER_MANAGER_RAM_3_RETENTIVE,
    POWER_MANAGER_RAM_4_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_4_ACK,
    POWER_MANAGER_RAM_4_SWITCH,
    POWER_MANAGER_RAM_4_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_4_ISO,
    POWER_MANAGER_RAM_4_RETENTIVE,
    POWER_MANAGER_RAM_5_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_5_ACK,
    POWER_MANAGER_RAM_5_SWITCH,
    POWER_MANAGER_RAM_5_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_5_ISO,
    POWER_MANAGER_RAM_5_RETENTIVE,
    POWER_MANAGER_RAM_6_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_6_ACK,
    POWER_MANAGER_RAM_6_SWITCH,
    POWER_MANAGER_RAM_6_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_6_ISO,
    POWER_MANAGER_RAM_6_RETENTIVE,
    POWER_MANAGER_RAM_7_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_7_ACK,
    POWER_MANAGER_RAM_7_SWITCH,
    POWER_MANAGER_RAM_7_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_7_ISO,
    POWER_MANAGER_RAM_7_RETENTIVE,
    POWER_MANAGER_RAM_8_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_8_ACK,
    POWER_MANAGER_RAM_8_SWITCH,
    POWER_MANAGER_RAM_8_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_8_ISO,
    POWER_MANAGER_RAM_8_RETENTIVE,
    POWER_MANAGER_RAM_9_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_9_ACK,
    POWER_MANAGER_RAM_9_SWITCH,
    POWER_MANAGER_RAM_9_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_9_ISO,
    POWER_MANAGER_RAM_9_RETENTIVE,
    POWER_MANAGER_RAM_10_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_10_ACK,
    POWER_MANAGER_RAM_10_SWITCH,
    POWER_MANAGER_RAM_10_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_10_ISO,
    POWER_MANAGER_RAM_10_RETENTIVE,
    POWER_MANAGER_RAM_11_CLK_GATE,
    POWER_MANAGER_POWER_GATE_RAM_BLOCK_11_ACK,
    POWER_MANAGER_RAM_11_SWITCH,
    POWER_MANAGER_RAM_11_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_RAM_11_ISO,
    POWER_MANAGER_RAM_11_RETENTIVE,
    POWER_MANAGER_POWER_GATE_EXTERNAL_0_ACK,
    POWER_MANAGER_EXTERNAL_0_RESET,
    POWER_MANAGER_EXTERNAL_0_SWITCH,
    POWER_MANAGER_EXTERNAL_0_WAIT_ACK_SWITCH_ON,
    POWER_MANAGER_EXTERNAL_0_ISO,
    POWER_MANAGER_EXTERNAL_RAM_0_RETENTIVE,
    POWER_MANAGER_MONITOR_POWER_GATE_CORE,
    POWER_MANAGER_MONITOR_POWER_GATE_PERIPH,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_0,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_1,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_2,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_3,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_4,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_5,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_6,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_7,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_8,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_9,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_10,
    POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_11,
    POWER_MANAGER_MONITOR_POWER_GATE_EXTERNAL_0,
    POWER_MANAGER_MASTER_CPU_FORCE_SWITCH_OFF,
    POWER_MANAGER_MASTER_CPU_FORCE_SWITCH_ON,
    POWER_MANAGER_MASTER_CPU_FORCE_RESET_ASSERT,
    POWER_MANAGER_MASTER_CPU_FORCE_RESET_DEASSERT,
    POWER_MANAGER_MASTER_CPU_FORCE_ISO_OFF,
    POWER_MANAGER_MASTER_CPU_FORCE_ISO_ON
  } power_manager_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] POWER_MANAGER_PERMIT[119] = '{
      4'b0001,  // index[  0] POWER_MANAGER_WAKEUP_STATE
      4'b1111,  // index[  1] POWER_MANAGER_RESTORE_ADDRESS
      4'b1111,  // index[  2] POWER_MANAGER_EN_WAIT_FOR_INTR
      4'b1111,  // index[  3] POWER_MANAGER_INTR_STATE
      4'b0001,  // index[  4] POWER_MANAGER_POWER_GATE_CORE
      4'b0001,  // index[  5] POWER_MANAGER_POWER_GATE_CORE_ACK
      4'b1111,  // index[  6] POWER_MANAGER_CPU_RESET_ASSERT_COUNTER
      4'b1111,  // index[  7] POWER_MANAGER_CPU_RESET_DEASSERT_COUNTER
      4'b1111,  // index[  8] POWER_MANAGER_CPU_SWITCH_OFF_COUNTER
      4'b1111,  // index[  9] POWER_MANAGER_CPU_SWITCH_ON_COUNTER
      4'b0001,  // index[ 10] POWER_MANAGER_CPU_WAIT_ACK_SWITCH_ON_COUNTER
      4'b1111,  // index[ 11] POWER_MANAGER_CPU_ISO_OFF_COUNTER
      4'b1111,  // index[ 12] POWER_MANAGER_CPU_ISO_ON_COUNTER
      4'b0001,  // index[ 13] POWER_MANAGER_CPU_COUNTERS_STOP
      4'b0001,  // index[ 14] POWER_MANAGER_POWER_GATE_PERIPH_ACK
      4'b0001,  // index[ 15] POWER_MANAGER_PERIPH_RESET
      4'b0001,  // index[ 16] POWER_MANAGER_PERIPH_SWITCH
      4'b0001,  // index[ 17] POWER_MANAGER_PERIPH_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 18] POWER_MANAGER_PERIPH_ISO
      4'b0001,  // index[ 19] POWER_MANAGER_PERIPH_CLK_GATE
      4'b0001,  // index[ 20] POWER_MANAGER_RAM_0_CLK_GATE
      4'b0001,  // index[ 21] POWER_MANAGER_POWER_GATE_RAM_BLOCK_0_ACK
      4'b0001,  // index[ 22] POWER_MANAGER_RAM_0_SWITCH
      4'b0001,  // index[ 23] POWER_MANAGER_RAM_0_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 24] POWER_MANAGER_RAM_0_ISO
      4'b0001,  // index[ 25] POWER_MANAGER_RAM_0_RETENTIVE
      4'b0001,  // index[ 26] POWER_MANAGER_RAM_1_CLK_GATE
      4'b0001,  // index[ 27] POWER_MANAGER_POWER_GATE_RAM_BLOCK_1_ACK
      4'b0001,  // index[ 28] POWER_MANAGER_RAM_1_SWITCH
      4'b0001,  // index[ 29] POWER_MANAGER_RAM_1_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 30] POWER_MANAGER_RAM_1_ISO
      4'b0001,  // index[ 31] POWER_MANAGER_RAM_1_RETENTIVE
      4'b0001,  // index[ 32] POWER_MANAGER_RAM_2_CLK_GATE
      4'b0001,  // index[ 33] POWER_MANAGER_POWER_GATE_RAM_BLOCK_2_ACK
      4'b0001,  // index[ 34] POWER_MANAGER_RAM_2_SWITCH
      4'b0001,  // index[ 35] POWER_MANAGER_RAM_2_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 36] POWER_MANAGER_RAM_2_ISO
      4'b0001,  // index[ 37] POWER_MANAGER_RAM_2_RETENTIVE
      4'b0001,  // index[ 38] POWER_MANAGER_RAM_3_CLK_GATE
      4'b0001,  // index[ 39] POWER_MANAGER_POWER_GATE_RAM_BLOCK_3_ACK
      4'b0001,  // index[ 40] POWER_MANAGER_RAM_3_SWITCH
      4'b0001,  // index[ 41] POWER_MANAGER_RAM_3_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 42] POWER_MANAGER_RAM_3_ISO
      4'b0001,  // index[ 43] POWER_MANAGER_RAM_3_RETENTIVE
      4'b0001,  // index[ 44] POWER_MANAGER_RAM_4_CLK_GATE
      4'b0001,  // index[ 45] POWER_MANAGER_POWER_GATE_RAM_BLOCK_4_ACK
      4'b0001,  // index[ 46] POWER_MANAGER_RAM_4_SWITCH
      4'b0001,  // index[ 47] POWER_MANAGER_RAM_4_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 48] POWER_MANAGER_RAM_4_ISO
      4'b0001,  // index[ 49] POWER_MANAGER_RAM_4_RETENTIVE
      4'b0001,  // index[ 50] POWER_MANAGER_RAM_5_CLK_GATE
      4'b0001,  // index[ 51] POWER_MANAGER_POWER_GATE_RAM_BLOCK_5_ACK
      4'b0001,  // index[ 52] POWER_MANAGER_RAM_5_SWITCH
      4'b0001,  // index[ 53] POWER_MANAGER_RAM_5_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 54] POWER_MANAGER_RAM_5_ISO
      4'b0001,  // index[ 55] POWER_MANAGER_RAM_5_RETENTIVE
      4'b0001,  // index[ 56] POWER_MANAGER_RAM_6_CLK_GATE
      4'b0001,  // index[ 57] POWER_MANAGER_POWER_GATE_RAM_BLOCK_6_ACK
      4'b0001,  // index[ 58] POWER_MANAGER_RAM_6_SWITCH
      4'b0001,  // index[ 59] POWER_MANAGER_RAM_6_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 60] POWER_MANAGER_RAM_6_ISO
      4'b0001,  // index[ 61] POWER_MANAGER_RAM_6_RETENTIVE
      4'b0001,  // index[ 62] POWER_MANAGER_RAM_7_CLK_GATE
      4'b0001,  // index[ 63] POWER_MANAGER_POWER_GATE_RAM_BLOCK_7_ACK
      4'b0001,  // index[ 64] POWER_MANAGER_RAM_7_SWITCH
      4'b0001,  // index[ 65] POWER_MANAGER_RAM_7_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 66] POWER_MANAGER_RAM_7_ISO
      4'b0001,  // index[ 67] POWER_MANAGER_RAM_7_RETENTIVE
      4'b0001,  // index[ 68] POWER_MANAGER_RAM_8_CLK_GATE
      4'b0001,  // index[ 69] POWER_MANAGER_POWER_GATE_RAM_BLOCK_8_ACK
      4'b0001,  // index[ 70] POWER_MANAGER_RAM_8_SWITCH
      4'b0001,  // index[ 71] POWER_MANAGER_RAM_8_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 72] POWER_MANAGER_RAM_8_ISO
      4'b0001,  // index[ 73] POWER_MANAGER_RAM_8_RETENTIVE
      4'b0001,  // index[ 74] POWER_MANAGER_RAM_9_CLK_GATE
      4'b0001,  // index[ 75] POWER_MANAGER_POWER_GATE_RAM_BLOCK_9_ACK
      4'b0001,  // index[ 76] POWER_MANAGER_RAM_9_SWITCH
      4'b0001,  // index[ 77] POWER_MANAGER_RAM_9_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 78] POWER_MANAGER_RAM_9_ISO
      4'b0001,  // index[ 79] POWER_MANAGER_RAM_9_RETENTIVE
      4'b0001,  // index[ 80] POWER_MANAGER_RAM_10_CLK_GATE
      4'b0001,  // index[ 81] POWER_MANAGER_POWER_GATE_RAM_BLOCK_10_ACK
      4'b0001,  // index[ 82] POWER_MANAGER_RAM_10_SWITCH
      4'b0001,  // index[ 83] POWER_MANAGER_RAM_10_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 84] POWER_MANAGER_RAM_10_ISO
      4'b0001,  // index[ 85] POWER_MANAGER_RAM_10_RETENTIVE
      4'b0001,  // index[ 86] POWER_MANAGER_RAM_11_CLK_GATE
      4'b0001,  // index[ 87] POWER_MANAGER_POWER_GATE_RAM_BLOCK_11_ACK
      4'b0001,  // index[ 88] POWER_MANAGER_RAM_11_SWITCH
      4'b0001,  // index[ 89] POWER_MANAGER_RAM_11_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 90] POWER_MANAGER_RAM_11_ISO
      4'b0001,  // index[ 91] POWER_MANAGER_RAM_11_RETENTIVE
      4'b0001,  // index[ 92] POWER_MANAGER_POWER_GATE_EXTERNAL_0_ACK
      4'b0001,  // index[ 93] POWER_MANAGER_EXTERNAL_0_RESET
      4'b0001,  // index[ 94] POWER_MANAGER_EXTERNAL_0_SWITCH
      4'b0001,  // index[ 95] POWER_MANAGER_EXTERNAL_0_WAIT_ACK_SWITCH_ON
      4'b0001,  // index[ 96] POWER_MANAGER_EXTERNAL_0_ISO
      4'b0001,  // index[ 97] POWER_MANAGER_EXTERNAL_RAM_0_RETENTIVE
      4'b0001,  // index[ 98] POWER_MANAGER_MONITOR_POWER_GATE_CORE
      4'b0001,  // index[ 99] POWER_MANAGER_MONITOR_POWER_GATE_PERIPH
      4'b0001,  // index[100] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_0
      4'b0001,  // index[101] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_1
      4'b0001,  // index[102] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_2
      4'b0001,  // index[103] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_3
      4'b0001,  // index[104] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_4
      4'b0001,  // index[105] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_5
      4'b0001,  // index[106] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_6
      4'b0001,  // index[107] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_7
      4'b0001,  // index[108] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_8
      4'b0001,  // index[109] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_9
      4'b0001,  // index[110] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_10
      4'b0001,  // index[111] POWER_MANAGER_MONITOR_POWER_GATE_RAM_BLOCK_11
      4'b0001,  // index[112] POWER_MANAGER_MONITOR_POWER_GATE_EXTERNAL_0
      4'b0001,  // index[113] POWER_MANAGER_MASTER_CPU_FORCE_SWITCH_OFF
      4'b0001,  // index[114] POWER_MANAGER_MASTER_CPU_FORCE_SWITCH_ON
      4'b0001,  // index[115] POWER_MANAGER_MASTER_CPU_FORCE_RESET_ASSERT
      4'b0001,  // index[116] POWER_MANAGER_MASTER_CPU_FORCE_RESET_DEASSERT
      4'b0001,  // index[117] POWER_MANAGER_MASTER_CPU_FORCE_ISO_OFF
      4'b0001  // index[118] POWER_MANAGER_MASTER_CPU_FORCE_ISO_ON
  };

endpackage

