Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_8 -L lib_fifo_v1_0_17 -L blk_mem_gen_v8_4_6 -L lib_bmg_v1_0_15 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_30 -L axi_vdma_v6_3_16 -L axi_interconnect_v1_7_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/top_simulation.v:393]
WARNING: [VRFC 10-5021] port 'conv_start' is not connected on this instance [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/top_simulation.v:501]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
