/* Generated by Yosys 0.34+27 (git sha1 7d30f716e, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module adder_i12_o7_et1_SOP1_enc2_id0_0_0_0_0(in0, in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, out0, out1, out2, out3, out4, out5, out6);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  input in0;
  wire in0;
  input in1;
  wire in1;
  input in10;
  wire in10;
  input in11;
  wire in11;
  input in2;
  wire in2;
  input in3;
  wire in3;
  input in4;
  wire in4;
  input in5;
  wire in5;
  input in6;
  wire in6;
  input in7;
  wire in7;
  input in8;
  wire in8;
  input in9;
  wire in9;
  output out0;
  wire out0;
  output out1;
  wire out1;
  output out2;
  wire out2;
  output out3;
  wire out3;
  output out4;
  wire out4;
  output out5;
  wire out5;
  output out6;
  wire out6;
  assign out3 = ~in3;
  assign _00_ = ~in5;
  assign _01_ = ~in11;
  assign _02_ = ~in10;
  assign _03_ = ~in4;
  assign _04_ = ~(in5 & in11);
  assign _05_ = ~(in3 & in4);
  assign _06_ = ~(_02_ & _05_);
  assign _07_ = ~_06_;
  assign _08_ = ~(_00_ & _01_);
  assign _09_ = ~(_04_ & _08_);
  assign _10_ = ~_09_;
  assign _11_ = ~(_06_ & _10_);
  assign out6 = ~(_04_ & _11_);
  assign _12_ = ~(in10 & _03_);
  assign _13_ = ~_12_;
  assign _14_ = ~(out3 & _13_);
  assign _15_ = ~(in3 & _12_);
  assign out4 = ~(_14_ & _15_);
  assign _16_ = ~(_07_ & _09_);
  assign _17_ = ~(_11_ & _16_);
  assign out5 = ~_17_;
  assign out0 = in0;
  assign out1 = in1;
  assign out2 = in2;
endmodule

