#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov 29 16:40:32 2020
# Process ID: 14748
# Current directory: D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/impl_1
# Command line: vivado.exe -log top_level_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level_wrapper.tcl -notrace
# Log file: D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/impl_1/top_level_wrapper.vdi
# Journal file: D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_level_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.543 ; gain = 0.000
Command: link_design -top top_level_wrapper -part xczu29dr-ffvf1760-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_dma_0_0/top_level_axi_dma_0_0.dcp' for cell 'top_level_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0.dcp' for cell 'top_level_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_smc_0/top_level_axi_smc_0.dcp' for cell 'top_level_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_1_1/top_level_axis_data_fifo_1_1.dcp' for cell 'top_level_i/axis_data_pl_to_ps_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_1_0/top_level_axis_data_fifo_1_0.dcp' for cell 'top_level_i/axis_data_ps_to_pl_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0.dcp' for cell 'top_level_i/axis_gpio_async_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_gpio_buffer_0_0/top_level_gpio_buffer_0_0.dcp' for cell 'top_level_i/gpio_buffer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_pl_ctrl_verilo_0_0/top_level_rfsoc_pl_ctrl_verilo_0_0.dcp' for cell 'top_level_i/rfsoc_pl_ctrl_verilo_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0.dcp' for cell 'top_level_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_1/top_level_rst_ps8_0_100M_1.dcp' for cell 'top_level_i/rst_ps8_0_100M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_0_0/top_level_system_ila_0_0.dcp' for cell 'top_level_i/system_ila_pl'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_1_0/top_level_system_ila_1_0.dcp' for cell 'top_level_i/system_ila_ps'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0.dcp' for cell 'top_level_i/usp_rf_data_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_zynq_ultra_ps_e_0_0/top_level_zynq_ultra_ps_e_0_0.dcp' for cell 'top_level_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_xbar_0/top_level_xbar_0.dcp' for cell 'top_level_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_auto_ds_0/top_level_auto_ds_0.dcp' for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0.dcp' for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1639.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1020 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_level_i/system_ila_pl/inst/ila_lib UUID: 763d3448-a29d-51e2-9813-4e20ba472234 
INFO: [Chipscope 16-324] Core: top_level_i/system_ila_ps/inst/ila_lib UUID: 39956517-fa17-5821-9260-c45aeeae48bf 
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_zynq_ultra_ps_e_0_0/top_level_zynq_ultra_ps_e_0_0.xdc] for cell 'top_level_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_zynq_ultra_ps_e_0_0/top_level_zynq_ultra_ps_e_0_0.xdc] for cell 'top_level_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_dma_0_0/top_level_axi_dma_0_0.xdc] for cell 'top_level_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_dma_0_0/top_level_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_dma_0_0/top_level_axi_dma_0_0.xdc] for cell 'top_level_i/axi_dma_0/U0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0_board.xdc] for cell 'top_level_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0_board.xdc] for cell 'top_level_i/rst_ps8_0_100M/U0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0.xdc] for cell 'top_level_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0.xdc] for cell 'top_level_i/rst_ps8_0_100M/U0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_smc_0/bd_0/ip/ip_1/bd_d79d_psr_aclk_0_board.xdc] for cell 'top_level_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_smc_0/bd_0/ip/ip_1/bd_d79d_psr_aclk_0_board.xdc] for cell 'top_level_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_smc_0/bd_0/ip/ip_1/bd_d79d_psr_aclk_0.xdc] for cell 'top_level_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_smc_0/bd_0/ip/ip_1/bd_d79d_psr_aclk_0.xdc] for cell 'top_level_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_clocks.xdc] for cell 'top_level_i/usp_rf_data_converter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_clocks.xdc:56]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2362.051 ; gain = 450.156
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0_clocks.xdc] for cell 'top_level_i/usp_rf_data_converter_0/inst'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0_board.xdc] for cell 'top_level_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0_board.xdc] for cell 'top_level_i/axi_gpio_0/U0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0.xdc] for cell 'top_level_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0.xdc] for cell 'top_level_i/axi_gpio_0/U0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_1/top_level_rst_ps8_0_100M_1_board.xdc] for cell 'top_level_i/rst_ps8_0_100M1/U0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_1/top_level_rst_ps8_0_100M_1_board.xdc] for cell 'top_level_i/rst_ps8_0_100M1/U0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_1/top_level_rst_ps8_0_100M_1.xdc] for cell 'top_level_i/rst_ps8_0_100M1/U0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_1/top_level_rst_ps8_0_100M_1.xdc] for cell 'top_level_i/rst_ps8_0_100M1/U0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_level_i/system_ila_pl/inst/ila_lib/inst'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_level_i/system_ila_pl/inst/ila_lib/inst'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'top_level_i/system_ila_pl/inst/ila_lib/inst'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'top_level_i/system_ila_pl/inst/ila_lib/inst'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_level_i/system_ila_ps/inst/ila_lib/inst'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_level_i/system_ila_ps/inst/ila_lib/inst'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'top_level_i/system_ila_ps/inst/ila_lib/inst'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'top_level_i/system_ila_ps/inst/ila_lib/inst'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_dma_0_0/top_level_axi_dma_0_0_clocks.xdc] for cell 'top_level_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_axi_dma_0_0/top_level_axi_dma_0_0_clocks.xdc] for cell 'top_level_i/axi_dma_0/U0'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc] for cell 'top_level_i/usp_rf_data_converter_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc:306]
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/synth/top_level_usp_rf_data_converter_0_0.xdc] for cell 'top_level_i/usp_rf_data_converter_0/inst'
Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_auto_ds_0/top_level_auto_ds_0_clocks.xdc] for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.srcs/sources_1/bd/top_level/ip/top_level_auto_ds_0/top_level_auto_ds_0_clocks.xdc] for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1715] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2412.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 407 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 276 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 129 instances

32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 2412.523 ; gain = 1411.980
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2412.523 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 131348e9c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2412.523 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2672.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2672.676 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1d45a8ba6

Time (s): cpu = 00:00:21 ; elapsed = 00:01:31 . Memory (MB): peak = 2672.676 ; gain = 45.465

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 101 inverter(s) to 11044 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 12c49814b

Time (s): cpu = 00:00:31 ; elapsed = 00:01:39 . Memory (MB): peak = 2672.676 ; gain = 45.465
INFO: [Opt 31-389] Phase Retarget created 6286 cells and removed 6708 cells
INFO: [Opt 31-1021] In phase Retarget, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 11477be45

Time (s): cpu = 00:00:32 ; elapsed = 00:01:41 . Memory (MB): peak = 2672.676 ; gain = 45.465
INFO: [Opt 31-389] Phase Constant propagation created 55 cells and removed 6078 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1187 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: d17c850c

Time (s): cpu = 00:00:37 ; elapsed = 00:01:45 . Memory (MB): peak = 2672.676 ; gain = 45.465
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7225 cells
INFO: [Opt 31-1021] In phase Sweep, 2143 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_n_mux_inst/m_axis_tdata_reg[31]_i_2_n_0_BUFG_inst to drive 36 load(s) on clock net top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_n_mux_inst/m_axis_tdata_reg[31]_i_2_n_0_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 1b1bae468

Time (s): cpu = 00:00:39 ; elapsed = 00:01:47 . Memory (MB): peak = 2672.676 ; gain = 45.465
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1b1bae468

Time (s): cpu = 00:00:39 ; elapsed = 00:01:48 . Memory (MB): peak = 2672.676 ; gain = 45.465
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1b1bae468

Time (s): cpu = 00:00:39 ; elapsed = 00:01:48 . Memory (MB): peak = 2672.676 ; gain = 45.465
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            6286  |            6708  |                                            167  |
|  Constant propagation         |              55  |            6078  |                                           1187  |
|  Sweep                        |               0  |            7225  |                                           2143  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            154  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 2672.676 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c432e778

Time (s): cpu = 00:00:43 ; elapsed = 00:01:51 . Memory (MB): peak = 2672.676 ; gain = 45.465

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO0500 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO1501 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO2502 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO3503 for the family zynquplusrfsoc. Ignoring the voltage setting.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
INFO: [Common 17-14] Message 'Designutils 20-266' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 39 BRAM(s) out of a total of 342 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 65 newly gated: 0 Total Ports: 684
Ending PowerOpt Patch Enables Task | Checksum: 142f669e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3792.461 ; gain = 0.000
Ending Power Optimization Task | Checksum: 142f669e2

Time (s): cpu = 00:02:18 ; elapsed = 00:01:29 . Memory (MB): peak = 3792.461 ; gain = 1119.785

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 9a1802e1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3792.461 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 9a1802e1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3792.461 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3792.461 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 9a1802e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3792.461 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:51 . Memory (MB): peak = 3792.461 ; gain = 1379.938
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 3792.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/impl_1/top_level_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 3792.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_level_wrapper_drc_opted.rpt -pb top_level_wrapper_drc_opted.pb -rpx top_level_wrapper_drc_opted.rpx
Command: report_drc -file top_level_wrapper_drc_opted.rpt -pb top_level_wrapper_drc_opted.pb -rpx top_level_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/impl_1/top_level_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 4108.707 ; gain = 316.246
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4108.707 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 96c2eeef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 4108.707 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 4108.707 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1624adc00

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4108.707 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c038853b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4130.410 ; gain = 21.703

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c038853b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4130.410 ; gain = 21.703
Phase 1 Placer Initialization | Checksum: 1c038853b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4130.410 ; gain = 21.703

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1dabbeee4

Time (s): cpu = 00:01:39 ; elapsed = 00:01:05 . Memory (MB): peak = 4130.410 ; gain = 21.703

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1854c3db7

Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 4130.410 ; gain = 21.703

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: eb46e247

Time (s): cpu = 00:01:42 ; elapsed = 00:01:08 . Memory (MB): peak = 4130.410 ; gain = 21.703

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: eb46e247

Time (s): cpu = 00:01:44 ; elapsed = 00:01:09 . Memory (MB): peak = 4130.410 ; gain = 21.703

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 167838886

Time (s): cpu = 00:01:47 ; elapsed = 00:01:12 . Memory (MB): peak = 4130.410 ; gain = 21.703

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 19797095e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:15 . Memory (MB): peak = 4130.410 ; gain = 21.703

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 19797095e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:15 . Memory (MB): peak = 4130.410 ; gain = 21.703
Phase 2.1.1 Partition Driven Placement | Checksum: 19797095e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:15 . Memory (MB): peak = 4130.410 ; gain = 21.703
Phase 2.1 Floorplanning | Checksum: 19797095e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:15 . Memory (MB): peak = 4130.410 ; gain = 21.703

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19797095e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:16 . Memory (MB): peak = 4130.410 ; gain = 21.703

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 11 LUTNM shape to break, 2624 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 4, total 11, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1146 nets or cells. Created 11 new cells, deleted 1135 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 42 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 30 nets.  Re-placed 163 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 0 new cell, deleted 1007 existing cells and moved 163 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 4341.703 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]. Replicated 39 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 39 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 39 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.552 . Memory (MB): peak = 4341.703 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4341.703 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           11  |           1135  |                  1146  |           0  |           1  |  00:00:02  |
|  Equivalent Driver Rewiring                       |            0  |           1007  |                    30  |           0  |           1  |  00:00:05  |
|  Very High Fanout                                 |           39  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           50  |           2142  |                  1177  |           0  |           9  |  00:00:10  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 18a7d616a

Time (s): cpu = 00:04:09 ; elapsed = 00:02:53 . Memory (MB): peak = 4341.703 ; gain = 232.996
Phase 2.3 Global Placement Core | Checksum: c79153a1

Time (s): cpu = 00:04:14 ; elapsed = 00:02:57 . Memory (MB): peak = 4341.703 ; gain = 232.996
Phase 2 Global Placement | Checksum: c79153a1

Time (s): cpu = 00:04:14 ; elapsed = 00:02:57 . Memory (MB): peak = 4341.703 ; gain = 232.996

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c8e79263

Time (s): cpu = 00:04:21 ; elapsed = 00:03:01 . Memory (MB): peak = 4341.703 ; gain = 232.996

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12a24bb5f

Time (s): cpu = 00:04:31 ; elapsed = 00:03:08 . Memory (MB): peak = 4341.703 ; gain = 232.996

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 16be045fd

Time (s): cpu = 00:05:07 ; elapsed = 00:03:30 . Memory (MB): peak = 4341.703 ; gain = 232.996

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: c2e005c9

Time (s): cpu = 00:05:10 ; elapsed = 00:03:31 . Memory (MB): peak = 4341.703 ; gain = 232.996

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 12195de75

Time (s): cpu = 00:05:18 ; elapsed = 00:03:39 . Memory (MB): peak = 4341.703 ; gain = 232.996
Phase 3.3 Small Shape DP | Checksum: 19ee1e9f2

Time (s): cpu = 00:05:42 ; elapsed = 00:03:53 . Memory (MB): peak = 4341.703 ; gain = 232.996

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1b0addc4b

Time (s): cpu = 00:05:47 ; elapsed = 00:03:58 . Memory (MB): peak = 4341.703 ; gain = 232.996

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1269d387e

Time (s): cpu = 00:05:47 ; elapsed = 00:03:59 . Memory (MB): peak = 4341.703 ; gain = 232.996
Phase 3 Detail Placement | Checksum: 1269d387e

Time (s): cpu = 00:05:48 ; elapsed = 00:03:59 . Memory (MB): peak = 4341.703 ; gain = 232.996

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f657dfd3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.431 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17b7c94ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4349.051 ; gain = 0.000
INFO: [Place 46-35] Processed net top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 1991 loads.
INFO: [Place 46-45] Replicated bufg driver top_level_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-32] Processed net top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 1.
Ending Physical Synthesis Task | Checksum: 12f1d4191

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4349.051 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: de7c25ca

Time (s): cpu = 00:06:32 ; elapsed = 00:04:29 . Memory (MB): peak = 4349.051 ; gain = 240.344
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.506. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:06:36 ; elapsed = 00:04:33 . Memory (MB): peak = 4349.051 ; gain = 240.344
Phase 4.1 Post Commit Optimization | Checksum: 11e9b7941

Time (s): cpu = 00:06:36 ; elapsed = 00:04:34 . Memory (MB): peak = 4349.051 ; gain = 240.344
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.315 . Memory (MB): peak = 4365.238 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1907bd5e3

Time (s): cpu = 00:06:47 ; elapsed = 00:04:44 . Memory (MB): peak = 4365.238 ; gain = 256.531

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1907bd5e3

Time (s): cpu = 00:06:47 ; elapsed = 00:04:44 . Memory (MB): peak = 4365.238 ; gain = 256.531
Phase 4.3 Placer Reporting | Checksum: 1907bd5e3

Time (s): cpu = 00:06:48 ; elapsed = 00:04:44 . Memory (MB): peak = 4365.238 ; gain = 256.531

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 4365.238 ; gain = 0.000

Time (s): cpu = 00:06:48 ; elapsed = 00:04:44 . Memory (MB): peak = 4365.238 ; gain = 256.531
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d3f7c756

Time (s): cpu = 00:06:48 ; elapsed = 00:04:45 . Memory (MB): peak = 4365.238 ; gain = 256.531
Ending Placer Task | Checksum: 124a11bc0

Time (s): cpu = 00:06:48 ; elapsed = 00:04:45 . Memory (MB): peak = 4365.238 ; gain = 256.531
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:56 ; elapsed = 00:04:49 . Memory (MB): peak = 4365.238 ; gain = 256.531
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 4365.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/impl_1/top_level_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4365.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_level_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 4365.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_level_wrapper_utilization_placed.rpt -pb top_level_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.333 . Memory (MB): peak = 4365.238 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4365.238 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4365.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/impl_1/top_level_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4365.238 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 17330cf4 ConstDB: 0 ShapeSum: 9b8db22a RouteDB: 71e05ca2

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4365.238 ; gain = 0.000
Phase 1 Build RT Design | Checksum: 167e0547e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4365.238 ; gain = 0.000
Post Restoration Checksum: NetGraph: b9100999 NumContArr: 6e1c9ead Constraints: 4191e76b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 168be8fb1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4365.238 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 168be8fb1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4365.238 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 168be8fb1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4365.238 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1d6574d79

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2840b2c48

Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 4897.270 ; gain = 532.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.680  | TNS=0.000  | WHS=-0.070 | THS=-31.928|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 20236dd51

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4897.270 ; gain = 532.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.680  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 22e220ba0

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4897.270 ; gain = 532.031
Phase 2 Router Initialization | Checksum: 27acd9086

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4897.270 ; gain = 532.031

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00761279 %
  Global Horizontal Routing Utilization  = 0.00373864 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 83159
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 66708
  Number of Partially Routed Nets     = 16451
  Number of Node Overlaps             = 30


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27acd9086

Time (s): cpu = 00:02:04 ; elapsed = 00:01:23 . Memory (MB): peak = 4897.270 ; gain = 532.031
Phase 3 Initial Routing | Checksum: 2210348fb

Time (s): cpu = 00:02:40 ; elapsed = 00:01:43 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_3_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 11338
 Number of Nodes with overlaps = 850
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.168  | TNS=0.000  | WHS=-0.025 | THS=-0.113 |

Phase 4.1 Global Iteration 0 | Checksum: 1c8e96e34

Time (s): cpu = 00:04:34 ; elapsed = 00:02:53 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.168  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 35808e7ad

Time (s): cpu = 00:04:51 ; elapsed = 00:03:07 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.168  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 300dca852

Time (s): cpu = 00:05:02 ; elapsed = 00:03:17 . Memory (MB): peak = 4897.270 ; gain = 532.031
Phase 4 Rip-up And Reroute | Checksum: 300dca852

Time (s): cpu = 00:05:02 ; elapsed = 00:03:17 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22ee14cab

Time (s): cpu = 00:05:19 ; elapsed = 00:03:28 . Memory (MB): peak = 4897.270 ; gain = 532.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.168  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 24e92f910

Time (s): cpu = 00:05:20 ; elapsed = 00:03:28 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24e92f910

Time (s): cpu = 00:05:20 ; elapsed = 00:03:28 . Memory (MB): peak = 4897.270 ; gain = 532.031
Phase 5 Delay and Skew Optimization | Checksum: 24e92f910

Time (s): cpu = 00:05:20 ; elapsed = 00:03:29 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24d34d8d4

Time (s): cpu = 00:05:32 ; elapsed = 00:03:36 . Memory (MB): peak = 4897.270 ; gain = 532.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.168  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2591382a0

Time (s): cpu = 00:05:32 ; elapsed = 00:03:36 . Memory (MB): peak = 4897.270 ; gain = 532.031
Phase 6 Post Hold Fix | Checksum: 2591382a0

Time (s): cpu = 00:05:33 ; elapsed = 00:03:37 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.06669 %
  Global Horizontal Routing Utilization  = 4.12458 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 222682434

Time (s): cpu = 00:05:35 ; elapsed = 00:03:38 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 222682434

Time (s): cpu = 00:05:35 ; elapsed = 00:03:38 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 222682434

Time (s): cpu = 00:05:42 ; elapsed = 00:03:45 . Memory (MB): peak = 4897.270 ; gain = 532.031

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.168  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 222682434

Time (s): cpu = 00:05:43 ; elapsed = 00:03:46 . Memory (MB): peak = 4897.270 ; gain = 532.031
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:43 ; elapsed = 00:03:46 . Memory (MB): peak = 4897.270 ; gain = 532.031

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:01 ; elapsed = 00:03:56 . Memory (MB): peak = 4897.270 ; gain = 532.031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 4897.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/impl_1/top_level_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 4897.270 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_level_wrapper_drc_routed.rpt -pb top_level_wrapper_drc_routed.pb -rpx top_level_wrapper_drc_routed.rpx
Command: report_drc -file top_level_wrapper_drc_routed.rpt -pb top_level_wrapper_drc_routed.pb -rpx top_level_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/impl_1/top_level_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 4897.270 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_level_wrapper_methodology_drc_routed.rpt -pb top_level_wrapper_methodology_drc_routed.pb -rpx top_level_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_level_wrapper_methodology_drc_routed.rpt -pb top_level_wrapper_methodology_drc_routed.pb -rpx top_level_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/repos/RFSoC_Controller_V2/vivado_project/RFSoC_Controller_V2.runs/impl_1/top_level_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 4897.270 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
Command: report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO0500 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO1501 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO2502 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSIO3503 for the family zynquplusrfsoc. Ignoring the voltage setting.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCOPSDDR12 for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VTTPSGTA for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSDDRPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTLP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSPLL for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSAUX for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSADC for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSBATT for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTFP for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCPSINTDDR for the family zynquplusrfsoc. Ignoring the voltage setting.
INFO: [Common 17-14] Message 'Designutils 20-266' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
158 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 4897.270 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_level_wrapper_route_status.rpt -pb top_level_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4897.270 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_wrapper_bus_skew_routed.rpt -pb top_level_wrapper_bus_skew_routed.pb -rpx top_level_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_level_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_level_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force top_level_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_n_mux_inst/select_int_reg[0]_0 is a gated clock net sourced by a combinational pin top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_n_mux_inst/s_axis_tready_reg_i_2/O, cell top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_n_mux_inst/s_axis_tready_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 176 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_3[1], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_3[4], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_3[5], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_3[6], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_3[7], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_3[12], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_3[13], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_4[1], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_4[4], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_4[5], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_4[6], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_4[7], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_4[12], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_4[13], top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_clk_n_5[1]... and (the first 15 of 162 listed).
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:48 ; elapsed = 00:01:14 . Memory (MB): peak = 5413.969 ; gain = 516.699
INFO: [Common 17-206] Exiting Vivado at Sun Nov 29 16:59:57 2020...
