// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module VAlu(
  input          clock,
                 reset,
                 io_in_valid,
  input  [5:0]   io_in_bits_uop_ctrl_funct6,
  input  [2:0]   io_in_bits_uop_ctrl_funct3,
  input          io_in_bits_uop_ctrl_vm,
  input  [4:0]   io_in_bits_uop_ctrl_vs1_imm,
  input          io_in_bits_uop_ctrl_widen,
                 io_in_bits_uop_ctrl_widen2,
                 io_in_bits_uop_ctrl_narrow,
                 io_in_bits_uop_ctrl_narrow_to_1,
                 io_in_bits_uop_info_ma,
                 io_in_bits_uop_info_ta,
  input  [2:0]   io_in_bits_uop_info_vsew,
  input  [7:0]   io_in_bits_uop_info_vl,
  input  [6:0]   io_in_bits_uop_info_vstart,
  input  [1:0]   io_in_bits_uop_info_vxrm,
  input  [2:0]   io_in_bits_uop_uopIdx,
  input          io_in_bits_uop_uopEnd,
  input  [127:0] io_in_bits_vs1,
                 io_in_bits_vs2,
  input  [63:0]  io_in_bits_rs1,
  input  [127:0] io_in_bits_oldVd,
                 io_in_bits_mask,
  output         io_out_valid,
  output [127:0] io_out_bits_vd,
  output         io_out_bits_vxsat
);

  wire [63:0]  _vIntFixpAlu64bs_1_io_vd;	// @[VAlu.scala:170:43]
  wire [31:0]  _vIntFixpAlu64bs_1_io_narrowVd;	// @[VAlu.scala:170:43]
  wire [7:0]   _vIntFixpAlu64bs_1_io_cmpOut;	// @[VAlu.scala:170:43]
  wire [7:0]   _vIntFixpAlu64bs_1_io_vxsat;	// @[VAlu.scala:170:43]
  wire         _vIntFixpAlu64bs_1_io_rd_valid;	// @[VAlu.scala:170:43]
  wire [63:0]  _vIntFixpAlu64bs_1_io_rd_bits;	// @[VAlu.scala:170:43]
  wire [63:0]  _vIntFixpAlu64bs_0_io_vd;	// @[VAlu.scala:170:43]
  wire [31:0]  _vIntFixpAlu64bs_0_io_narrowVd;	// @[VAlu.scala:170:43]
  wire [7:0]   _vIntFixpAlu64bs_0_io_cmpOut;	// @[VAlu.scala:170:43]
  wire [7:0]   _vIntFixpAlu64bs_0_io_vxsat;	// @[VAlu.scala:170:43]
  wire         _vIntFixpAlu64bs_0_io_rd_valid;	// @[VAlu.scala:170:43]
  wire [63:0]  _vIntFixpAlu64bs_0_io_rd_bits;	// @[VAlu.scala:170:43]
  wire         _sew_sew_oneHot_WIRE_0 = io_in_bits_uop_info_vsew == 3'h0;	// @[Cat.scala:33:92, VFuBundles.scala:67:53]
  wire         _sew_sew_oneHot_WIRE_1 = io_in_bits_uop_info_vsew == 3'h1;	// @[VFuBundles.scala:67:53]
  wire         _sew_sew_oneHot_WIRE_2 = io_in_bits_uop_info_vsew == 3'h2;	// @[VFuBundles.scala:67:53]
  wire         _sew_sew_oneHot_WIRE_3 = io_in_bits_uop_info_vsew == 3'h3;	// @[VFuBundles.scala:67:53]
  wire [3:0]   sew_oneHot = {_sew_sew_oneHot_WIRE_3, _sew_sew_oneHot_WIRE_2, _sew_sew_oneHot_WIRE_1, _sew_sew_oneHot_WIRE_0};	// @[VFuBundles.scala:67:{53,63}]
  wire [63:0]  rs1Imm = ~(io_in_bits_uop_ctrl_funct3[2]) & io_in_bits_uop_ctrl_funct3[1] & io_in_bits_uop_ctrl_funct3[0] ? {{59{io_in_bits_uop_ctrl_vs1_imm[4]}}, io_in_bits_uop_ctrl_vs1_imm} : io_in_bits_rs1;	// @[VAlu.scala:157:{19,62}, VFuBundles.scala:33:{12,19,32,36,45}]
  wire [127:0] vs1 = io_in_bits_uop_ctrl_funct3[2] | io_in_bits_uop_ctrl_funct3[1] & io_in_bits_uop_ctrl_funct3[0] ? (_sew_sew_oneHot_WIRE_0 ? {2{{2{{2{{2{rs1Imm[7:0]}}}}}}}} : 128'h0) | (_sew_sew_oneHot_WIRE_1 ? {2{{2{{2{rs1Imm[15:0]}}}}}} : 128'h0) | (_sew_sew_oneHot_WIRE_2 ? {2{{2{rs1Imm[31:0]}}}} : 128'h0) | (_sew_sew_oneHot_WIRE_3 ? {2{rs1Imm}} : 128'h0) : io_in_bits_vs1;	// @[Cat.scala:33:92, Mux.scala:27:73, VAlu.scala:157:19, :158:87, :159:16, :339:20, VFuBundles.scala:31:38, :33:{19,32,45}, :67:53]
  wire         _T = io_in_bits_uop_ctrl_widen | io_in_bits_uop_ctrl_widen2;	// @[VAlu.scala:161:53]
  wire [2:0]   veewVd = io_in_bits_uop_info_vsew + {2'h0, _T};	// @[VAlu.scala:161:{41,53}, :267:48]
  wire         _eewVd_sew_oneHot_WIRE_0 = veewVd == 3'h0;	// @[Cat.scala:33:92, VAlu.scala:161:41, VFuBundles.scala:67:53]
  wire         _eewVd_sew_oneHot_WIRE_1 = veewVd == 3'h1;	// @[VAlu.scala:161:41, VFuBundles.scala:67:53]
  wire         _eewVd_sew_oneHot_WIRE_2 = veewVd == 3'h2;	// @[VAlu.scala:161:41, VFuBundles.scala:67:53]
  wire         _eewVd_sew_oneHot_WIRE_3 = veewVd == 3'h3;	// @[VAlu.scala:161:41, VFuBundles.scala:67:53]
  wire [3:0]   eewVd_oneHot = {_eewVd_sew_oneHot_WIRE_3, _eewVd_sew_oneHot_WIRE_2, _eewVd_sew_oneHot_WIRE_1, _eewVd_sew_oneHot_WIRE_0};	// @[VFuBundles.scala:67:{53,63}]
  wire         opi = io_in_bits_uop_ctrl_funct3[0] == io_in_bits_uop_ctrl_funct3[1];	// @[VAlu.scala:165:23, VFuBundles.scala:33:{32,45}]
  wire [6:0]   decoderOut_invInputs = ~{io_in_bits_uop_ctrl_funct6, opi};	// @[Cat.scala:33:92, VAlu.scala:165:23, pla.scala:78:21]
  wire [4:0]   _decoderOut_T_7 = {opi, io_in_bits_uop_ctrl_funct6[2], decoderOut_invInputs[4], decoderOut_invInputs[5], decoderOut_invInputs[6]};	// @[Cat.scala:33:92, VAlu.scala:165:23, pla.scala:78:21, :90:45, :91:29]
  wire [4:0]   _decoderOut_T_9 = {decoderOut_invInputs[0], decoderOut_invInputs[3], io_in_bits_uop_ctrl_funct6[3], decoderOut_invInputs[5], decoderOut_invInputs[6]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0]   _decoderOut_T_17 = {opi, io_in_bits_uop_ctrl_funct6[3], io_in_bits_uop_ctrl_funct6[4], decoderOut_invInputs[6]};	// @[Cat.scala:33:92, VAlu.scala:165:23, pla.scala:78:21, :90:45, :91:29]
  wire [4:0]   _decoderOut_T_19 = {opi, decoderOut_invInputs[3], decoderOut_invInputs[4], decoderOut_invInputs[5], io_in_bits_uop_ctrl_funct6[5]};	// @[Cat.scala:33:92, VAlu.scala:165:23, pla.scala:78:21, :90:45, :91:29]
  wire [2:0]   _decoderOut_orMatrixOutputs_T = {&_decoderOut_T_9, &_decoderOut_T_19, &{opi, io_in_bits_uop_ctrl_funct6[1], io_in_bits_uop_ctrl_funct6[3], decoderOut_invInputs[5], io_in_bits_uop_ctrl_funct6[5]}};	// @[Cat.scala:33:92, VAlu.scala:165:23, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [6:0]   _decoderOut_orMatrixOutputs_T_4 = {&{opi, decoderOut_invInputs[1], io_in_bits_uop_ctrl_funct6[1], decoderOut_invInputs[4], decoderOut_invInputs[5], decoderOut_invInputs[6]}, &_decoderOut_T_7, &{decoderOut_invInputs[0], io_in_bits_uop_ctrl_funct6[1], decoderOut_invInputs[3], io_in_bits_uop_ctrl_funct6[3], decoderOut_invInputs[5], decoderOut_invInputs[6]}, &{opi, io_in_bits_uop_ctrl_funct6[1], decoderOut_invInputs[3], io_in_bits_uop_ctrl_funct6[4], decoderOut_invInputs[6]}, &_decoderOut_T_17, &{opi, io_in_bits_uop_ctrl_funct6[1], decoderOut_invInputs[3], decoderOut_invInputs[4], decoderOut_invInputs[5], io_in_bits_uop_ctrl_funct6[5]}, &{decoderOut_invInputs[0], io_in_bits_uop_ctrl_funct6[1], decoderOut_invInputs[4], io_in_bits_uop_ctrl_funct6[4], io_in_bits_uop_ctrl_funct6[5]}};	// @[Cat.scala:33:92, VAlu.scala:165:23, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire         _decoderOut_invMatrixOutputs_T_2 = {&{opi, decoderOut_invInputs[1], decoderOut_invInputs[4], decoderOut_invInputs[5], decoderOut_invInputs[6]}, &{opi, io_in_bits_uop_ctrl_funct6[1], decoderOut_invInputs[4], decoderOut_invInputs[5], decoderOut_invInputs[6]}, &_decoderOut_T_7, &_decoderOut_T_9, &{opi, decoderOut_invInputs[3], io_in_bits_uop_ctrl_funct6[4], decoderOut_invInputs[6]}, &_decoderOut_T_17, &_decoderOut_T_19, &{decoderOut_invInputs[0], decoderOut_invInputs[4], io_in_bits_uop_ctrl_funct6[4], io_in_bits_uop_ctrl_funct6[5]}} == 8'h0;	// @[Cat.scala:33:92, VAlu.scala:165:23, :267:48, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire         isVext = io_in_bits_uop_ctrl_funct6 == 6'h12 & io_in_bits_uop_ctrl_funct3[1:0] == 2'h2;	// @[VAlu.scala:193:{23,39,48,55}, VFuBundles.scala:67:53]
  wire         vf2 = (&(io_in_bits_uop_ctrl_vs1_imm[2:1])) & isVext;	// @[VAlu.scala:193:39, :195:{20,27,35}]
  wire         vf4 = io_in_bits_uop_ctrl_vs1_imm[2:1] == 2'h2 & isVext;	// @[VAlu.scala:193:39, :195:20, :196:{27,35}, VFuBundles.scala:67:53]
  wire         vf8 = io_in_bits_uop_ctrl_vs1_imm[2:1] == 2'h1 & isVext;	// @[VAlu.scala:193:39, :195:20, :197:{27,35}, VFuUtils.scala:83:10]
  wire         _T_1 = _T | io_in_bits_uop_ctrl_narrow;	// @[VAlu.scala:161:53, :220:25]
  wire [3:0]   eewVm_oneHot = io_in_bits_uop_ctrl_narrow_to_1 ? sew_oneHot : eewVd_oneHot;	// @[VAlu.scala:230:18, VFuBundles.scala:67:63]
  wire [2:0]   maskIdx = io_in_bits_uop_ctrl_narrow ? {1'h0, io_in_bits_uop_uopIdx[2:1]} : io_in_bits_uop_uopIdx;	// @[VAlu.scala:231:{20,36}, VFuBundles.scala:67:53]
  wire [7:0]   _mask16b_extracted_T_17 = eewVm_oneHot[1] ? io_in_bits_mask[7:0] : 8'h0;	// @[Mux.scala:27:73, :29:36, VAlu.scala:230:18, :267:48, VFuUtils.scala:51:18]
  wire [3:0]   _GEN = _mask16b_extracted_T_17[3:0] | (eewVm_oneHot[2] ? io_in_bits_mask[3:0] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_32 = eewVm_oneHot[1] ? io_in_bits_mask[15:8] : 8'h0;	// @[Mux.scala:27:73, :29:36, VAlu.scala:230:18, :267:48, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_0 = _mask16b_extracted_T_32[3:0] | (eewVm_oneHot[2] ? io_in_bits_mask[7:4] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_47 = eewVm_oneHot[1] ? io_in_bits_mask[23:16] : 8'h0;	// @[Mux.scala:27:73, :29:36, VAlu.scala:230:18, :267:48, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_1 = _mask16b_extracted_T_47[3:0] | (eewVm_oneHot[2] ? io_in_bits_mask[11:8] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_62 = eewVm_oneHot[1] ? io_in_bits_mask[31:24] : 8'h0;	// @[Mux.scala:27:73, :29:36, VAlu.scala:230:18, :267:48, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_2 = _mask16b_extracted_T_62[3:0] | (eewVm_oneHot[2] ? io_in_bits_mask[15:12] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_77 = eewVm_oneHot[1] ? io_in_bits_mask[39:32] : 8'h0;	// @[Mux.scala:27:73, :29:36, VAlu.scala:230:18, :267:48, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_3 = _mask16b_extracted_T_77[3:0] | (eewVm_oneHot[2] ? io_in_bits_mask[19:16] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_92 = eewVm_oneHot[1] ? io_in_bits_mask[47:40] : 8'h0;	// @[Mux.scala:27:73, :29:36, VAlu.scala:230:18, :267:48, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_4 = _mask16b_extracted_T_92[3:0] | (eewVm_oneHot[2] ? io_in_bits_mask[23:20] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_107 = eewVm_oneHot[1] ? io_in_bits_mask[55:48] : 8'h0;	// @[Mux.scala:27:73, :29:36, VAlu.scala:230:18, :267:48, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_5 = _mask16b_extracted_T_107[3:0] | (eewVm_oneHot[2] ? io_in_bits_mask[27:24] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_122 = eewVm_oneHot[1] ? io_in_bits_mask[63:56] : 8'h0;	// @[Mux.scala:27:73, :29:36, VAlu.scala:230:18, :267:48, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_6 = _mask16b_extracted_T_122[3:0] | (eewVm_oneHot[2] ? io_in_bits_mask[31:28] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, VFuUtils.scala:51:18]
  wire [15:0]  _mask16b_extracted_WIRE_8 = (maskIdx == 3'h0 ? (eewVm_oneHot[0] ? io_in_bits_mask[15:0] : 16'h0) | {8'h0, _mask16b_extracted_T_17[7:4], _GEN[3:2], _GEN[1:0] | (eewVm_oneHot[3] ? io_in_bits_mask[1:0] : 2'h0)} : 16'h0) | (maskIdx == 3'h1 ? (eewVm_oneHot[0] ? io_in_bits_mask[31:16] : 16'h0) | {8'h0, _mask16b_extracted_T_32[7:4], _GEN_0[3:2], _GEN_0[1:0] | (eewVm_oneHot[3] ? io_in_bits_mask[3:2] : 2'h0)} : 16'h0) | (maskIdx == 3'h2 ? (eewVm_oneHot[0] ? io_in_bits_mask[47:32] : 16'h0) | {8'h0, _mask16b_extracted_T_47[7:4], _GEN_1[3:2], _GEN_1[1:0] | (eewVm_oneHot[3] ? io_in_bits_mask[5:4] : 2'h0)} : 16'h0) | (maskIdx == 3'h3 ? (eewVm_oneHot[0] ? io_in_bits_mask[63:48] : 16'h0) | {8'h0, _mask16b_extracted_T_62[7:4], _GEN_2[3:2], _GEN_2[1:0] | (eewVm_oneHot[3] ? io_in_bits_mask[7:6] : 2'h0)} : 16'h0) | (maskIdx == 3'h4 ? (eewVm_oneHot[0] ? io_in_bits_mask[79:64] : 16'h0) | {8'h0, _mask16b_extracted_T_77[7:4], _GEN_3[3:2], _GEN_3[1:0] | (eewVm_oneHot[3] ? io_in_bits_mask[9:8] : 2'h0)} : 16'h0) | (maskIdx == 3'h5 ? (eewVm_oneHot[0] ? io_in_bits_mask[95:80] : 16'h0) | {8'h0, _mask16b_extracted_T_92[7:4], _GEN_4[3:2], _GEN_4[1:0] | (eewVm_oneHot[3] ? io_in_bits_mask[11:10] : 2'h0)} : 16'h0) | (maskIdx == 3'h6 ? (eewVm_oneHot[0] ? io_in_bits_mask[111:96] : 16'h0) | {8'h0, _mask16b_extracted_T_107[7:4], _GEN_5[3:2], _GEN_5[1:0] | (eewVm_oneHot[3] ? io_in_bits_mask[13:12] : 2'h0)} : 16'h0) | ((&maskIdx) ? (eewVm_oneHot[0] ? io_in_bits_mask[127:112] : 16'h0) | {8'h0, _mask16b_extracted_T_122[7:4], _GEN_6[3:2], _GEN_6[1:0] | (eewVm_oneHot[3] ? io_in_bits_mask[15:14] : 2'h0)} : 16'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, :231:20, :267:48, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :51:18]
  wire         _vIntFixpAlu64bs_1_io_oldVd_extracted_T = io_in_bits_uop_uopIdx == 3'h0;	// @[Cat.scala:33:92, VFuUtils.scala:49:47]
  wire         _vIntFixpAlu64bs_1_io_oldVd_extracted_T_1 = io_in_bits_uop_uopIdx == 3'h1;	// @[VFuBundles.scala:67:53, VFuUtils.scala:49:47]
  wire         _vIntFixpAlu64bs_1_io_oldVd_extracted_T_2 = io_in_bits_uop_uopIdx == 3'h2;	// @[VFuBundles.scala:67:53, VFuUtils.scala:49:47]
  wire         _vIntFixpAlu64bs_1_io_oldVd_extracted_T_3 = io_in_bits_uop_uopIdx == 3'h3;	// @[VFuBundles.scala:67:53, VFuUtils.scala:49:47]
  wire         _vIntFixpAlu64bs_1_io_oldVd_extracted_T_4 = io_in_bits_uop_uopIdx == 3'h4;	// @[VFuUtils.scala:49:47]
  wire         _vIntFixpAlu64bs_1_io_oldVd_extracted_T_5 = io_in_bits_uop_uopIdx == 3'h5;	// @[VFuUtils.scala:49:47]
  wire         _vIntFixpAlu64bs_1_io_oldVd_extracted_T_6 = io_in_bits_uop_uopIdx == 3'h6;	// @[VFuUtils.scala:49:47]
  wire [7:0]   _vIntFixpAlu64bs_0_io_oldVd_extracted_T_17 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[7:0] : 8'h0;	// @[Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_7 = _vIntFixpAlu64bs_0_io_oldVd_extracted_T_17[3:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[3:0] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vIntFixpAlu64bs_0_io_oldVd_extracted_T_32 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[15:8] : 8'h0;	// @[Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_8 = _vIntFixpAlu64bs_0_io_oldVd_extracted_T_32[3:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[7:4] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vIntFixpAlu64bs_0_io_oldVd_extracted_T_47 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[23:16] : 8'h0;	// @[Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_9 = _vIntFixpAlu64bs_0_io_oldVd_extracted_T_47[3:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[11:8] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vIntFixpAlu64bs_0_io_oldVd_extracted_T_62 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[31:24] : 8'h0;	// @[Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_10 = _vIntFixpAlu64bs_0_io_oldVd_extracted_T_62[3:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[15:12] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vIntFixpAlu64bs_0_io_oldVd_extracted_T_77 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[39:32] : 8'h0;	// @[Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_11 = _vIntFixpAlu64bs_0_io_oldVd_extracted_T_77[3:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[19:16] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vIntFixpAlu64bs_0_io_oldVd_extracted_T_92 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[47:40] : 8'h0;	// @[Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_12 = _vIntFixpAlu64bs_0_io_oldVd_extracted_T_92[3:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[23:20] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vIntFixpAlu64bs_0_io_oldVd_extracted_T_107 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[55:48] : 8'h0;	// @[Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_13 = _vIntFixpAlu64bs_0_io_oldVd_extracted_T_107[3:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[27:24] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _vIntFixpAlu64bs_0_io_oldVd_extracted_T_122 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[63:56] : 8'h0;	// @[Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_14 = _vIntFixpAlu64bs_0_io_oldVd_extracted_T_122[3:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[31:28] : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _GEN_15 = (_vIntFixpAlu64bs_1_io_oldVd_extracted_T ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[7:0] : 8'h0) | {_vIntFixpAlu64bs_0_io_oldVd_extracted_T_17[7:4], _GEN_7[3:2], _GEN_7[1:0] | (_sew_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[1:0] : 2'h0)} : 8'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_1 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[23:16] : 8'h0) | {_vIntFixpAlu64bs_0_io_oldVd_extracted_T_32[7:4], _GEN_8[3:2], _GEN_8[1:0] | (_sew_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[3:2] : 2'h0)} : 8'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_2 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[39:32] : 8'h0) | {_vIntFixpAlu64bs_0_io_oldVd_extracted_T_47[7:4], _GEN_9[3:2], _GEN_9[1:0] | (_sew_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[5:4] : 2'h0)} : 8'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_3 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[55:48] : 8'h0) | {_vIntFixpAlu64bs_0_io_oldVd_extracted_T_62[7:4], _GEN_10[3:2], _GEN_10[1:0] | (_sew_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[7:6] : 2'h0)} : 8'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_4 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[71:64] : 8'h0) | {_vIntFixpAlu64bs_0_io_oldVd_extracted_T_77[7:4], _GEN_11[3:2], _GEN_11[1:0] | (_sew_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[9:8] : 2'h0)} : 8'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_5 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[87:80] : 8'h0) | {_vIntFixpAlu64bs_0_io_oldVd_extracted_T_92[7:4], _GEN_12[3:2], _GEN_12[1:0] | (_sew_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[11:10] : 2'h0)} : 8'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_6 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[103:96] : 8'h0) | {_vIntFixpAlu64bs_0_io_oldVd_extracted_T_107[7:4], _GEN_13[3:2], _GEN_13[1:0] | (_sew_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[13:12] : 2'h0)} : 8'h0) | ((&io_in_bits_uop_uopIdx) ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[119:112] : 8'h0) | {_vIntFixpAlu64bs_0_io_oldVd_extracted_T_122[7:4], _GEN_14[3:2], _GEN_14[1:0] | (_sew_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[15:14] : 2'h0)} : 8'h0);	// @[Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :51:18]
  wire [6:0]   _GEN_16 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[7:1] : 7'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [2:0]   _GEN_17 = _GEN_16[2:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[3:1] : 3'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [6:0]   _GEN_18 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[15:9] : 7'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [2:0]   _GEN_19 = _GEN_18[2:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[7:5] : 3'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [6:0]   _GEN_20 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[23:17] : 7'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [2:0]   _GEN_21 = _GEN_20[2:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[11:9] : 3'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [6:0]   _GEN_22 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[31:25] : 7'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [2:0]   _GEN_23 = _GEN_22[2:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[15:13] : 3'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [6:0]   _GEN_24 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[39:33] : 7'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [2:0]   _GEN_25 = _GEN_24[2:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[19:17] : 3'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [6:0]   _GEN_26 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[47:41] : 7'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [2:0]   _GEN_27 = _GEN_26[2:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[23:21] : 3'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [6:0]   _GEN_28 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[55:49] : 7'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [2:0]   _GEN_29 = _GEN_28[2:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[27:25] : 3'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [6:0]   _GEN_30 = _sew_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[63:57] : 7'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [2:0]   _GEN_31 = _GEN_30[2:0] | (_sew_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[31:29] : 3'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [14:0]  _GEN_32 = (_vIntFixpAlu64bs_1_io_oldVd_extracted_T ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[15:1] : 15'h0) | {8'h0, _GEN_16[6:3], _GEN_17[2:1], _GEN_17[0] | _sew_sew_oneHot_WIRE_3 & io_in_bits_oldVd[1]} : 15'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_1 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[31:17] : 15'h0) | {8'h0, _GEN_18[6:3], _GEN_19[2:1], _GEN_19[0] | _sew_sew_oneHot_WIRE_3 & io_in_bits_oldVd[3]} : 15'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_2 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[47:33] : 15'h0) | {8'h0, _GEN_20[6:3], _GEN_21[2:1], _GEN_21[0] | _sew_sew_oneHot_WIRE_3 & io_in_bits_oldVd[5]} : 15'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_3 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[63:49] : 15'h0) | {8'h0, _GEN_22[6:3], _GEN_23[2:1], _GEN_23[0] | _sew_sew_oneHot_WIRE_3 & io_in_bits_oldVd[7]} : 15'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_4 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[79:65] : 15'h0) | {8'h0, _GEN_24[6:3], _GEN_25[2:1], _GEN_25[0] | _sew_sew_oneHot_WIRE_3 & io_in_bits_oldVd[9]} : 15'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_5 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[95:81] : 15'h0) | {8'h0, _GEN_26[6:3], _GEN_27[2:1], _GEN_27[0] | _sew_sew_oneHot_WIRE_3 & io_in_bits_oldVd[11]} : 15'h0) | (_vIntFixpAlu64bs_1_io_oldVd_extracted_T_6 ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[111:97] : 15'h0) | {8'h0, _GEN_28[6:3], _GEN_29[2:1], _GEN_29[0] | _sew_sew_oneHot_WIRE_3 & io_in_bits_oldVd[13]} : 15'h0) | ((&io_in_bits_uop_uopIdx) ? (_sew_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[127:113] : 15'h0) | {8'h0, _GEN_30[6:3], _GEN_31[2:1], _GEN_31[0] | _sew_sew_oneHot_WIRE_3 & io_in_bits_oldVd[15]} : 15'h0);	// @[Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :51:18]
  reg  [5:0]   funct6_S1;	// @[Reg.scala:19:16]
  reg          opi_S1;	// @[Reg.scala:19:16]
  reg  [2:0]   uopIdxS1;	// @[Reg.scala:19:16]
  reg  [127:0] old_vd_S1_r;	// @[Reg.scala:19:16]
  reg  [3:0]   eewVs1S1_oneHot;	// @[Reg.scala:19:16]
  reg  [3:0]   eewVdS1_oneHot;	// @[Reg.scala:19:16]
  reg          narrowS1;	// @[Reg.scala:19:16]
  reg          cmpFlagS1;	// @[Reg.scala:19:16]
  reg          vmS1;	// @[Reg.scala:19:16]
  reg          taS1;	// @[Reg.scala:19:16]
  reg          maS1;	// @[Reg.scala:19:16]
  reg  [15:0]  mask16bS1;	// @[Reg.scala:19:16]
  reg  [7:0]   vl_S1;	// @[Reg.scala:19:16]
  reg  [6:0]   vstartS1;	// @[Reg.scala:19:16]
  wire [5:0]   _shiftCmpOut_T_13 = eewVs1S1_oneHot[1] ? {uopIdxS1, 3'h0} : 6'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, Reg.scala:19:16, VAlu.scala:269:78]
  wire [4:0]   _GEN_33 = _shiftCmpOut_T_13[4:0] | (eewVs1S1_oneHot[2] ? {uopIdxS1, 2'h0} : 5'h0);	// @[Mux.scala:27:73, :29:36, Reg.scala:19:16, VAlu.scala:267:48, :269:78]
  wire [254:0] _GEN_34 = {248'h0, (eewVs1S1_oneHot[0] ? {uopIdxS1, 4'h0} : 7'h0) | {1'h0, _shiftCmpOut_T_13[5], _GEN_33[4], _GEN_33[3:0] | (eewVs1S1_oneHot[3] ? {uopIdxS1, 1'h0} : 4'h0)}};	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, Reg.scala:19:16, VAlu.scala:269:78, :271:28, VFuBundles.scala:67:53]
  wire [254:0] _cmpOutKeep_T = {127'h0, (eewVs1S1_oneHot[0] ? {112'h0, _vIntFixpAlu64bs_1_io_cmpOut, _vIntFixpAlu64bs_0_io_cmpOut} : 128'h0) | (eewVs1S1_oneHot[1] ? {120'h0, _vIntFixpAlu64bs_1_io_cmpOut[3:0], _vIntFixpAlu64bs_0_io_cmpOut[3:0]} : 128'h0) | (eewVs1S1_oneHot[2] ? {124'h0, _vIntFixpAlu64bs_1_io_cmpOut[1:0], _vIntFixpAlu64bs_0_io_cmpOut[1:0]} : 128'h0) | (eewVs1S1_oneHot[3] ? {126'h0, _vIntFixpAlu64bs_1_io_cmpOut[0], _vIntFixpAlu64bs_0_io_cmpOut[0]} : 128'h0)} << _GEN_34;	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, Reg.scala:19:16, VAlu.scala:170:43, :265:{58,77}, :271:28, :339:20]
  wire [254:0] _cmpOutOff_T = {127'h0, (eewVs1S1_oneHot[0] ? 128'hFFFF : 128'h0) | (eewVs1S1_oneHot[1] ? 128'hFF : 128'h0) | (eewVs1S1_oneHot[2] ? 128'hF : 128'h0) | (eewVs1S1_oneHot[3] ? 128'h3 : 128'h0)} << _GEN_34;	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, Reg.scala:19:16, VAlu.scala:271:28, :273:32, :339:20]
  reg  [127:0] old_cmpOutResult;	// @[VAlu.scala:279:29]
  wire [127:0] cmpOutResult = old_cmpOutResult & ~(_cmpOutOff_T[127:0]) | _cmpOutKeep_T[127:0];	// @[VAlu.scala:271:{14,28}, :273:{16,32}, :279:29, :280:{39,51}]
  reg          REG;	// @[VAlu.scala:281:16]
  reg          io_out_valid_REG;	// @[VAlu.scala:282:26]
  reg  [15:0]  tailS1;	// @[Reg.scala:19:16]
  reg  [15:0]  prestartS1;	// @[Reg.scala:19:16]
  reg          vstart_gte_vl_S1;	// @[Reg.scala:19:16]
  wire [15:0]  tailReorg = (eewVdS1_oneHot[0] ? tailS1 : 16'h0) | (eewVdS1_oneHot[1] ? {{2{tailS1[7]}}, {2{tailS1[6]}}, {2{tailS1[5]}}, {2{tailS1[4]}}, {2{tailS1[3]}}, {2{tailS1[2]}}, {2{tailS1[1]}}, {2{tailS1[0]}}} : 16'h0) | (eewVdS1_oneHot[2] ? {{4{tailS1[3]}}, {4{tailS1[2]}}, {4{tailS1[1]}}, {4{tailS1[0]}}} : 16'h0) | (eewVdS1_oneHot[3] ? {{8{tailS1[1]}}, {8{tailS1[0]}}} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, Reg.scala:19:16, VAlu.scala:267:48, VFuUtils.scala:135:{56,72}]
  wire [15:0]  prestartReorg = (eewVdS1_oneHot[0] ? prestartS1 : 16'h0) | (eewVdS1_oneHot[1] ? {{2{prestartS1[7]}}, {2{prestartS1[6]}}, {2{prestartS1[5]}}, {2{prestartS1[4]}}, {2{prestartS1[3]}}, {2{prestartS1[2]}}, {2{prestartS1[1]}}, {2{prestartS1[0]}}} : 16'h0) | (eewVdS1_oneHot[2] ? {{4{prestartS1[3]}}, {4{prestartS1[2]}}, {4{prestartS1[1]}}, {4{prestartS1[0]}}} : 16'h0) | (eewVdS1_oneHot[3] ? {{8{prestartS1[1]}}, {8{prestartS1[0]}}} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, Reg.scala:19:16, VAlu.scala:267:48, VFuUtils.scala:135:{56,72}]
  wire [15:0]  mask16bReorg = (eewVdS1_oneHot[0] ? mask16bS1 : 16'h0) | (eewVdS1_oneHot[1] ? {{2{mask16bS1[7]}}, {2{mask16bS1[6]}}, {2{mask16bS1[5]}}, {2{mask16bS1[4]}}, {2{mask16bS1[3]}}, {2{mask16bS1[2]}}, {2{mask16bS1[1]}}, {2{mask16bS1[0]}}} : 16'h0) | (eewVdS1_oneHot[2] ? {{4{mask16bS1[3]}}, {4{mask16bS1[2]}}, {4{mask16bS1[1]}}, {4{mask16bS1[0]}}} : 16'h0) | (eewVdS1_oneHot[3] ? {{8{mask16bS1[1]}}, {8{mask16bS1[0]}}} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, Reg.scala:19:16, VAlu.scala:267:48, VFuUtils.scala:135:{56,72}]
  wire [1:0]   updateType_0 = prestartReorg[0] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[0] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[0] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_1 = prestartReorg[1] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[1] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[1] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_2 = prestartReorg[2] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[2] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[2] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_3 = prestartReorg[3] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[3] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[3] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_4 = prestartReorg[4] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[4] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[4] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_5 = prestartReorg[5] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[5] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[5] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_6 = prestartReorg[6] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[6] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[6] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_7 = prestartReorg[7] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[7] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[7] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_8 = prestartReorg[8] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[8] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[8] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_9 = prestartReorg[9] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[9] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[9] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_10 = prestartReorg[10] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[10] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[10] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_11 = prestartReorg[11] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[11] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[11] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_12 = prestartReorg[12] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[12] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[12] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_13 = prestartReorg[13] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[13] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[13] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_14 = prestartReorg[14] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[14] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[14] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [1:0]   updateType_15 = prestartReorg[15] | vstart_gte_vl_S1 ? 2'h2 : tailReorg[15] ? {1'h1, taS1} : funct6_S1[5:2] == 4'h4 & opi_S1 | funct6_S1 == 6'h17 & ~vmS1 | vmS1 | mask16bReorg[15] ? 2'h0 : {1'h1, maS1};	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:267:48, :294:11, :316:{24,28,49}, :317:21, :318:{26,31}, :319:{21,27}, :321:{26,32,46,69,85,88,95}, :322:21, :323:{39,44}, :324:27, VFuBundles.scala:67:53]
  wire [127:0] tail_1b_temp =
    vl_S1[6]
      ? {vl_S1[5] ? {vl_S1[4] ? {vl_S1[3] ? {vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}, 8'h0} : {8'hFF, vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}}, 16'h0} : {16'hFFFF, vl_S1[3] ? {vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}, 8'h0} : {8'hFF, vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}}}, 32'h0} : {32'hFFFFFFFF, vl_S1[4] ? {vl_S1[3] ? {vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}, 8'h0} : {8'hFF, vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}}, 16'h0} : {16'hFFFF, vl_S1[3] ? {vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}, 8'h0} : {8'hFF, vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}}}}, 64'h0}
      : {64'hFFFFFFFFFFFFFFFF, vl_S1[5] ? {vl_S1[4] ? {vl_S1[3] ? {vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}, 8'h0} : {8'hFF, vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}}, 16'h0} : {16'hFFFF, vl_S1[3] ? {vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}, 8'h0} : {8'hFF, vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}}}, 32'h0} : {32'hFFFFFFFF, vl_S1[4] ? {vl_S1[3] ? {vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}, 8'h0} : {8'hFF, vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}}, 16'h0} : {16'hFFFF, vl_S1[3] ? {vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}, 8'h0} : {8'hFF, vl_S1[2] ? {vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}, 4'h0} : {4'hF, vl_S1[1] ? {1'h1, ~(vl_S1[0]), 2'h0} : {3'h7, ~(vl_S1[0])}}}}}};	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reg.scala:19:16, VAlu.scala:267:48, :337:40, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :71:16, :73:{10,15,39}, :74:13]
  wire [127:0] tail_1b = vl_S1 == 8'h80 ? 128'h0 : tail_1b_temp;	// @[Reg.scala:19:16, VAlu.scala:339:{20,27}, VFuUtils.scala:73:10]
  wire [127:0] prestart_1b =
    vstartS1[6]
      ? {vstartS1[5] ? {vstartS1[4] ? {vstartS1[3] ? {vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}, 8'hFF} : {8'h0, vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}}, 16'hFFFF} : {16'h0, vstartS1[3] ? {vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}, 8'hFF} : {8'h0, vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}}}, 32'hFFFFFFFF} : {32'h0, vstartS1[4] ? {vstartS1[3] ? {vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}, 8'hFF} : {8'h0, vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}}, 16'hFFFF} : {16'h0, vstartS1[3] ? {vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}, 8'hFF} : {8'h0, vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}}}}, 64'hFFFFFFFFFFFFFFFF}
      : {64'h0, vstartS1[5] ? {vstartS1[4] ? {vstartS1[3] ? {vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}, 8'hFF} : {8'h0, vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}}, 16'hFFFF} : {16'h0, vstartS1[3] ? {vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}, 8'hFF} : {8'h0, vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}}}, 32'hFFFFFFFF} : {32'h0, vstartS1[4] ? {vstartS1[3] ? {vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}, 8'hFF} : {8'h0, vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}}, 16'hFFFF} : {16'h0, vstartS1[3] ? {vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}, 8'hFF} : {8'h0, vstartS1[2] ? {vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}, 4'hF} : {4'h0, vstartS1[1] ? {1'h0, vstartS1[0], 2'h3} : {3'h0, vstartS1[0]}}}}}};	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reg.scala:19:16, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:74:13, :85:{10,15,39}]
  wire [3:0]   nreg = {1'h0, io_in_bits_uop_ctrl_vs1_imm[2:0]} + 4'h1;	// @[VAlu.scala:289:{21,28}, VFuBundles.scala:67:53]
  wire [7:0]   _evl_WIRE = {1'h0, {1'h0, {1'h0, nreg == 4'h1 ? {_sew_sew_oneHot_WIRE_0, _sew_sew_oneHot_WIRE_1, _sew_sew_oneHot_WIRE_2, _sew_sew_oneHot_WIRE_3, 1'h0} : 5'h0} | (nreg == 4'h2 ? {_sew_sew_oneHot_WIRE_0, _sew_sew_oneHot_WIRE_1, _sew_sew_oneHot_WIRE_2, _sew_sew_oneHot_WIRE_3, 2'h0} : 6'h0)} | (nreg == 4'h4 ? {_sew_sew_oneHot_WIRE_0, _sew_sew_oneHot_WIRE_1, _sew_sew_oneHot_WIRE_2, _sew_sew_oneHot_WIRE_3, 3'h0} : 7'h0)} | (nreg == 4'h8 ? {_sew_sew_oneHot_WIRE_0, _sew_sew_oneHot_WIRE_1, _sew_sew_oneHot_WIRE_2, _sew_sew_oneHot_WIRE_3, 4'h0} : 8'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VAlu.scala:267:48, :289:28, :292:11, :293:{11,37}, :294:{11,37}, :295:{11,37}, VFuBundles.scala:67:53]
  wire         isWholeRegMv = io_in_bits_uop_ctrl_funct6 == 6'h27 & io_in_bits_uop_ctrl_funct3 == 3'h3;	// @[VAlu.scala:297:{29,45,55}, VFuBundles.scala:67:53]
  wire [2:0]   _GEN_35 = {1'h0, io_in_bits_uop_uopIdx[2:1]};	// @[VFuBundles.scala:67:53, VFuUtils.scala:96:{93,108}]
  wire [5:0]   _tail_nElemRemain_T_22 = _eewVd_sew_oneHot_WIRE_1 ? {io_in_bits_uop_ctrl_narrow ? _GEN_35 : io_in_bits_uop_uopIdx, 3'h0} : 6'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:96:93]
  wire [4:0]   _GEN_36 = _tail_nElemRemain_T_22[4:0] | (_eewVd_sew_oneHot_WIRE_2 ? {io_in_bits_uop_ctrl_narrow ? _GEN_35 : io_in_bits_uop_uopIdx, 2'h0} : 5'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:96:93]
  wire [8:0]   tail_nElemRemain = {1'h0, io_in_bits_uop_ctrl_funct6 == 6'h10 & ~opi ? 8'h1 : isWholeRegMv ? _evl_WIRE : io_in_bits_uop_info_vl} - {2'h0, (_eewVd_sew_oneHot_WIRE_0 ? {io_in_bits_uop_ctrl_narrow ? _GEN_35 : io_in_bits_uop_uopIdx, 4'h0} : 7'h0) | {1'h0, _tail_nElemRemain_T_22[5], _GEN_36[4], _GEN_36[3:0] | (_eewVd_sew_oneHot_WIRE_3 ? {io_in_bits_uop_ctrl_narrow ? _GEN_35 : io_in_bits_uop_uopIdx, 1'h0} : 4'h0)}};	// @[Cat.scala:33:92, Mux.scala:27:73, VAlu.scala:165:23, :267:48, :297:45, :299:{26,42,45}, :300:{25,45}, VFuBundles.scala:67:53, VFuUtils.scala:96:{41,93}]
  wire [5:0]   _prestart_nElemRemain_T_22 = _eewVd_sew_oneHot_WIRE_1 ? {io_in_bits_uop_ctrl_narrow ? _GEN_35 : io_in_bits_uop_uopIdx, 3'h0} : 6'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:96:93, :116:97]
  wire [4:0]   _GEN_37 = _prestart_nElemRemain_T_22[4:0] | (_eewVd_sew_oneHot_WIRE_2 ? {io_in_bits_uop_ctrl_narrow ? _GEN_35 : io_in_bits_uop_uopIdx, 2'h0} : 5'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:96:93, :116:97]
  wire [7:0]   _GEN_38 = {1'h0, io_in_bits_uop_info_vstart};	// @[VFuBundles.scala:67:53, VFuUtils.scala:116:45]
  wire [7:0]   prestart_nElemRemain = _GEN_38 - {1'h0, (_eewVd_sew_oneHot_WIRE_0 ? {io_in_bits_uop_ctrl_narrow ? _GEN_35 : io_in_bits_uop_uopIdx, 4'h0} : 7'h0) | {1'h0, _prestart_nElemRemain_T_22[5], _GEN_37[4], _GEN_37[3:0] | (_eewVd_sew_oneHot_WIRE_3 ? {io_in_bits_uop_ctrl_narrow ? _GEN_35 : io_in_bits_uop_uopIdx, 1'h0} : 4'h0)}};	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:96:93, :116:{45,97}]
  always @(posedge clock) begin
    if (io_in_valid) begin
      funct6_S1 <= io_in_bits_uop_ctrl_funct6;	// @[Reg.scala:19:16]
      opi_S1 <= opi;	// @[Reg.scala:19:16, VAlu.scala:165:23]
      uopIdxS1 <= io_in_bits_uop_uopIdx;	// @[Reg.scala:19:16]
      old_vd_S1_r <= io_in_bits_oldVd;	// @[Reg.scala:19:16]
      eewVs1S1_oneHot <= sew_oneHot;	// @[Reg.scala:19:16, VFuBundles.scala:67:63]
      eewVdS1_oneHot <= eewVd_oneHot;	// @[Reg.scala:19:16, VFuBundles.scala:67:63]
      narrowS1 <= io_in_bits_uop_ctrl_narrow;	// @[Reg.scala:19:16]
      cmpFlagS1 <= io_in_bits_uop_ctrl_narrow_to_1;	// @[Reg.scala:19:16]
      vmS1 <= io_in_bits_uop_ctrl_vm;	// @[Reg.scala:19:16]
      taS1 <= io_in_bits_uop_info_ta;	// @[Reg.scala:19:16]
      maS1 <= io_in_bits_uop_info_ma;	// @[Reg.scala:19:16]
      mask16bS1 <= _mask16b_extracted_WIRE_8;	// @[Mux.scala:27:73, Reg.scala:19:16]
      vl_S1 <= io_in_bits_uop_info_vl;	// @[Reg.scala:19:16]
      vstartS1 <= io_in_bits_uop_info_vstart;	// @[Reg.scala:19:16]
      if (tail_nElemRemain[8])	// @[VFuUtils.scala:96:41, :100:21]
        tailS1 <= 16'hFFFF;	// @[Reg.scala:19:16, VAlu.scala:267:48]
      else if (tail_nElemRemain >= {4'h0, _eewVd_sew_oneHot_WIRE_0, _eewVd_sew_oneHot_WIRE_1, _eewVd_sew_oneHot_WIRE_2, _eewVd_sew_oneHot_WIRE_3, 1'h0})	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VFuUtils.scala:96:41, :102:28]
        tailS1 <= 16'h0;	// @[Reg.scala:19:16, VAlu.scala:267:48]
      else if (tail_nElemRemain[3])	// @[VFuUtils.scala:73:15, :96:41, :105:39]
        tailS1 <= {tail_nElemRemain[2] ? {tail_nElemRemain[1] ? {1'h1, ~(tail_nElemRemain[0]), 2'h0} : {3'h7, ~(tail_nElemRemain[0])}, 4'h0} : {4'hF, tail_nElemRemain[1] ? {1'h1, ~(tail_nElemRemain[0]), 2'h0} : {3'h7, ~(tail_nElemRemain[0])}}, 8'h0};	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reg.scala:19:16, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :71:16, :73:{10,15,39}, :96:41, :105:39]
      else	// @[VFuUtils.scala:73:15, :96:41, :105:39]
        tailS1 <= {8'hFF, tail_nElemRemain[2] ? {tail_nElemRemain[1] ? {1'h1, ~(tail_nElemRemain[0]), 2'h0} : {3'h7, ~(tail_nElemRemain[0])}, 4'h0} : {4'hF, tail_nElemRemain[1] ? {1'h1, ~(tail_nElemRemain[0]), 2'h0} : {3'h7, ~(tail_nElemRemain[0])}}};	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reg.scala:19:16, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :71:16, :73:{10,15,39}, :96:41, :105:39]
      if (prestart_nElemRemain[7])	// @[VFuUtils.scala:116:45, :120:21]
        prestartS1 <= 16'h0;	// @[Reg.scala:19:16, VAlu.scala:267:48]
      else	// @[VFuUtils.scala:116:45, :120:21]
        prestartS1 <= ~({16{prestart_nElemRemain < {3'h0, _eewVd_sew_oneHot_WIRE_0, _eewVd_sew_oneHot_WIRE_1, _eewVd_sew_oneHot_WIRE_2, _eewVd_sew_oneHot_WIRE_3, 1'h0}}} & (prestart_nElemRemain[3] ? {prestart_nElemRemain[2] ? {prestart_nElemRemain[1] ? {1'h1, ~(prestart_nElemRemain[0]), 2'h0} : {3'h7, ~(prestart_nElemRemain[0])}, 4'h0} : {4'hF, prestart_nElemRemain[1] ? {1'h1, ~(prestart_nElemRemain[0]), 2'h0} : {3'h7, ~(prestart_nElemRemain[0])}}, 8'h0} : {8'hFF, prestart_nElemRemain[2] ? {prestart_nElemRemain[1] ? {1'h1, ~(prestart_nElemRemain[0]), 2'h0} : {3'h7, ~(prestart_nElemRemain[0])}, 4'h0} : {4'hF, prestart_nElemRemain[1] ? {1'h1, ~(prestart_nElemRemain[0]), 2'h0} : {3'h7, ~(prestart_nElemRemain[0])}}}));	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reg.scala:19:16, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :71:16, :73:{10,15,39}, :116:45, :122:{28,49}, :123:16, :125:{16,45}]
      if (isWholeRegMv)	// @[VAlu.scala:297:45]
        vstart_gte_vl_S1 <= _GEN_38 >= _evl_WIRE;	// @[Mux.scala:27:73, Reg.scala:19:16, VAlu.scala:308:48, VFuUtils.scala:116:45]
      else	// @[VAlu.scala:297:45]
        vstart_gte_vl_S1 <= _GEN_38 >= io_in_bits_uop_info_vl;	// @[Reg.scala:19:16, VAlu.scala:308:63, VFuUtils.scala:116:45]
    end
    if (REG)	// @[VAlu.scala:281:16]
      old_cmpOutResult <= cmpOutResult;	// @[VAlu.scala:279:29, :280:51]
    REG <= io_in_valid & io_in_bits_uop_ctrl_narrow_to_1;	// @[VAlu.scala:281:{16,23}]
    if (reset)
      io_out_valid_REG <= 1'h0;	// @[VAlu.scala:282:26, VFuBundles.scala:67:53]
    else
      io_out_valid_REG <= (~io_in_bits_uop_ctrl_narrow_to_1 | io_in_bits_uop_uopEnd) & io_in_valid;	// @[VAlu.scala:282:{26,30}]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        funct6_S1 = _RANDOM_0[5:0];	// @[Reg.scala:19:16]
        opi_S1 = _RANDOM_0[6];	// @[Reg.scala:19:16]
        uopIdxS1 = _RANDOM_0[9:7];	// @[Reg.scala:19:16]
        old_vd_S1_r = {_RANDOM_0[31:10], _RANDOM_1, _RANDOM_2, _RANDOM_3, _RANDOM_4[9:0]};	// @[Reg.scala:19:16]
        eewVs1S1_oneHot = _RANDOM_4[13:10];	// @[Reg.scala:19:16]
        eewVdS1_oneHot = _RANDOM_4[17:14];	// @[Reg.scala:19:16]
        narrowS1 = _RANDOM_4[18];	// @[Reg.scala:19:16]
        cmpFlagS1 = _RANDOM_4[19];	// @[Reg.scala:19:16]
        vmS1 = _RANDOM_4[20];	// @[Reg.scala:19:16]
        taS1 = _RANDOM_4[21];	// @[Reg.scala:19:16]
        maS1 = _RANDOM_4[22];	// @[Reg.scala:19:16]
        mask16bS1 = {_RANDOM_4[31:23], _RANDOM_5[6:0]};	// @[Reg.scala:19:16]
        vl_S1 = _RANDOM_5[14:7];	// @[Reg.scala:19:16]
        vstartS1 = _RANDOM_5[21:15];	// @[Reg.scala:19:16]
        old_cmpOutResult = {_RANDOM_5[31:22], _RANDOM_6, _RANDOM_7, _RANDOM_8, _RANDOM_9[21:0]};	// @[Reg.scala:19:16, VAlu.scala:279:29]
        REG = _RANDOM_9[22];	// @[VAlu.scala:279:29, :281:16]
        io_out_valid_REG = _RANDOM_9[23];	// @[VAlu.scala:279:29, :282:26]
        tailS1 = {_RANDOM_9[31:24], _RANDOM_10[7:0]};	// @[Reg.scala:19:16, VAlu.scala:279:29]
        prestartS1 = _RANDOM_10[23:8];	// @[Reg.scala:19:16]
        vstart_gte_vl_S1 = _RANDOM_10[24];	// @[Reg.scala:19:16]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  VIntFixpAlu64b vIntFixpAlu64bs_0 (	// @[VAlu.scala:170:43]
    .clock           (clock),
    .io_valid        (io_in_valid),
    .io_funct6       (io_in_bits_uop_ctrl_funct6),
    .io_funct3       (io_in_bits_uop_ctrl_funct3),
    .io_vi           (~(io_in_bits_uop_ctrl_funct3[2]) & io_in_bits_uop_ctrl_funct3[1] & io_in_bits_uop_ctrl_funct3[0]),	// @[VFuBundles.scala:33:{12,19,32,36,45}]
    .io_vm           (io_in_bits_uop_ctrl_vm),
    .io_vs1_imm      (io_in_bits_uop_ctrl_vs1_imm),
    .io_ma           (io_in_bits_uop_info_ma),
    .io_widen        (io_in_bits_uop_ctrl_widen),
    .io_widen2       (io_in_bits_uop_ctrl_widen2),
    .io_narrow       (io_in_bits_uop_ctrl_narrow),
    .io_narrow_to_1  (io_in_bits_uop_ctrl_narrow_to_1),
    .io_sew_oneHot   (sew_oneHot),	// @[VFuBundles.scala:67:63]
    .io_eewVd_oneHot (eewVd_oneHot),	// @[VFuBundles.scala:67:63]
    .io_uopIdx       (io_in_bits_uop_uopIdx),
    .io_vs1          (_T_1 ? {vs1[95:64], vs1[31:0]} : vs1[63:0]),	// @[Cat.scala:33:92, VAlu.scala:159:16, :220:{25,36}, :221:{31,41,54}, :224:{31,37}]
    .io_vs2_adder    (io_in_bits_uop_ctrl_widen ? {io_in_bits_vs2[95:64], io_in_bits_vs2[31:0]} : io_in_bits_vs2[63:0]),	// @[Cat.scala:33:92, VAlu.scala:199:16, :200:{37,47,60}, :203:{37,43}]
    .io_vs2_misc     (vf2 ? {io_in_bits_vs2[95:64], io_in_bits_vs2[31:0]} : vf4 ? {io_in_bits_vs2[111:96], io_in_bits_vs2[79:64], io_in_bits_vs2[47:32], io_in_bits_vs2[15:0]} : vf8 ? {io_in_bits_vs2[119:112], io_in_bits_vs2[103:96], io_in_bits_vs2[87:80], io_in_bits_vs2[71:64], io_in_bits_vs2[55:48], io_in_bits_vs2[39:32], io_in_bits_vs2[23:16], io_in_bits_vs2[7:0]} : io_in_bits_vs2[63:0]),	// @[Cat.scala:33:92, VAlu.scala:195:35, :196:35, :197:35, :206:14, :207:{36,46,59}, :209:20, :210:{36,46,60,73,86}, :212:20, :213:{36,67}, :216:{36,42}]
    .io_oldVd        ((_sew_sew_oneHot_WIRE_0 ? _GEN_15 : 8'h0) | (_sew_sew_oneHot_WIRE_1 ? {4'h0, _GEN_15[3:0]} : 8'h0) | (_sew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_15[1:0]} : 8'h0) | (_sew_sew_oneHot_WIRE_3 ? {7'h0, _GEN_15[0]} : 8'h0)),	// @[Cat.scala:33:92, Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:59:63, :60:63, :61:60]
    .io_vmask        ((eewVm_oneHot[0] ? _mask16b_extracted_WIRE_8[7:0] : 8'h0) | (eewVm_oneHot[1] ? {4'h0, _mask16b_extracted_WIRE_8[3:0]} : 8'h0) | (eewVm_oneHot[2] ? {6'h0, _mask16b_extracted_WIRE_8[1:0]} : 8'h0) | (eewVm_oneHot[3] ? {7'h0, _mask16b_extracted_WIRE_8[0]} : 8'h0)),	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, :267:48, VFuUtils.scala:59:63, :60:63, :61:60]
    .io_vxrm         (io_in_bits_uop_info_vxrm),
    .io_isFixp       (|_decoderOut_orMatrixOutputs_T),	// @[Cat.scala:33:92, pla.scala:114:39]
    .io_isMisc       (_decoderOut_invMatrixOutputs_T_2),	// @[pla.scala:114:39]
    .io_isSub        (|_decoderOut_orMatrixOutputs_T_4),	// @[Cat.scala:33:92, pla.scala:114:39]
    .io_fs1          (io_in_bits_rs1),
    .io_vd           (_vIntFixpAlu64bs_0_io_vd),
    .io_narrowVd     (_vIntFixpAlu64bs_0_io_narrowVd),
    .io_cmpOut       (_vIntFixpAlu64bs_0_io_cmpOut),
    .io_vxsat        (_vIntFixpAlu64bs_0_io_vxsat),
    .io_rd_valid     (_vIntFixpAlu64bs_0_io_rd_valid),
    .io_rd_bits      (_vIntFixpAlu64bs_0_io_rd_bits)
  );
  VIntFixpAlu64b vIntFixpAlu64bs_1 (	// @[VAlu.scala:170:43]
    .clock           (clock),
    .io_valid        (io_in_valid),
    .io_funct6       (io_in_bits_uop_ctrl_funct6),
    .io_funct3       (io_in_bits_uop_ctrl_funct3),
    .io_vi           (~(io_in_bits_uop_ctrl_funct3[2]) & io_in_bits_uop_ctrl_funct3[1] & io_in_bits_uop_ctrl_funct3[0]),	// @[VFuBundles.scala:33:{12,19,32,36,45}]
    .io_vm           (io_in_bits_uop_ctrl_vm),
    .io_vs1_imm      (io_in_bits_uop_ctrl_vs1_imm),
    .io_ma           (io_in_bits_uop_info_ma),
    .io_widen        (io_in_bits_uop_ctrl_widen),
    .io_widen2       (io_in_bits_uop_ctrl_widen2),
    .io_narrow       (io_in_bits_uop_ctrl_narrow),
    .io_narrow_to_1  (io_in_bits_uop_ctrl_narrow_to_1),
    .io_sew_oneHot   (sew_oneHot),	// @[VFuBundles.scala:67:63]
    .io_eewVd_oneHot (eewVd_oneHot),	// @[VFuBundles.scala:67:63]
    .io_uopIdx       (io_in_bits_uop_uopIdx),
    .io_vs1          (_T_1 ? {vs1[127:96], vs1[63:32]} : vs1[127:64]),	// @[Cat.scala:33:92, VAlu.scala:159:16, :220:{25,36}, :222:{31,41,55}, :225:{31,37}]
    .io_vs2_adder    (io_in_bits_uop_ctrl_widen ? {io_in_bits_vs2[127:96], io_in_bits_vs2[63:32]} : io_in_bits_vs2[127:64]),	// @[Cat.scala:33:92, VAlu.scala:199:16, :201:{37,47,61}, :204:{37,43}]
    .io_vs2_misc     (vf2 ? {io_in_bits_vs2[127:96], io_in_bits_vs2[63:32]} : vf4 ? {io_in_bits_vs2[127:112], io_in_bits_vs2[95:80], io_in_bits_vs2[63:48], io_in_bits_vs2[31:16]} : vf8 ? {io_in_bits_vs2[127:120], io_in_bits_vs2[111:104], io_in_bits_vs2[95:88], io_in_bits_vs2[79:72], io_in_bits_vs2[63:56], io_in_bits_vs2[47:40], io_in_bits_vs2[31:24], io_in_bits_vs2[15:8]} : io_in_bits_vs2[127:64]),	// @[Cat.scala:33:92, VAlu.scala:195:35, :196:35, :197:35, :206:14, :208:{36,46,60}, :209:20, :211:{36,46,61,74,87}, :212:20, :214:{36,67}, :217:{36,42}]
    .io_oldVd        ((_sew_sew_oneHot_WIRE_0 ? _GEN_32[14:7] : 8'h0) | (_sew_sew_oneHot_WIRE_1 ? {4'h0, _GEN_32[6:3]} : 8'h0) | (_sew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_32[2:1]} : 8'h0) | (_sew_sew_oneHot_WIRE_3 ? {7'h0, _GEN_32[0]} : 8'h0)),	// @[Cat.scala:33:92, Mux.scala:27:73, VAlu.scala:267:48, VFuBundles.scala:67:53, VFuUtils.scala:59:39, :60:39, :61:39]
    .io_vmask        ((eewVm_oneHot[0] ? _mask16b_extracted_WIRE_8[15:8] : 8'h0) | (eewVm_oneHot[1] ? {4'h0, _mask16b_extracted_WIRE_8[7:4]} : 8'h0) | (eewVm_oneHot[2] ? {6'h0, _mask16b_extracted_WIRE_8[3:2]} : 8'h0) | (eewVm_oneHot[3] ? {7'h0, _mask16b_extracted_WIRE_8[1]} : 8'h0)),	// @[Cat.scala:33:92, Mux.scala:27:73, :29:36, VAlu.scala:230:18, :267:48, VFuUtils.scala:59:39, :60:39, :61:39]
    .io_vxrm         (io_in_bits_uop_info_vxrm),
    .io_isFixp       (|_decoderOut_orMatrixOutputs_T),	// @[Cat.scala:33:92, pla.scala:114:39]
    .io_isMisc       (_decoderOut_invMatrixOutputs_T_2),	// @[pla.scala:114:39]
    .io_isSub        (|_decoderOut_orMatrixOutputs_T_4),	// @[Cat.scala:33:92, pla.scala:114:39]
    .io_fs1          (io_in_bits_rs1),
    .io_vd           (_vIntFixpAlu64bs_1_io_vd),
    .io_narrowVd     (_vIntFixpAlu64bs_1_io_narrowVd),
    .io_cmpOut       (_vIntFixpAlu64bs_1_io_cmpOut),
    .io_vxsat        (_vIntFixpAlu64bs_1_io_vxsat),
    .io_rd_valid     (_vIntFixpAlu64bs_1_io_rd_valid),
    .io_rd_bits      (_vIntFixpAlu64bs_1_io_rd_bits)
  );
  assign io_out_valid = io_out_valid_REG;	// @[VAlu.scala:282:26]
  assign io_out_bits_vd =
    _vIntFixpAlu64bs_0_io_rd_valid
      ? {64'h0, _vIntFixpAlu64bs_0_io_rd_bits}
      : (narrowS1 ? (uopIdxS1[0] ? {_vIntFixpAlu64bs_1_io_narrowVd, _vIntFixpAlu64bs_0_io_narrowVd, old_vd_S1_r[63:0]} : {old_vd_S1_r[127:64], _vIntFixpAlu64bs_1_io_narrowVd, _vIntFixpAlu64bs_0_io_narrowVd}) : cmpFlagS1 ? cmpOutResult : {_vIntFixpAlu64bs_1_io_vd, _vIntFixpAlu64bs_0_io_vd}) & (cmpFlagS1 ? ~(prestart_1b | tail_1b) : {updateType_15[1] ? 8'h0 : 8'hFF, updateType_14[1] ? 8'h0 : 8'hFF, updateType_13[1] ? 8'h0 : 8'hFF, updateType_12[1] ? 8'h0 : 8'hFF, updateType_11[1] ? 8'h0 : 8'hFF, updateType_10[1] ? 8'h0 : 8'hFF, updateType_9[1] ? 8'h0 : 8'hFF, updateType_8[1] ? 8'h0 : 8'hFF, updateType_7[1] ? 8'h0 : 8'hFF, updateType_6[1] ? 8'h0 : 8'hFF, updateType_5[1] ? 8'h0 : 8'hFF, updateType_4[1] ? 8'h0 : 8'hFF, updateType_3[1] ? 8'h0 : 8'hFF, updateType_2[1] ? 8'h0 : 8'hFF, updateType_1[1] ? 8'h0 : 8'hFF, updateType_0[1] ? 8'h0 : 8'hFF})
        | (cmpFlagS1 ? (vstart_gte_vl_S1 ? old_vd_S1_r : prestart_1b & old_vd_S1_r | tail_1b) : {updateType_15[1] ? (updateType_15[0] ? 8'hFF : old_vd_S1_r[127:120]) : 8'h0, updateType_14[1] ? (updateType_14[0] ? 8'hFF : old_vd_S1_r[119:112]) : 8'h0, updateType_13[1] ? (updateType_13[0] ? 8'hFF : old_vd_S1_r[111:104]) : 8'h0, updateType_12[1] ? (updateType_12[0] ? 8'hFF : old_vd_S1_r[103:96]) : 8'h0, updateType_11[1] ? (updateType_11[0] ? 8'hFF : old_vd_S1_r[95:88]) : 8'h0, updateType_10[1] ? (updateType_10[0] ? 8'hFF : old_vd_S1_r[87:80]) : 8'h0, updateType_9[1] ? (updateType_9[0] ? 8'hFF : old_vd_S1_r[79:72]) : 8'h0, updateType_8[1] ? (updateType_8[0] ? 8'hFF : old_vd_S1_r[71:64]) : 8'h0, updateType_7[1] ? (updateType_7[0] ? 8'hFF : old_vd_S1_r[63:56]) : 8'h0, updateType_6[1] ? (updateType_6[0] ? 8'hFF : old_vd_S1_r[55:48]) : 8'h0, updateType_5[1] ? (updateType_5[0] ? 8'hFF : old_vd_S1_r[47:40]) : 8'h0, updateType_4[1] ? (updateType_4[0] ? 8'hFF : old_vd_S1_r[39:32]) : 8'h0, updateType_3[1] ? (updateType_3[0] ? 8'hFF : old_vd_S1_r[31:24]) : 8'h0, updateType_2[1] ? (updateType_2[0] ? 8'hFF : old_vd_S1_r[23:16]) : 8'h0, updateType_1[1] ? (updateType_1[0] ? 8'hFF : old_vd_S1_r[15:8]) : 8'h0, updateType_0[1] ? (updateType_0[0] ? 8'hFF : old_vd_S1_r[7:0]) : 8'h0});	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reg.scala:19:16, VAlu.scala:170:43, :260:{23,32,63}, :261:37, :267:48, :280:51, :316:49, :317:21, :318:31, :330:{45,47}, :332:{12,33,35}, :339:20, :342:{21,35}, :343:27, :344:{36,48}, :346:26, :347:29, :349:21, :350:18, :351:24, :352:{34,50}, VFuUtils.scala:26:36, :85:10]
  assign io_out_bits_vxsat = narrowS1 ? (|({_vIntFixpAlu64bs_1_io_vxsat[3:0], _vIntFixpAlu64bs_0_io_vxsat[3:0]} & (uopIdxS1[0] ? {~(updateType_15[1]), ~(updateType_14[1]), ~(updateType_13[1]), ~(updateType_12[1]), ~(updateType_11[1]), ~(updateType_10[1]), ~(updateType_9[1]), ~(updateType_8[1])} : {~(updateType_7[1]), ~(updateType_6[1]), ~(updateType_5[1]), ~(updateType_4[1]), ~(updateType_3[1]), ~(updateType_2[1]), ~(updateType_1[1]), ~(updateType_0[1])}))) : (|({_vIntFixpAlu64bs_1_io_vxsat, _vIntFixpAlu64bs_0_io_vxsat} & {~(updateType_15[1]), ~(updateType_14[1]), ~(updateType_13[1]), ~(updateType_12[1]), ~(updateType_11[1]), ~(updateType_10[1]), ~(updateType_9[1]), ~(updateType_8[1]), ~(updateType_7[1]), ~(updateType_6[1]), ~(updateType_5[1]), ~(updateType_4[1]), ~(updateType_3[1]), ~(updateType_2[1]), ~(updateType_1[1]), ~(updateType_0[1])}));	// @[Cat.scala:33:92, Reg.scala:19:16, VAlu.scala:170:43, :260:32, :316:49, :317:21, :318:31, :330:47, :353:20, :354:{23,72}, :355:{46,69}, :357:{23,61,88}, :358:{25,77}, :359:77, :360:24]
endmodule

