
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010432                       # Number of seconds simulated
sim_ticks                                 10431659907                       # Number of ticks simulated
final_tick                               538207036452                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197205                       # Simulator instruction rate (inst/s)
host_op_rate                                   248335                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 253382                       # Simulator tick rate (ticks/s)
host_mem_usage                               67334104                       # Number of bytes of host memory used
host_seconds                                 41169.78                       # Real time elapsed on the host
sim_insts                                  8118867415                       # Number of instructions simulated
sim_ops                                   10223889227                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       122368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       123264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       122624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       175104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       305280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       258816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       123520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       124544                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1393152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       581376                       # Number of bytes written to this memory
system.physmem.bytes_written::total            581376                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          956                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          963                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          958                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1368                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2385                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2022                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          965                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          973                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10884                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4542                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4542                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       466273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11730444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       478543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11816336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       466273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11754984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       417192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16785823                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       441732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     29264758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       429462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     24810625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       441732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     11840877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       466273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11939040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               133550366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       466273                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       478543                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       466273                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       417192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       441732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       429462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       441732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       466273                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3607480                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55731878                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55731878                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55731878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       466273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11730444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       478543                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11816336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       466273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11754984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       417192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16785823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       441732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     29264758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       429462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     24810625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       441732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     11840877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       466273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11939040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              189282244                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25015972                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2069693                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1693706                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204828                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       872576                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          814943                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          214111                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9306                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19958167                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11565463                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2069693                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029054                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2415558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         558351                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        411985                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222751                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204831                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23136605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.956518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20721047     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112925      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179236      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242207      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248906      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210924      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118203      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175502      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1127655      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23136605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082735                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462323                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19756356                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       615761                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2411160                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2691                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        350632                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340174                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14194288                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1527                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        350632                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19810743                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         129767                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       362580                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2360236                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       122642                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14188514                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         16440                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53601                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19799851                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66001423                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66001423                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153382                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2646445                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3534                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1846                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           370566                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1331347                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       719009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8483                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       211846                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14170605                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13459420                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1981                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1569093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3746035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23136605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270909                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17408147     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2383145     10.30%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200541      5.19%     90.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       879440      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       695254      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       283747      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179990      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93546      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12795      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23136605                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2452     10.83%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8244     36.41%     47.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11949     52.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11319792     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199976      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1221388      9.07%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716577      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13459420                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538033                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22645                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50080066                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15743300                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13251985                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13482065                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26520                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216795                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9958                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        350632                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         102229                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11969                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14174170                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         4465                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1331347                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       719009                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1847                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114701                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233798                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13268732                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147630                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       190683                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1864141                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885536                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            716511                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530410                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13252105                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13251985                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7608412                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20504136                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529741                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371067                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305288                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1868872                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3399                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       207152                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22785973                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540038                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383874                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17710927     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2528206     11.10%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       942864      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450200      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       396544      1.74%     96.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       218701      0.96%     97.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       180432      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86311      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       271788      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22785973                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305288                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823600                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114549                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774540                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086900                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       271788                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36688280                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28698984                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1879367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.501597                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.501597                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399745                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399745                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59721205                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18460987                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13155303                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3396                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25015972                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2070351                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1694221                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204221                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       871210                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          815137                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          214222                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9267                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19963147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11568692                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2070351                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1029359                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2416397                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         556396                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        412030                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1222546                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       204261                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23141117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.956583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20724720     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          112303      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          179681      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          243328      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          248651      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          211060      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          117623      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          175548      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1128203      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23141117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082761                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462452                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19762539                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       614576                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2412078                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2640                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        349279                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340328                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14199085                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1547                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        349279                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19815820                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         129251                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       363048                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2362110                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       121604                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14193772                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         16545                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        53018                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19811197                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     66023927                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     66023927                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17172926                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2638265                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3465                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1774                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           366324                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1331758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       719571                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8554                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       219694                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14176442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3475                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13469133                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1950                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1560503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3727122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           73                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23141117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582043                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270502                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17401450     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2391924     10.34%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1204482      5.20%     90.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       879947      3.80%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       693446      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       283766      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       179814      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        93398      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12890      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23141117                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2491     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8249     36.54%     47.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11837     52.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11327493     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       200247      1.49%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1689      0.01%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1222543      9.08%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       717161      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13469133                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538421                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22577                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50103910                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15740480                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13262269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13491710                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27041                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       215941                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9715                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        349279                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         101862                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11752                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14179942                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1554                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1331758                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       719571                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1776                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9888                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233264                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13278887                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1149021                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       190246                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1866125                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1887510                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            717104                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.530816                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13262383                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13262269                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7614628                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20514423                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530152                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371184                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10011393                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12319290                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1860650                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3402                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206548                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22791838                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540513                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.383349                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17705659     77.68%     77.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2535547     11.12%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       944106      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       451380      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399645      1.75%     96.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       219024      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       178739      0.78%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86647      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       271091      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22791838                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10011393                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12319290                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1825669                       # Number of memory references committed
system.switch_cpus1.commit.loads              1115813                       # Number of loads committed
system.switch_cpus1.commit.membars               1698                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1776549                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11099525                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253723                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       271091                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36700622                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28709181                       # The number of ROB writes
system.switch_cpus1.timesIdled                 304085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1874855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10011393                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12319290                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10011393                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.498750                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.498750                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400200                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400200                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59766271                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18477919                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13160337                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3398                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25015972                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2069020                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1692886                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       204869                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       868710                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          814720                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          213995                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9312                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19956565                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11562465                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2069020                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1028715                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2414351                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         558360                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        411502                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1222702                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       204941                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23133278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.956503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20718927     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          112377      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          178482      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          242115      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          249201      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          210919      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          118104      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          176331      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1126822      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23133278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082708                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462203                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19754874                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       615176                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2409963                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2662                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        350598                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       340319                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14191588                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1528                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        350598                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19808786                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         129630                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       362253                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2359406                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       122600                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14185870                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16548                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        53495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19795787                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     65988236                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     65988236                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17149033                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2646741                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3538                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1851                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           369165                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1331505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       718632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8501                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       170720                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14168942                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13456940                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1965                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1569796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3750476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          150                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23133278                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581713                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272905                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17437224     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2344212     10.13%     85.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1188847      5.14%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       891570      3.85%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       701578      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       283909      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       179720      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        93597      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12621      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23133278                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2513     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8255     36.53%     47.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11827     52.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11317883     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       200007      1.49%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1221107      9.07%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       716256      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13456940                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.537934                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22595                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001679                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50071715                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15742346                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13249462                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13479535                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        26635                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       217227                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         9736                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        350598                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         102237                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11707                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14172513                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1331505                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       718632                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1851                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9873                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119108                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114617                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       233725                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13266228                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1147371                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       190709                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1863558                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1885276                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            716187                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.530310                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13249571                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13249462                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7606583                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20499438                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.529640                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371063                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9997523                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12302244                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1870273                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207196                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22782680                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.539982                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17734919     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2501823     10.98%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       945334      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       450745      1.98%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       380052      1.67%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       217816      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       190885      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        85928      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       275178      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22782680                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9997523                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12302244                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1823170                       # Number of memory references committed
system.switch_cpus2.commit.loads              1114277                       # Number of loads committed
system.switch_cpus2.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1774088                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11084185                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       253379                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       275178                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36679954                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28695660                       # The number of ROB writes
system.switch_cpus2.timesIdled                 304814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1882694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9997523                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12302244                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9997523                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.502217                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.502217                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.399646                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.399646                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59708847                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18457533                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13151764                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25015972                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2044169                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1675189                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       201838                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       840074                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          796636                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          209853                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9052                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19541449                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11633505                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2044169                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1006489                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2556498                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         575528                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        586273                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1205432                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       200423                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23054638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20498140     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          276835      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          319040      1.38%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          175834      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          202415      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          111541      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           76250      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          198357      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1196226      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23054638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081715                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465043                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19377822                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       753209                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2534897                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        20433                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        368276                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       332537                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2142                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14199322                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11368                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        368276                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19409621                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         242279                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       423497                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2524752                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86204                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14189944                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20759                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        41092                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19715157                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     66080862                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     66080862                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16796829                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2918328                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3743                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2099                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           233894                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1357831                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       739965                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19775                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       163893                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14166375                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3747                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13376150                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19127                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1795012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4165074                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          449                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23054638                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580193                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269911                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17420068     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2265736      9.83%     85.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1217628      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       842808      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       737205      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       376311      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        91898      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        58901      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        44083      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23054638                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3329     11.37%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12687     43.33%     54.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13267     45.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11191353     83.67%     83.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209333      1.56%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1637      0.01%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1239844      9.27%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       733983      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13376150                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534704                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              29283                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002189                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49855348                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15965268                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13149078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13405433                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        33356                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       243827                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        18684                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          818                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        368276                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         195254                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13607                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14170149                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1357831                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       739965                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2100                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9742                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       115986                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       229987                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13175127                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1162853                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       201023                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1896593                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1842244                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            733740                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526669                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13149351                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13149078                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7814084                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20470765                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525627                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381719                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9866411                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12105002                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2065303                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3298                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       202879                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22686362                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533581                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.352393                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17741528     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2291995     10.10%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       962034      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       577231      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       400020      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       258069      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       134581      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       107897      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       213007      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22686362                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9866411                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12105002                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1835285                       # Number of memory references committed
system.switch_cpus3.commit.loads              1114004                       # Number of loads committed
system.switch_cpus3.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1732298                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10913394                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       246325                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       213007                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36643595                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28708900                       # The number of ROB writes
system.switch_cpus3.timesIdled                 301568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1961334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9866411                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12105002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9866411                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.535468                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.535468                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394404                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394404                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        59439040                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18244964                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13254413                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3294                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                25015972                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1956658                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1764962                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       105322                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       740379                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          696047                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          107809                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4625                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20725642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12317576                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1956658                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       803856                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2433370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         330405                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        428783                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1192154                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       105667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23810304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.607085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.936933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21376934     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           86098      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          177941      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           73374      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          402726      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          359547      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           69196      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          146942      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1117546      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23810304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078216                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.492388                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20612850                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       543136                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2424195                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         7855                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        222263                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       172143                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14445520                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1519                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        222263                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20634742                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         369425                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       106118                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2411264                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        66485                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14436971                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         27389                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        24592                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          337                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     16965284                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     67997090                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     67997090                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15008142                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         1957130                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1684                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          856                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           170931                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3401604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1719177                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        15591                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        84084                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14406318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13841566                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7220                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1131799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      2718636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23810304                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581327                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378983                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18896585     79.36%     79.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1467223      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1209000      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       522281      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       662948      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       640830      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       364709      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        28520      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        18208      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23810304                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          34968     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        273077     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         7907      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8690594     62.79%     62.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       121043      0.87%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          828      0.01%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3314180     23.94%     87.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1714921     12.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13841566                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.553309                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             315952                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022826                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     51816608                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15540169                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13720459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14157518                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        24798                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       135198                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          364                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11256                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1225                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        222263                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         334066                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        17678                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14408022                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3401604                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1719177                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          856                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11910                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          364                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        60145                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        63091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       123236                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13742047                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3302516                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        99519                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5017265                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1799895                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1714749                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549331                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13721013                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13720459                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7414257                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14619504                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.548468                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507148                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     11136692                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     13087491                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1321723                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       107386                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23588041                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554836                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378772                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18844531     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1729727      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       812089      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       802435      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       218411      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       934299      3.96%     98.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        70053      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        51144      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       125352      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23588041                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     11136692                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      13087491                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               4974320                       # Number of memory references committed
system.switch_cpus4.commit.loads              3266399                       # Number of loads committed
system.switch_cpus4.commit.membars                834                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1728218                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11638135                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       126830                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       125352                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37871864                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29040743                       # The number of ROB writes
system.switch_cpus4.timesIdled                 456688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1205668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           11136692                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             13087491                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     11136692                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.246266                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.246266                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.445183                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.445183                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        67921512                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       15945659                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       17187157                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1668                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25015972                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2042245                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1670396                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       201721                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       835808                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          801232                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          209259                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8957                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19803784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11594139                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2042245                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1010491                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2427619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         587982                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        339996                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1219952                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       203086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22953342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.970053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20525723     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          132125      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          206072      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          331074      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          136614      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          152162      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          162305      0.71%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          106801      0.47%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1200466      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22953342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081638                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463469                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19624491                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       521135                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2419681                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6382                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        381649                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       334545                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14158464                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1602                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        381649                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19655723                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         164924                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       269228                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2395252                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        86562                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14149302                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1542                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24493                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        33218                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2457                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19641736                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     65818967                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     65818967                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16715221                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2926475                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3622                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2001                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           266466                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1350497                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       724307                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21759                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       166096                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14128047                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3632                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13347315                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16904                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1830471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4114294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22953342                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581498                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273894                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17329974     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2254745      9.82%     85.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1232653      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       842784      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       789115      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       224979      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       177650      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        59879      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        41563      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22953342                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3169     12.40%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10125     39.63%     52.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12256     47.97%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11181545     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       211467      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1616      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1233027      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       719660      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13347315                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533552                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              25550                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001914                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     49690424                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15962307                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13128145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13372865                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        40001                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       247319                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        22933                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          856                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        381649                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         116871                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12290                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14131703                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         3211                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1350497                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       724307                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2005                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       116286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       116472                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       232758                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13153752                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1159593                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       193561                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1878905                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1849940                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            719312                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525814                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13128350                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13128145                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7677878                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20065579                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524791                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382639                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9818454                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12034751                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2096957                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3258                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       205684                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22571693                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533179                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386622                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17684164     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2368711     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       921750      4.08%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       495210      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       371267      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       206661      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       129165      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       114573      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       280192      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22571693                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9818454                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12034751                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1804548                       # Number of memory references committed
system.switch_cpus5.commit.loads              1103178                       # Number of loads committed
system.switch_cpus5.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1727454                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10844248                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       244471                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       280192                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36423144                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28645118                       # The number of ROB writes
system.switch_cpus5.timesIdled                 321337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2062630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9818454                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12034751                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9818454                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.547852                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.547852                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392487                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392487                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        59309902                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18198812                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13200822                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3254                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25015972                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2068736                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1692459                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       204399                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       871015                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          815555                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          214210                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9307                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19965936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11561535                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2068736                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1029765                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2414746                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         556456                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        412312                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1222755                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       204569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23142424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.613757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.956072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20727678     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          112660      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          179104      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          242153      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          249161      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          209811      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          118744      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          176576      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1126537      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23142424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082697                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462166                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19765372                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       614804                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2410414                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2662                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        349167                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       340569                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14191109                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1531                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        349167                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19818908                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         129491                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       362650                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2360235                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       121968                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14186189                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         16511                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        53161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19795989                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     65992915                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     65992915                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17161467                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2634522                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3408                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1716                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           366577                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1331348                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       719306                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8390                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       176746                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14168705                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13460304                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1975                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1563475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3737724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23142424                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581629                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.272380                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17439661     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2351256     10.16%     85.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1189891      5.14%     90.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       891137      3.85%     94.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       700959      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       283750      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       179647      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        93597      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        12526      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23142424                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2500     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8259     36.54%     47.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11846     52.40%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11319551     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       200059      1.49%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1688      0.01%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1222135      9.08%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       716871      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13460304                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.538068                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              22605                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001679                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50087612                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15735656                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13252800                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13482909                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        26377                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       216246                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9907                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        349167                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         102567                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11734                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14172142                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1331348                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       719306                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1720                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       119126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       114034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       233160                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13269445                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1147579                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       190859                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1864397                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1885688                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            716818                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.530439                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13252922                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13252800                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7607385                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20502097                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.529774                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371054                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10004714                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12311163                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1860985                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3397                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       206723                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22793257                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.540123                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388041                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17738831     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2506736     11.00%     88.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       946105      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       449526      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       383343      1.68%     96.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       218212      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       189384      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        86057      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       275063      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22793257                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10004714                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12311163                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1824501                       # Number of memory references committed
system.switch_cpus6.commit.loads              1115102                       # Number of loads committed
system.switch_cpus6.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1775405                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11092193                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       253564                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       275063                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36690277                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28693474                       # The number of ROB writes
system.switch_cpus6.timesIdled                 304354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1873548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10004714                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12311163                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10004714                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.500419                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.500419                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.399933                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.399933                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        59724404                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18463121                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13151608                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3392                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25015972                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2068504                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1692860                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       204794                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       869710                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          814790                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          213906                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9318                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19960094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11559694                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2068504                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1028696                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2414049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         557592                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        414305                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1222671                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       204846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23138614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.956182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20724565     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          112230      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          179533      0.78%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          241778      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          249233      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          209965      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          118257      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          175739      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1127314      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23138614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082687                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462093                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19758490                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       617862                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2409699                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2656                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        349902                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       339893                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14188794                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1544                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        349902                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19812610                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         129348                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       364534                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2358944                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       123271                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14183393                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16686                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        53755                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19791381                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     65977953                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     65977953                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17153420                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2637958                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3470                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1783                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           370528                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1331436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       718492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8540                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       163413                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14166160                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3480                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13456824                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1952                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1564569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3736170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23138614                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581574                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273241                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17448373     75.41%     75.41% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2338129     10.10%     85.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1185881      5.13%     90.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       892692      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       703613      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       283807      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       180184      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        93214      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12721      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23138614                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2503     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8247     36.53%     47.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11824     52.38%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11317920     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       200074      1.49%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1220941      9.07%     94.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       716202      5.32%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13456824                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.537929                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22574                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001678                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50076787                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15734269                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13250157                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13479398                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        27169                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       216885                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9442                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        349902                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         102285                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11592                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14169662                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1705                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1331436                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       718492                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1783                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9745                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       114684                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       233878                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13266725                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1147427                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       190098                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1863582                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1884956                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            716155                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530330                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13250277                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13250157                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7607356                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20504004                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.529668                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371018                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10000021                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12305314                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1864352                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       207121                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22788712                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.539974                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389448                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17745271     77.87%     77.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2497464     10.96%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       946031      4.15%     92.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       449894      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       377265      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       217870      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       192976      0.85%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        85688      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       276253      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22788712                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10000021                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12305314                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus7.commit.loads              1114551                       # Number of loads committed
system.switch_cpus7.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1774546                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11086921                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       276253                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36682060                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28689248                       # The number of ROB writes
system.switch_cpus7.timesIdled                 304925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1877358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10000021                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12305314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10000021                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.501592                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.501592                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.399745                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.399745                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        59713675                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18458697                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13149142                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3394                       # number of misc regfile writes
system.l2.replacements                          10884                       # number of replacements
system.l2.tagsinuse                      32763.882365                       # Cycle average of tags in use
system.l2.total_refs                          2158610                       # Total number of references to valid blocks.
system.l2.sampled_refs                          43652                       # Sample count of references to valid blocks.
system.l2.avg_refs                          49.450426                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           429.190938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     32.000713                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    438.280041                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     31.454223                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    442.422959                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.367203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    437.249751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.726124                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    692.729580                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     30.990958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1175.092639                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     29.683546                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1032.151044                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     30.443811                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    444.189623                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.823056                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    446.647089                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2810.479369                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2797.459068                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2821.083621                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3601.587411                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4753.116274                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4542.241934                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2807.330622                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2849.140767                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000977                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.013375                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000960                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.013502                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000927                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.013344                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.021140                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000946                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.035861                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000906                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.031499                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000929                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.013556                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000941                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.013631                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.085769                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.085372                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.086093                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.109912                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.145054                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.138618                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.085673                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.086949                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999874                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3080                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3082                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3079                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4220                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         5593                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5102                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3075                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3064                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   30313                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10809                       # number of Writeback hits
system.l2.Writeback_hits::total                 10809                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   114                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3095                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3097                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3094                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4235                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         5602                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3090                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3079                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30427                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3095                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3097                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3094                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4235                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         5602                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5117                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3090                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3079                       # number of overall hits
system.l2.overall_hits::total                   30427                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          956                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          963                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          958                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1365                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2385                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2022                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          965                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          973                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10881                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          956                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          963                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          958                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1368                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2022                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          965                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          973                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10884                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          956                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          963                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          958                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1368                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2385                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2022                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          965                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          973                       # number of overall misses
system.l2.overall_misses::total                 10884                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5994188                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    145014020                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6040431                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    146355619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6106246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    146138936                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5190914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    205870019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5376347                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    361561339                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5276311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    305128404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5592154                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    147092681                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5820950                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    147504426                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1650062985                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       472888                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        472888                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5994188                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    145014020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6040431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    146355619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6106246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    146138936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5190914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    206342907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5376347                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    361561339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5276311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    305128404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5592154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    147092681                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5820950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    147504426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1650535873                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5994188                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    145014020                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6040431                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    146355619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6106246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    146138936                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5190914                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    206342907                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5376347                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    361561339                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5276311                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    305128404                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5592154                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    147092681                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5820950                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    147504426                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1650535873                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4036                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4045                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5585                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         7978                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         4040                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               41194                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10809                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10809                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               117                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4051                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4060                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4052                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5603                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         7987                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7139                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         4055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41311                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4051                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4060                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4052                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5603                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         7987                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7139                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         4055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41311                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.926829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.236868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.238072                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.926829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.237305                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.244405                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.298947                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.283829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.923077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.238861                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.241021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.264140                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025641                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.926829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.235991                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.237192                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.926829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.236426                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.244155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.298610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.283233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.923077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.237978                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.240128                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.263465                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.926829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.235991                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.237192                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.926829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.236426                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.244155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.298610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.283233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.923077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.237978                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.240128                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.263465                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157741.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151688.305439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 154882.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151978.835929                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 160690.684211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152545.862213                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152673.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150820.526740                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149342.972222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151598.045702                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150751.742857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150904.255193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 155337.611111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152427.648705                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153182.894737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151597.560123                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151646.262752                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 157629.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 157629.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157741.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151688.305439                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 154882.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151978.835929                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 160690.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152545.862213                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152673.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150835.458333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149342.972222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151598.045702                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150751.742857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150904.255193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 155337.611111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152427.648705                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153182.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151597.560123                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151647.911889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157741.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151688.305439                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 154882.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151978.835929                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 160690.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152545.862213                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152673.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150835.458333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149342.972222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151598.045702                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150751.742857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150904.255193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 155337.611111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152427.648705                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153182.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151597.560123                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151647.911889                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4542                       # number of writebacks
system.l2.writebacks::total                      4542                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          956                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          963                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          958                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1365                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2385                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2022                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          965                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          973                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10881                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10884                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10884                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3786838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     89354721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3775348                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     90277136                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3899548                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     90342905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3209780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    126351056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3277645                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    222667168                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3237710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    187346965                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3500967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     90883534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3613767                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     90841396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1016366484                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       299196                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       299196                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3786838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     89354721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3775348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     90277136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3899548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     90342905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3209780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    126650252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3277645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    222667168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3237710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    187346965                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3500967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     90883534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3613767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     90841396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1016665680                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3786838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     89354721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3775348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     90277136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3899548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     90342905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3209780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    126650252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3277645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    222667168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3237710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    187346965                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3500967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     90883534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3613767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     90841396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1016665680                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.926829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.236868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.238072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.926829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.237305                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.244405                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.298947                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.283829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.923077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.238861                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.241021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.264140                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025641                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.235991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.237192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.236426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.244155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.298610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.283233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.923077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.237978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.240128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.263465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.235991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.237192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.236426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.244155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.298610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.283233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.923077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.237978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.240128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.263465                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99653.631579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93467.281381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 96803.794872                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93745.727934                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 102619.684211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94303.658664                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94405.294118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92564.876190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91045.694444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93361.496017                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst        92506                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92654.285361                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 97249.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94179.827979                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 95099.131579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93362.174717                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93407.451889                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        99732                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        99732                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99653.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93467.281381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 96803.794872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93745.727934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 102619.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94303.658664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94405.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92580.593567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91045.694444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93361.496017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst        92506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92654.285361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 97249.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94179.827979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 95099.131579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93362.174717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93409.195149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99653.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93467.281381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 96803.794872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93745.727934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 102619.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94303.658664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94405.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92580.593567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91045.694444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93361.496017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst        92506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92654.285361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 97249.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94179.827979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 95099.131579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93362.174717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93409.195149                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               509.437156                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230796                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1940369.759690                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.437156                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055188                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.816406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1222700                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1222700                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1222700                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1222700                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1222700                       # number of overall hits
system.cpu0.icache.overall_hits::total        1222700                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9395164                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9395164                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9395164                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9395164                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9395164                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9395164                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222751                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222751                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222751                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222751                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222751                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222751                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 184218.901961                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 184218.901961                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 184218.901961                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 184218.901961                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 184218.901961                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 184218.901961                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7661994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7661994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7661994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7661994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7661994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7661994                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 186877.902439                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 186877.902439                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 186877.902439                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 186877.902439                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 186877.902439                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 186877.902439                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4051                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152643981                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4307                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35440.905735                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.914261                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.085739                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862946                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137054                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       840361                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         840361                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705702                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705702                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1827                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1827                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1546063                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1546063                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1546063                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1546063                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12931                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12931                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           88                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13019                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13019                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13019                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13019                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1416237809                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1416237809                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8591861                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8591861                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1424829670                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1424829670                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1424829670                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1424829670                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       853292                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       853292                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1559082                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1559082                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1559082                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1559082                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015154                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015154                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000125                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008350                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008350                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008350                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008350                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109522.682623                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109522.682623                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 97634.784091                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97634.784091                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109442.328136                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109442.328136                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109442.328136                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109442.328136                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          968                       # number of writebacks
system.cpu0.dcache.writebacks::total              968                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8895                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8895                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8968                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8968                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8968                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8968                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4036                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4036                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4051                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4051                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    359599399                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    359599399                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1183807                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1183807                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    360783206                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    360783206                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    360783206                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    360783206                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004730                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004730                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89097.968038                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89097.968038                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 78920.466667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78920.466667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89060.282893                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89060.282893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89060.282893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89060.282893                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               508.647662                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001230591                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1936616.230174                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.647662                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.053923                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.815140                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1222495                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1222495                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1222495                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1222495                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1222495                       # number of overall hits
system.cpu1.icache.overall_hits::total        1222495                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9866076                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9866076                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9866076                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9866076                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9866076                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9866076                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1222546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1222546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1222546                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1222546                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1222546                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1222546                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193452.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193452.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193452.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193452.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193452.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193452.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8197949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8197949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8197949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8197949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8197949                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8197949                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 195189.261905                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 195189.261905                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 195189.261905                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 195189.261905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 195189.261905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 195189.261905                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4060                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152645339                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4316                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35367.316728                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.917015                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.082985                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862957                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137043                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       840982                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         840982                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       706508                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        706508                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1757                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1699                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1547490                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1547490                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1547490                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1547490                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12938                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12938                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           84                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13022                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13022                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13022                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13022                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1421945858                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1421945858                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6960829                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6960829                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1428906687                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1428906687                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1428906687                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1428906687                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       853920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       853920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       706592                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       706592                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1560512                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1560512                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1560512                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1560512                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015151                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015151                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000119                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008345                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008345                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008345                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008345                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109904.611068                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109904.611068                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82867.011905                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82867.011905                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109730.201736                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109730.201736                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109730.201736                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109730.201736                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          960                       # number of writebacks
system.cpu1.dcache.writebacks::total              960                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8893                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8893                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           69                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8962                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8962                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8962                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8962                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4045                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4060                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4060                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4060                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4060                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    360920198                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    360920198                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1012488                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1012488                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    361932686                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    361932686                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    361932686                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    361932686                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002602                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002602                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002602                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002602                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89226.254141                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89226.254141                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67499.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67499.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89145.981773                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89145.981773                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89145.981773                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89145.981773                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               507.726015                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001230750                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1940369.670543                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    32.726015                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.052446                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.813663                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1222654                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1222654                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1222654                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1222654                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1222654                       # number of overall hits
system.cpu2.icache.overall_hits::total        1222654                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9036275                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9036275                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9036275                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9036275                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9036275                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9036275                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1222702                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1222702                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1222702                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1222702                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1222702                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1222702                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 188255.729167                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 188255.729167                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 188255.729167                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 188255.729167                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 188255.729167                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 188255.729167                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7783891                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7783891                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7783891                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7783891                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7783891                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7783891                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       189851                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       189851                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       189851                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       189851                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       189851                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       189851                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4052                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152643515                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4308                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35432.570799                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.910775                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.089225                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862933                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137067                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       840047                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         840047                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       705547                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        705547                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1831                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1831                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1697                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1545594                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1545594                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1545594                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1545594                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12938                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12938                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           86                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13024                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13024                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13024                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13024                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1421421989                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1421421989                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7862477                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7862477                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1429284466                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1429284466                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1429284466                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1429284466                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       852985                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       852985                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       705633                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       705633                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1558618                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1558618                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1558618                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1558618                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015168                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015168                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000122                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008356                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008356                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008356                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008356                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109864.120343                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109864.120343                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 91424.151163                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91424.151163                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109742.357647                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109742.357647                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109742.357647                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109742.357647                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          960                       # number of writebacks
system.cpu2.dcache.writebacks::total              960                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8901                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8901                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8972                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8972                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4037                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4037                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4052                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4052                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    360284430                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    360284430                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1162638                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1162638                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    361447068                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    361447068                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    361447068                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    361447068                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004733                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004733                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002600                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002600                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89245.585831                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89245.585831                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 77509.200000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77509.200000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89202.139191                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89202.139191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89202.139191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89202.139191                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.569819                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1002529539                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939128.702128                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    28.569819                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.045785                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.818221                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1205388                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1205388                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1205388                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1205388                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1205388                       # number of overall hits
system.cpu3.icache.overall_hits::total        1205388                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.cpu3.icache.overall_misses::total           44                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6883592                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6883592                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6883592                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6883592                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6883592                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6883592                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1205432                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1205432                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1205432                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1205432                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1205432                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1205432                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156445.272727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156445.272727                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156445.272727                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156445.272727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156445.272727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156445.272727                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5635976                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5635976                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5635976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5635976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5635976                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5635976                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161027.885714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161027.885714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161027.885714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161027.885714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161027.885714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161027.885714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5603                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158558233                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5859                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27062.337088                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.950443                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.049557                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.886525                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.113475                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       849646                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         849646                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       717218                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        717218                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1682                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1682                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1647                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1647                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1566864                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1566864                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1566864                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1566864                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19350                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19350                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          496                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          496                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19846                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19846                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19846                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19846                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2239376293                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2239376293                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     59636549                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     59636549                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2299012842                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2299012842                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2299012842                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2299012842                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       868996                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       868996                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       717714                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       717714                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1647                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1647                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1586710                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1586710                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1586710                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1586710                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022267                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022267                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000691                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000691                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012508                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012508                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012508                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012508                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115730.040982                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115730.040982                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 120234.977823                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 120234.977823                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115842.630354                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115842.630354                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115842.630354                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115842.630354                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2273                       # number of writebacks
system.cpu3.dcache.writebacks::total             2273                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13765                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13765                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          478                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          478                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14243                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14243                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14243                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14243                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5585                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5585                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5603                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5603                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5603                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5603                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    498796210                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    498796210                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1490149                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1490149                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    500286359                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    500286359                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    500286359                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    500286359                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003531                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003531                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003531                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003531                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89309.974933                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89309.974933                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 82786.055556                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82786.055556                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89289.016420                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89289.016420                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89289.016420                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89289.016420                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               573.227277                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1032148869                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1779567.015517                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.106784                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.120493                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.051453                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867180                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.918633                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1192104                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1192104                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1192104                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1192104                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1192104                       # number of overall hits
system.cpu4.icache.overall_hits::total        1192104                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7548943                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7548943                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7548943                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7548943                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7548943                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7548943                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1192154                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1192154                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1192154                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1192154                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1192154                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1192154                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 150978.860000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 150978.860000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 150978.860000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 150978.860000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 150978.860000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 150978.860000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5863475                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5863475                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5863475                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5863475                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5863475                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5863475                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158472.297297                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158472.297297                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158472.297297                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158472.297297                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158472.297297                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158472.297297                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  7987                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               406963343                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  8243                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              49370.780420                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   110.986978                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   145.013022                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.433543                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.566457                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3117001                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3117001                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1706196                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1706196                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          836                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          836                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          834                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      4823197                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4823197                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      4823197                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4823197                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        27921                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        27921                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           29                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        27950                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         27950                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        27950                       # number of overall misses
system.cpu4.dcache.overall_misses::total        27950                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2971597589                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2971597589                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2391334                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2391334                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2973988923                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2973988923                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2973988923                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2973988923                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3144922                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3144922                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1706225                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1706225                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      4851147                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4851147                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      4851147                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4851147                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008878                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008878                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000017                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005762                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005762                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005762                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005762                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 106428.766484                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 106428.766484                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82459.793103                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82459.793103                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 106403.897066                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 106403.897066                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 106403.897066                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 106403.897066                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2383                       # number of writebacks
system.cpu4.dcache.writebacks::total             2383                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        19943                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        19943                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        19963                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        19963                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        19963                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        19963                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         7978                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         7978                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         7987                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7987                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         7987                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7987                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    770999010                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    770999010                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       616140                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       616140                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    771615150                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    771615150                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    771615150                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    771615150                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001646                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001646                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001646                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001646                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96640.638005                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 96640.638005                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        68460                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        68460                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 96608.883185                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 96608.883185                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 96608.883185                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 96608.883185                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               520.638814                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1006995231                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1914439.602662                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.638814                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.049101                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.834357                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1219906                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1219906                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1219906                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1219906                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1219906                       # number of overall hits
system.cpu5.icache.overall_hits::total        1219906                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           46                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           46                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           46                       # number of overall misses
system.cpu5.icache.overall_misses::total           46                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6982464                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6982464                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6982464                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6982464                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6982464                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6982464                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1219952                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1219952                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1219952                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1219952                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1219952                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1219952                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 151792.695652                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 151792.695652                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 151792.695652                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 151792.695652                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 151792.695652                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 151792.695652                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5707469                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5707469                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5707469                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5707469                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5707469                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5707469                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158540.805556                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158540.805556                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158540.805556                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158540.805556                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158540.805556                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158540.805556                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7139                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167407532                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7395                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              22637.935362                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.314717                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.685283                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.887948                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.112052                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       843731                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         843731                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       698001                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        698001                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1941                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1941                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1627                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1627                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1541732                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1541732                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1541732                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1541732                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18285                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18285                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           81                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18366                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18366                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18366                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18366                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1973753112                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1973753112                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6808014                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6808014                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1980561126                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1980561126                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1980561126                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1980561126                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       862016                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       862016                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       698082                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       698082                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1560098                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1560098                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1560098                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1560098                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021212                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021212                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011772                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011772                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011772                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011772                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 107943.839869                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 107943.839869                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84049.555556                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84049.555556                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 107838.458347                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 107838.458347                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 107838.458347                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 107838.458347                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1393                       # number of writebacks
system.cpu5.dcache.writebacks::total             1393                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11161                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11161                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           66                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           66                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11227                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11227                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11227                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11227                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7124                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7124                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7139                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7139                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7139                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7139                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    662854293                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    662854293                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       979898                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       979898                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    663834191                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    663834191                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    663834191                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    663834191                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008264                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008264                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004576                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004576                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004576                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004576                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93045.240455                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 93045.240455                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65326.533333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65326.533333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 92986.999720                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 92986.999720                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 92986.999720                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 92986.999720                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               507.613484                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1001230803                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1947919.850195                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    32.613484                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.052265                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.813483                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1222707                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1222707                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1222707                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1222707                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1222707                       # number of overall hits
system.cpu6.icache.overall_hits::total        1222707                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8724747                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8724747                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8724747                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8724747                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8724747                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8724747                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1222755                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1222755                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1222755                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1222755                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1222755                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1222755                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 181765.562500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 181765.562500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 181765.562500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 181765.562500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 181765.562500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 181765.562500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7311727                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7311727                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7311727                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7311727                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7311727                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7311727                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 187480.179487                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 187480.179487                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 187480.179487                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 187480.179487                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 187480.179487                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 187480.179487                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4055                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               152644330                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4311                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35408.102528                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   220.924949                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    35.075051                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.862988                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.137012                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       840489                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         840489                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       706053                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        706053                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1699                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1699                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1696                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1546542                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1546542                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1546542                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1546542                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        12895                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        12895                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           86                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12981                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12981                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12981                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12981                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1417157754                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1417157754                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7913651                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7913651                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1425071405                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1425071405                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1425071405                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1425071405                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       853384                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       853384                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       706139                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       706139                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1559523                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1559523                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1559523                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1559523                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015110                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015110                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008324                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008324                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008324                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008324                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109899.787049                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109899.787049                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 92019.197674                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 92019.197674                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109781.326939                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109781.326939                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109781.326939                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109781.326939                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          929                       # number of writebacks
system.cpu6.dcache.writebacks::total              929                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         8855                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         8855                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           71                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         8926                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         8926                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         8926                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         8926                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4040                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4040                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4055                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4055                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4055                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4055                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    360030670                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    360030670                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1134273                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1134273                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    361164943                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    361164943                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    361164943                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    361164943                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004734                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004734                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002600                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002600                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89116.502475                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89116.502475                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 75618.200000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 75618.200000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89066.570407                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89066.570407                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89066.570407                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89066.570407                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               508.487915                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1001230717                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1940369.606589                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.487915                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053667                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.814884                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1222621                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1222621                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1222621                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1222621                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1222621                       # number of overall hits
system.cpu7.icache.overall_hits::total        1222621                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      9451824                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9451824                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      9451824                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9451824                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      9451824                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9451824                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1222671                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1222671                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1222671                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1222671                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1222671                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1222671                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 189036.480000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 189036.480000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 189036.480000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 189036.480000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 189036.480000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 189036.480000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7826262                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7826262                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7826262                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7826262                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7826262                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7826262                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 190884.439024                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 190884.439024                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 190884.439024                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 190884.439024                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 190884.439024                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 190884.439024                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4052                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152643128                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4308                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35432.480966                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.918562                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.081438                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.862963                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.137037                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       839578                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         839578                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       705700                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        705700                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1760                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1760                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1697                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1545278                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1545278                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1545278                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1545278                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12918                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12918                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           90                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        13008                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         13008                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        13008                       # number of overall misses
system.cpu7.dcache.overall_misses::total        13008                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1414652783                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1414652783                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7865137                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7865137                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1422517920                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1422517920                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1422517920                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1422517920                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       852496                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       852496                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1558286                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1558286                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1558286                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1558286                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015153                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015153                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008348                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008348                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008348                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008348                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109510.201502                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109510.201502                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 87390.411111                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 87390.411111                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109357.158672                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109357.158672                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109357.158672                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109357.158672                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          943                       # number of writebacks
system.cpu7.dcache.writebacks::total              943                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8881                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8881                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           75                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8956                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8956                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8956                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8956                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4037                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4037                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4052                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4052                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4052                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4052                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    360368223                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    360368223                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1155404                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1155404                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    361523627                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    361523627                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    361523627                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    361523627                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004736                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004736                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002600                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002600                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89266.342086                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89266.342086                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 77026.933333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 77026.933333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89221.033317                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89221.033317                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89221.033317                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89221.033317                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
