INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun  5 20:16:18 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fadd_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.705ns  (required time - arrival time)
  Source:                 operator/RightShifterComponent/ps_c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            operator/fracAdder/Y_1_c5_reg[31]_srl3_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.467ns (17.427%)  route 2.213ns (82.573%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 3.400 - 2.000 ) 
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          1.452     1.452    operator/RightShifterComponent/clk
    SLICE_X8Y109         FDRE                                         r  operator/RightShifterComponent/ps_c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.308     1.760 r  operator/RightShifterComponent/ps_c2_reg[3]/Q
                         net (fo=61, routed)          0.831     2.591    operator/RightShifterComponent/p_0_in
    SLICE_X5Y111         LUT5 (Prop_lut5_I1_O)        0.053     2.644 r  operator/RightShifterComponent/Y_1_c5_reg[33]_srl3_i_3/O
                         net (fo=4, routed)           0.588     3.231    operator/RightShifterComponent/level3_c2__54[33]
    SLICE_X5Y109         LUT6 (Prop_lut6_I1_O)        0.053     3.284 r  operator/RightShifterComponent/Y_1_c5_reg[31]_srl3_i_2/O
                         net (fo=2, routed)           0.548     3.832    operator/RightShifterComponent/level1_c2[31]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.053     3.885 r  operator/RightShifterComponent/Y_1_c5_reg[31]_srl3_i_1/O
                         net (fo=1, routed)           0.247     4.132    operator/fracAdder/Y_1_c6_reg[31]_0
    SLICE_X7Y113         FDRE                                         r  operator/fracAdder/Y_1_c5_reg[31]_srl3_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=994, unset)          1.400     3.400    operator/fracAdder/clk
    SLICE_X7Y113         FDRE                                         r  operator/fracAdder/Y_1_c5_reg[31]_srl3_srlopt/C
                         clock pessimism              0.082     3.482    
                         clock uncertainty           -0.035     3.447    
    SLICE_X7Y113         FDRE (Setup_fdre_C_D)       -0.020     3.427    operator/fracAdder/Y_1_c5_reg[31]_srl3_srlopt
  -------------------------------------------------------------------
                         required time                          3.427    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 -0.705    





Clock Frequency: 500 MHz
Clock Period: 2.00000000000000000000 ns
Worst Negative Slack (WNS): -0.705 ns
