dhmiourgia project kai allagh tou linking gia auto	ok
pragmas inputs										ok
unroll kai pipeline									ok
pragmas gia mnhmh									~
ap_fixed											~
	axis
	critical path
r/flag optimization

unroll to size loop ( pi8anotata dn ginetai )



accel 4/16
tsekarisma 4/16





allages sto 2a
	diavasma eisodwn								ok
	an allaksw to r/flag sto 2b na ginei sto 2a



accel4
exw bgalei kai ta reports

						Clock	uncertenty	latency		interval	dsp%	ff%		LUT
fixed/axis 		la8os	8.868	1.25		6			4			7		0		0

fixed/ap_bus	swsta	8.868	1.25		13			4			7		0		0

float/axis		swsta	7.974	1.25		34			4			9		4		8

float/ap_bus	swsta	8.750	1.25		36			4			9		3		8