/**
 * \file IfxBcu_reg.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_FPI/V9.1.2.0.11
 * Specification: latest @ 2021-08-22 instance sheet @ MC_A3G_TC49x : V9.1.6.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Bcu_Registers_Cfg Bcu address
 * \ingroup IfxSfr_Bcu_Registers
 * 
 * \defgroup IfxSfr_Bcu_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Bcu_Registers_Cfg
 *
 * \defgroup IfxSfr_Bcu_Registers_Cfg_Tbcu 2-TBCU
 * \ingroup IfxSfr_Bcu_Registers_Cfg
 *
 * \defgroup IfxSfr_Bcu_Registers_Cfg_Csbcu 2-CSBCU
 * \ingroup IfxSfr_Bcu_Registers_Cfg
 *
 * \defgroup IfxSfr_Bcu_Registers_Cfg_Sbcu 2-SBCU
 * \ingroup IfxSfr_Bcu_Registers_Cfg
 *
 * \defgroup IfxSfr_Bcu_Registers_Cfg_Cbcu 2-CBCU
 * \ingroup IfxSfr_Bcu_Registers_Cfg
 *
 *
 */
#ifndef IFXBCU_REG_H
#define IFXBCU_REG_H 1
/******************************************************************************/
#include "IfxBcu_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Bcu_Registers_Cfg_BaseAddress
 * \{  */

/** \brief BCU object */
#define MODULE_TBCU /*lint --e(923, 9078)*/ ((*(Ifx_BCU*)0xFAFFFE00u))
#define MODULE_CSBCU /*lint --e(923, 9078)*/ ((*(Ifx_BCU*)0xF6FFFE00u))
#define MODULE_SBCU /*lint --e(923, 9078)*/ ((*(Ifx_BCU*)0xF1FFFE00u))
#define MODULE_CBCU /*lint --e(923, 9078)*/ ((*(Ifx_BCU*)0xF5FFFE00u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Bcu_Registers_Cfg_Tbcu
 * \{  */
/** \brief 4, OCDS control and status register */
#define TBCU_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_OCS*)0xFAFFFE04u)

/** \brief 8, Module identification register */
#define TBCU_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ID*)0xFAFFFE08u)

/** \brief C, PROT register endinit */
#define TBCU_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PROT*)0xFAFFFE0Cu)

/** \brief 10, PROT register safe endinit */
#define TBCU_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PROT*)0xFAFFFE10u)

/** \brief 14, Write access enable register A */
#define TBCU_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_WRA*)0xFAFFFE14u)

/** \brief 18, Write access enable register B */
#define TBCU_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_WRB_FPI*)0xFAFFFE18u)

/** \brief 1C, Read access enable register A */
#define TBCU_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_RDA*)0xFAFFFE1Cu)

/** \brief 20, Read access enable register B */
#define TBCU_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_RDB_FPI*)0xFAFFFE20u)

/** \brief 24, VM access enable register */
#define TBCU_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_VM*)0xFAFFFE24u)

/** \brief 28, PRS access enable register */
#define TBCU_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_PRS*)0xFAFFFE28u)

/** \brief 30, Round-robin group control */
#define TBCU_RRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_RRCTRL*)0xFAFFFE30u)

/** \brief 34, Master agent priority register high */
#define TBCU_PRIOH /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PRIOH*)0xFAFFFE34u)

/** \brief 38, Master agent priority register low */
#define TBCU_PRIOL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PRIOL*)0xFAFFFE38u)

/** \brief 3C, BCU control register */
#define TBCU_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_CON*)0xFAFFFE3Cu)

/** \brief 40, BCU error control capture register */
#define TBCU_ECON /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ECON*)0xFAFFFE40u)

/** \brief 44, BCU error address capture register */
#define TBCU_EADD /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_EADD*)0xFAFFFE44u)

/** \brief 48, BCU error data capture register */
#define TBCU_EDAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_EDAT*)0xFAFFFE48u)

/** \brief 4C, CSAV status register */
#define TBCU_CSAVSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_CSAVSTAT*)0xFAFFFE4Cu)

/** \brief 50, BCU EDC alarm status register 0 */
#define TBCU_ALSTAT0 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xFAFFFE50u)

/** \brief 54, BCU EDC alarm status register 1 */
#define TBCU_ALSTAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xFAFFFE54u)

/** \brief 58, BCU EDC alarm status register 2 */
#define TBCU_ALSTAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xFAFFFE58u)

/** \brief 5C, BCU EDC alarm status register 3 */
#define TBCU_ALSTAT3 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xFAFFFE5Cu)

/** \brief 60, BCU EDC alarm status register 4 */
#define TBCU_ALSTAT4 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xFAFFFE60u)

/** \brief 70, BCU EDC alarm clear register 0 */
#define TBCU_ALCLR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xFAFFFE70u)

/** \brief 74, BCU EDC alarm clear register 1 */
#define TBCU_ALCLR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xFAFFFE74u)

/** \brief 78, BCU EDC alarm clear register 2 */
#define TBCU_ALCLR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xFAFFFE78u)

/** \brief 7C, BCU EDC alarm clear register 3 */
#define TBCU_ALCLR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xFAFFFE7Cu)

/** \brief 80, BCU EDC alarm clear register 4 */
#define TBCU_ALCLR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xFAFFFE80u)

/** \brief 90, BCU EDC alarm control register */
#define TBCU_ALCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCTRL*)0xFAFFFE90u)

/** \brief 94, FPI error generation control register */
#define TBCU_FEGEN /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_FEGEN*)0xFAFFFE94u)

/** \brief 98, BCU performance event select */
#define TBCU_PSELECT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PSELECT*)0xFAFFFE98u)

/** \brief 100, QoS time interval control register */
#define TBCU_QOSICTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSICTRL*)0xFAFFFF00u)

/** \brief 104, QoS time interval counter status */
#define TBCU_QOSISTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSISTAT*)0xFAFFFF04u)

/** \brief 110, QoS master agent  0 control register */
#define TBCU_QOSM0_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF10u)

/** \brief 114, QoS master agent 0 status register */
#define TBCU_QOSM0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF14u)

/** \brief 118, QoS master agent  1 control register */
#define TBCU_QOSM1_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF18u)

/** \brief 11C, QoS master agent 1 status register */
#define TBCU_QOSM1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF1Cu)

/** \brief 120, QoS master agent  2 control register */
#define TBCU_QOSM2_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF20u)

/** \brief 124, QoS master agent 2 status register */
#define TBCU_QOSM2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF24u)

/** \brief 128, QoS master agent  3 control register */
#define TBCU_QOSM3_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF28u)

/** \brief 12C, QoS master agent 3 status register */
#define TBCU_QOSM3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF2Cu)

/** \brief 130, QoS master agent  4 control register */
#define TBCU_QOSM4_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF30u)

/** \brief 134, QoS master agent 4 status register */
#define TBCU_QOSM4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF34u)

/** \brief 138, QoS master agent  5 control register */
#define TBCU_QOSM5_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF38u)

/** \brief 13C, QoS master agent 5 status register */
#define TBCU_QOSM5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF3Cu)

/** \brief 140, QoS master agent  6 control register */
#define TBCU_QOSM6_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF40u)

/** \brief 144, QoS master agent 6 status register */
#define TBCU_QOSM6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF44u)

/** \brief 148, QoS master agent  7 control register */
#define TBCU_QOSM7_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF48u)

/** \brief 14C, QoS master agent 7 status register */
#define TBCU_QOSM7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF4Cu)

/** \brief 150, QoS master agent  8 control register */
#define TBCU_QOSM8_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF50u)

/** \brief 154, QoS master agent 8 status register */
#define TBCU_QOSM8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF54u)

/** \brief 158, QoS master agent  9 control register */
#define TBCU_QOSM9_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF58u)

/** \brief 15C, QoS master agent 9 status register */
#define TBCU_QOSM9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF5Cu)

/** \brief 160, QoS master agent  10 control register */
#define TBCU_QOSM10_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF60u)

/** \brief 164, QoS master agent 10 status register */
#define TBCU_QOSM10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF64u)

/** \brief 168, QoS master agent  11 control register */
#define TBCU_QOSM11_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF68u)

/** \brief 16C, QoS master agent 11 status register */
#define TBCU_QOSM11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF6Cu)

/** \brief 170, QoS master agent  12 control register */
#define TBCU_QOSM12_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF70u)

/** \brief 174, QoS master agent 12 status register */
#define TBCU_QOSM12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF74u)

/** \brief 178, QoS master agent  13 control register */
#define TBCU_QOSM13_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF78u)

/** \brief 17C, QoS master agent 13 status register */
#define TBCU_QOSM13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF7Cu)

/** \brief 180, QoS master agent  14 control register */
#define TBCU_QOSM14_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF80u)

/** \brief 184, QoS master agent 14 status register */
#define TBCU_QOSM14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF84u)

/** \brief 188, QoS master agent  15 control register */
#define TBCU_QOSM15_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xFAFFFF88u)

/** \brief 18C, QoS master agent 15 status register */
#define TBCU_QOSM15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xFAFFFF8Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Bcu_Registers_Cfg_Csbcu
 * \{  */
/** \brief 4, OCDS control and status register */
#define CSBCU_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_OCS*)0xF6FFFE04u)

/** \brief 8, Module identification register */
#define CSBCU_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ID*)0xF6FFFE08u)

/** \brief C, PROT register endinit (CS specific default configuration) */
#define CSBCU_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PROT*)0xF6FFFE0Cu)

/** \brief 10, PROT register safe endinit  (CS specific default configuration) */
#define CSBCU_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PROT*)0xF6FFFE10u)

/** \brief 14, Write access enable register A (CS specific default configuration) */
#define CSBCU_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_WRA*)0xF6FFFE14u)

/** \brief 18, Write access enable register B */
#define CSBCU_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_WRB_FPI*)0xF6FFFE18u)

/** \brief 1C, Read access enable register A (CS specific default configuration) */
#define CSBCU_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_RDA*)0xF6FFFE1Cu)

/** \brief 20, Read access enable register B (CS specific default configuration) */
#define CSBCU_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_RDB_FPI*)0xF6FFFE20u)

/** \brief 24, VM access enable register */
#define CSBCU_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_VM*)0xF6FFFE24u)

/** \brief 28, PRS access enable register */
#define CSBCU_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_PRS*)0xF6FFFE28u)

/** \brief 30, Round-robin group control */
#define CSBCU_RRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_RRCTRL*)0xF6FFFE30u)

/** \brief 34, Master agent priority register high */
#define CSBCU_PRIOH /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PRIOH*)0xF6FFFE34u)

/** \brief 38, Master agent priority register low */
#define CSBCU_PRIOL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PRIOL*)0xF6FFFE38u)

/** \brief 3C, BCU control register */
#define CSBCU_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_CON*)0xF6FFFE3Cu)

/** \brief 40, BCU error control capture register */
#define CSBCU_ECON /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ECON*)0xF6FFFE40u)

/** \brief 44, BCU error address capture register */
#define CSBCU_EADD /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_EADD*)0xF6FFFE44u)

/** \brief 48, BCU error data capture register */
#define CSBCU_EDAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_EDAT*)0xF6FFFE48u)

/** \brief 4C, CSAV status register */
#define CSBCU_CSAVSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_CSAVSTAT*)0xF6FFFE4Cu)

/** \brief 50, BCU EDC alarm status register 0 */
#define CSBCU_ALSTAT0 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF6FFFE50u)

/** \brief 54, BCU EDC alarm status register 1 */
#define CSBCU_ALSTAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF6FFFE54u)

/** \brief 58, BCU EDC alarm status register 2 */
#define CSBCU_ALSTAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF6FFFE58u)

/** \brief 5C, BCU EDC alarm status register 3 */
#define CSBCU_ALSTAT3 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF6FFFE5Cu)

/** \brief 60, BCU EDC alarm status register 4 */
#define CSBCU_ALSTAT4 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF6FFFE60u)

/** \brief 70, BCU EDC alarm clear register 0 */
#define CSBCU_ALCLR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF6FFFE70u)

/** \brief 74, BCU EDC alarm clear register 1 */
#define CSBCU_ALCLR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF6FFFE74u)

/** \brief 78, BCU EDC alarm clear register 2 */
#define CSBCU_ALCLR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF6FFFE78u)

/** \brief 7C, BCU EDC alarm clear register 3 */
#define CSBCU_ALCLR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF6FFFE7Cu)

/** \brief 80, BCU EDC alarm clear register 4 */
#define CSBCU_ALCLR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF6FFFE80u)

/** \brief 90, BCU EDC alarm control register */
#define CSBCU_ALCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCTRL*)0xF6FFFE90u)

/** \brief 94, FPI error generation control register */
#define CSBCU_FEGEN /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_FEGEN*)0xF6FFFE94u)

/** \brief 98, BCU performance event select */
#define CSBCU_PSELECT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PSELECT*)0xF6FFFE98u)

/** \brief 100, QoS time interval control register */
#define CSBCU_QOSICTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSICTRL*)0xF6FFFF00u)

/** \brief 104, QoS time interval counter status */
#define CSBCU_QOSISTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSISTAT*)0xF6FFFF04u)

/** \brief 110, QoS master agent  0 control register */
#define CSBCU_QOSM0_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF10u)

/** \brief 114, QoS master agent 0 status register */
#define CSBCU_QOSM0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF14u)

/** \brief 118, QoS master agent  1 control register */
#define CSBCU_QOSM1_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF18u)

/** \brief 11C, QoS master agent 1 status register */
#define CSBCU_QOSM1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF1Cu)

/** \brief 120, QoS master agent  2 control register */
#define CSBCU_QOSM2_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF20u)

/** \brief 124, QoS master agent 2 status register */
#define CSBCU_QOSM2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF24u)

/** \brief 128, QoS master agent  3 control register */
#define CSBCU_QOSM3_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF28u)

/** \brief 12C, QoS master agent 3 status register */
#define CSBCU_QOSM3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF2Cu)

/** \brief 130, QoS master agent  4 control register */
#define CSBCU_QOSM4_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF30u)

/** \brief 134, QoS master agent 4 status register */
#define CSBCU_QOSM4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF34u)

/** \brief 138, QoS master agent  5 control register */
#define CSBCU_QOSM5_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF38u)

/** \brief 13C, QoS master agent 5 status register */
#define CSBCU_QOSM5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF3Cu)

/** \brief 140, QoS master agent  6 control register */
#define CSBCU_QOSM6_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF40u)

/** \brief 144, QoS master agent 6 status register */
#define CSBCU_QOSM6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF44u)

/** \brief 148, QoS master agent  7 control register */
#define CSBCU_QOSM7_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF48u)

/** \brief 14C, QoS master agent 7 status register */
#define CSBCU_QOSM7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF4Cu)

/** \brief 150, QoS master agent  8 control register */
#define CSBCU_QOSM8_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF50u)

/** \brief 154, QoS master agent 8 status register */
#define CSBCU_QOSM8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF54u)

/** \brief 158, QoS master agent  9 control register */
#define CSBCU_QOSM9_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF58u)

/** \brief 15C, QoS master agent 9 status register */
#define CSBCU_QOSM9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF5Cu)

/** \brief 160, QoS master agent  10 control register */
#define CSBCU_QOSM10_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF60u)

/** \brief 164, QoS master agent 10 status register */
#define CSBCU_QOSM10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF64u)

/** \brief 168, QoS master agent  11 control register */
#define CSBCU_QOSM11_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF68u)

/** \brief 16C, QoS master agent 11 status register */
#define CSBCU_QOSM11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF6Cu)

/** \brief 170, QoS master agent  12 control register */
#define CSBCU_QOSM12_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF70u)

/** \brief 174, QoS master agent 12 status register */
#define CSBCU_QOSM12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF74u)

/** \brief 178, QoS master agent  13 control register */
#define CSBCU_QOSM13_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF78u)

/** \brief 17C, QoS master agent 13 status register */
#define CSBCU_QOSM13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF7Cu)

/** \brief 180, QoS master agent  14 control register */
#define CSBCU_QOSM14_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF80u)

/** \brief 184, QoS master agent 14 status register */
#define CSBCU_QOSM14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF84u)

/** \brief 188, QoS master agent  15 control register */
#define CSBCU_QOSM15_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF6FFFF88u)

/** \brief 18C, QoS master agent 15 status register */
#define CSBCU_QOSM15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF6FFFF8Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Bcu_Registers_Cfg_Sbcu
 * \{  */
/** \brief 4, OCDS control and status register */
#define SBCU_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_OCS*)0xF1FFFE04u)

/** \brief 8, Module identification register */
#define SBCU_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ID*)0xF1FFFE08u)

/** \brief C, PROT register endinit */
#define SBCU_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PROT*)0xF1FFFE0Cu)

/** \brief 10, PROT register safe endinit */
#define SBCU_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PROT*)0xF1FFFE10u)

/** \brief 14, Write access enable register A */
#define SBCU_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_WRA*)0xF1FFFE14u)

/** \brief 18, Write access enable register B */
#define SBCU_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_WRB_FPI*)0xF1FFFE18u)

/** \brief 1C, Read access enable register A */
#define SBCU_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_RDA*)0xF1FFFE1Cu)

/** \brief 20, Read access enable register B */
#define SBCU_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_RDB_FPI*)0xF1FFFE20u)

/** \brief 24, VM access enable register */
#define SBCU_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_VM*)0xF1FFFE24u)

/** \brief 28, PRS access enable register */
#define SBCU_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_PRS*)0xF1FFFE28u)

/** \brief 30, Round-robin group control */
#define SBCU_RRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_RRCTRL*)0xF1FFFE30u)

/** \brief 34, Master agent priority register high */
#define SBCU_PRIOH /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PRIOH*)0xF1FFFE34u)

/** \brief 38, Master agent priority register low */
#define SBCU_PRIOL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PRIOL*)0xF1FFFE38u)

/** \brief 3C, BCU control register */
#define SBCU_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_CON*)0xF1FFFE3Cu)

/** \brief 40, BCU error control capture register */
#define SBCU_ECON /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ECON*)0xF1FFFE40u)

/** \brief 44, BCU error address capture register */
#define SBCU_EADD /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_EADD*)0xF1FFFE44u)

/** \brief 48, BCU error data capture register */
#define SBCU_EDAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_EDAT*)0xF1FFFE48u)

/** \brief 4C, CSAV status register */
#define SBCU_CSAVSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_CSAVSTAT*)0xF1FFFE4Cu)

/** \brief 50, BCU EDC alarm status register 0 */
#define SBCU_ALSTAT0 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF1FFFE50u)

/** \brief 54, BCU EDC alarm status register 1 */
#define SBCU_ALSTAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF1FFFE54u)

/** \brief 58, BCU EDC alarm status register 2 */
#define SBCU_ALSTAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF1FFFE58u)

/** \brief 5C, BCU EDC alarm status register 3 */
#define SBCU_ALSTAT3 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF1FFFE5Cu)

/** \brief 60, BCU EDC alarm status register 4 */
#define SBCU_ALSTAT4 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF1FFFE60u)

/** \brief 70, BCU EDC alarm clear register 0 */
#define SBCU_ALCLR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF1FFFE70u)

/** \brief 74, BCU EDC alarm clear register 1 */
#define SBCU_ALCLR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF1FFFE74u)

/** \brief 78, BCU EDC alarm clear register 2 */
#define SBCU_ALCLR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF1FFFE78u)

/** \brief 7C, BCU EDC alarm clear register 3 */
#define SBCU_ALCLR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF1FFFE7Cu)

/** \brief 80, BCU EDC alarm clear register 4 */
#define SBCU_ALCLR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF1FFFE80u)

/** \brief 90, BCU EDC alarm control register */
#define SBCU_ALCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCTRL*)0xF1FFFE90u)

/** \brief 94, FPI error generation control register */
#define SBCU_FEGEN /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_FEGEN*)0xF1FFFE94u)

/** \brief 98, BCU performance event select */
#define SBCU_PSELECT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PSELECT*)0xF1FFFE98u)

/** \brief 100, QoS time interval control register */
#define SBCU_QOSICTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSICTRL*)0xF1FFFF00u)

/** \brief 104, QoS time interval counter status */
#define SBCU_QOSISTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSISTAT*)0xF1FFFF04u)

/** \brief 110, QoS master agent  0 control register */
#define SBCU_QOSM0_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF10u)

/** \brief 114, QoS master agent 0 status register */
#define SBCU_QOSM0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF14u)

/** \brief 118, QoS master agent  1 control register */
#define SBCU_QOSM1_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF18u)

/** \brief 11C, QoS master agent 1 status register */
#define SBCU_QOSM1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF1Cu)

/** \brief 120, QoS master agent  2 control register */
#define SBCU_QOSM2_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF20u)

/** \brief 124, QoS master agent 2 status register */
#define SBCU_QOSM2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF24u)

/** \brief 128, QoS master agent  3 control register */
#define SBCU_QOSM3_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF28u)

/** \brief 12C, QoS master agent 3 status register */
#define SBCU_QOSM3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF2Cu)

/** \brief 130, QoS master agent  4 control register */
#define SBCU_QOSM4_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF30u)

/** \brief 134, QoS master agent 4 status register */
#define SBCU_QOSM4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF34u)

/** \brief 138, QoS master agent  5 control register */
#define SBCU_QOSM5_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF38u)

/** \brief 13C, QoS master agent 5 status register */
#define SBCU_QOSM5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF3Cu)

/** \brief 140, QoS master agent  6 control register */
#define SBCU_QOSM6_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF40u)

/** \brief 144, QoS master agent 6 status register */
#define SBCU_QOSM6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF44u)

/** \brief 148, QoS master agent  7 control register */
#define SBCU_QOSM7_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF48u)

/** \brief 14C, QoS master agent 7 status register */
#define SBCU_QOSM7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF4Cu)

/** \brief 150, QoS master agent  8 control register */
#define SBCU_QOSM8_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF50u)

/** \brief 154, QoS master agent 8 status register */
#define SBCU_QOSM8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF54u)

/** \brief 158, QoS master agent  9 control register */
#define SBCU_QOSM9_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF58u)

/** \brief 15C, QoS master agent 9 status register */
#define SBCU_QOSM9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF5Cu)

/** \brief 160, QoS master agent  10 control register */
#define SBCU_QOSM10_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF60u)

/** \brief 164, QoS master agent 10 status register */
#define SBCU_QOSM10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF64u)

/** \brief 168, QoS master agent  11 control register */
#define SBCU_QOSM11_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF68u)

/** \brief 16C, QoS master agent 11 status register */
#define SBCU_QOSM11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF6Cu)

/** \brief 170, QoS master agent  12 control register */
#define SBCU_QOSM12_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF70u)

/** \brief 174, QoS master agent 12 status register */
#define SBCU_QOSM12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF74u)

/** \brief 178, QoS master agent  13 control register */
#define SBCU_QOSM13_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF78u)

/** \brief 17C, QoS master agent 13 status register */
#define SBCU_QOSM13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF7Cu)

/** \brief 180, QoS master agent  14 control register */
#define SBCU_QOSM14_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF80u)

/** \brief 184, QoS master agent 14 status register */
#define SBCU_QOSM14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF84u)

/** \brief 188, QoS master agent  15 control register */
#define SBCU_QOSM15_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF1FFFF88u)

/** \brief 18C, QoS master agent 15 status register */
#define SBCU_QOSM15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF1FFFF8Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Bcu_Registers_Cfg_Cbcu
 * \{  */
/** \brief 4, OCDS control and status register */
#define CBCU_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_OCS*)0xF5FFFE04u)

/** \brief 8, Module identification register */
#define CBCU_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ID*)0xF5FFFE08u)

/** \brief C, PROT register endinit */
#define CBCU_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PROT*)0xF5FFFE0Cu)

/** \brief 10, PROT register safe endinit */
#define CBCU_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PROT*)0xF5FFFE10u)

/** \brief 14, Write access enable register A */
#define CBCU_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_WRA*)0xF5FFFE14u)

/** \brief 18, Write access enable register B */
#define CBCU_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_WRB_FPI*)0xF5FFFE18u)

/** \brief 1C, Read access enable register A */
#define CBCU_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_RDA*)0xF5FFFE1Cu)

/** \brief 20, Read access enable register B */
#define CBCU_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_RDB_FPI*)0xF5FFFE20u)

/** \brief 24, VM access enable register */
#define CBCU_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_VM*)0xF5FFFE24u)

/** \brief 28, PRS access enable register */
#define CBCU_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ACCEN_PRS*)0xF5FFFE28u)

/** \brief 30, Round-robin group control */
#define CBCU_RRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_RRCTRL*)0xF5FFFE30u)

/** \brief 34, Master agent priority register high */
#define CBCU_PRIOH /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PRIOH*)0xF5FFFE34u)

/** \brief 38, Master agent priority register low */
#define CBCU_PRIOL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PRIOL*)0xF5FFFE38u)

/** \brief 3C, BCU control register */
#define CBCU_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_CON*)0xF5FFFE3Cu)

/** \brief 40, BCU error control capture register */
#define CBCU_ECON /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ECON*)0xF5FFFE40u)

/** \brief 44, BCU error address capture register */
#define CBCU_EADD /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_EADD*)0xF5FFFE44u)

/** \brief 48, BCU error data capture register */
#define CBCU_EDAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_EDAT*)0xF5FFFE48u)

/** \brief 4C, CSAV status register */
#define CBCU_CSAVSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_CSAVSTAT*)0xF5FFFE4Cu)

/** \brief 50, BCU EDC alarm status register 0 */
#define CBCU_ALSTAT0 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF5FFFE50u)

/** \brief 54, BCU EDC alarm status register 1 */
#define CBCU_ALSTAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF5FFFE54u)

/** \brief 58, BCU EDC alarm status register 2 */
#define CBCU_ALSTAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF5FFFE58u)

/** \brief 5C, BCU EDC alarm status register 3 */
#define CBCU_ALSTAT3 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF5FFFE5Cu)

/** \brief 60, BCU EDC alarm status register 4 */
#define CBCU_ALSTAT4 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALSTAT*)0xF5FFFE60u)

/** \brief 70, BCU EDC alarm clear register 0 */
#define CBCU_ALCLR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF5FFFE70u)

/** \brief 74, BCU EDC alarm clear register 1 */
#define CBCU_ALCLR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF5FFFE74u)

/** \brief 78, BCU EDC alarm clear register 2 */
#define CBCU_ALCLR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF5FFFE78u)

/** \brief 7C, BCU EDC alarm clear register 3 */
#define CBCU_ALCLR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF5FFFE7Cu)

/** \brief 80, BCU EDC alarm clear register 4 */
#define CBCU_ALCLR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCLR*)0xF5FFFE80u)

/** \brief 90, BCU EDC alarm control register */
#define CBCU_ALCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_ALCTRL*)0xF5FFFE90u)

/** \brief 94, FPI error generation control register */
#define CBCU_FEGEN /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_FEGEN*)0xF5FFFE94u)

/** \brief 98, BCU performance event select */
#define CBCU_PSELECT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_PSELECT*)0xF5FFFE98u)

/** \brief 100, QoS time interval control register */
#define CBCU_QOSICTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSICTRL*)0xF5FFFF00u)

/** \brief 104, QoS time interval counter status */
#define CBCU_QOSISTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSISTAT*)0xF5FFFF04u)

/** \brief 110, QoS master agent  0 control register */
#define CBCU_QOSM0_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF10u)

/** \brief 114, QoS master agent 0 status register */
#define CBCU_QOSM0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF14u)

/** \brief 118, QoS master agent  1 control register */
#define CBCU_QOSM1_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF18u)

/** \brief 11C, QoS master agent 1 status register */
#define CBCU_QOSM1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF1Cu)

/** \brief 120, QoS master agent  2 control register */
#define CBCU_QOSM2_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF20u)

/** \brief 124, QoS master agent 2 status register */
#define CBCU_QOSM2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF24u)

/** \brief 128, QoS master agent  3 control register */
#define CBCU_QOSM3_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF28u)

/** \brief 12C, QoS master agent 3 status register */
#define CBCU_QOSM3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF2Cu)

/** \brief 130, QoS master agent  4 control register */
#define CBCU_QOSM4_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF30u)

/** \brief 134, QoS master agent 4 status register */
#define CBCU_QOSM4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF34u)

/** \brief 138, QoS master agent  5 control register */
#define CBCU_QOSM5_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF38u)

/** \brief 13C, QoS master agent 5 status register */
#define CBCU_QOSM5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF3Cu)

/** \brief 140, QoS master agent  6 control register */
#define CBCU_QOSM6_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF40u)

/** \brief 144, QoS master agent 6 status register */
#define CBCU_QOSM6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF44u)

/** \brief 148, QoS master agent  7 control register */
#define CBCU_QOSM7_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF48u)

/** \brief 14C, QoS master agent 7 status register */
#define CBCU_QOSM7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF4Cu)

/** \brief 150, QoS master agent  8 control register */
#define CBCU_QOSM8_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF50u)

/** \brief 154, QoS master agent 8 status register */
#define CBCU_QOSM8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF54u)

/** \brief 158, QoS master agent  9 control register */
#define CBCU_QOSM9_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF58u)

/** \brief 15C, QoS master agent 9 status register */
#define CBCU_QOSM9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF5Cu)

/** \brief 160, QoS master agent  10 control register */
#define CBCU_QOSM10_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF60u)

/** \brief 164, QoS master agent 10 status register */
#define CBCU_QOSM10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF64u)

/** \brief 168, QoS master agent  11 control register */
#define CBCU_QOSM11_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF68u)

/** \brief 16C, QoS master agent 11 status register */
#define CBCU_QOSM11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF6Cu)

/** \brief 170, QoS master agent  12 control register */
#define CBCU_QOSM12_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF70u)

/** \brief 174, QoS master agent 12 status register */
#define CBCU_QOSM12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF74u)

/** \brief 178, QoS master agent  13 control register */
#define CBCU_QOSM13_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF78u)

/** \brief 17C, QoS master agent 13 status register */
#define CBCU_QOSM13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF7Cu)

/** \brief 180, QoS master agent  14 control register */
#define CBCU_QOSM14_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF80u)

/** \brief 184, QoS master agent 14 status register */
#define CBCU_QOSM14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF84u)

/** \brief 188, QoS master agent  15 control register */
#define CBCU_QOSM15_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_CTRL*)0xF5FFFF88u)

/** \brief 18C, QoS master agent 15 status register */
#define CBCU_QOSM15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_BCU_QOSM_STAT*)0xF5FFFF8Cu)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXBCU_REG_H */
