// Seed: 3605373358
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  inout id_4;
  output id_3;
  input id_2;
  inout id_1;
  reg id_6;
  always @(1 or posedge 1) begin
    id_6 <= id_1 < 1;
    if ((id_4)) begin
      id_4 <= id_2;
    end
  end
  logic id_7;
  type_11 id_8 (
      .id_0(1),
      .id_1(id_5),
      .id_2(id_6 != 1'b0),
      .id_3(id_5)
  );
endmodule
