module ALU
 (
					input  logic [15:0] SR1_out,
					input  logic ALUK,
					output logic [15:0] ALU_val;
					);

					always_comb
					begin
							case (ALUK)
								
							