,design,design_name,config,runtime,DIEAREA_mm^2,CellPer_mm^2,(Cell/mm^2)/Core_Util,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/openlane/designs/mac_cluster,mac_cluster,02-12_03-44,0h5m9s,0.23471,27702.270887478164,79149.34539279476,36,647.59,6502,0,0,0,0,0,0,277,26,0,477264,54678,0.0,0.0,0.0,-1.44,0.0,0.0,0.0,0.0,-1.9,0.0,297787403,0.0,41.96,42.52,8.26,1.14,0.0,7864,8175,3815,4126,0,0,0,6502,1061,128,2,2,17,5,0,1178,1355,1860,16,344,2869,285,3498,7.739938080495357,129.2,129.2,2,7,35,1,153.6,153.18,0.5,0,sky130_fd_sc_hd,8,3
