{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 23:50:59 2009 " "Info: Processing started: Wed Nov 25 23:50:59 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst8\|dffe8bit:diff32Part4\|inst2 register PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst 68.07 MHz 14.69 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 68.07 MHz between source register \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst8\|dffe8bit:diff32Part4\|inst2\" and destination register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst\" (period= 14.69 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.125 ns + Longest register register " "Info: + Longest register to register delay is 7.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst8\|dffe8bit:diff32Part4\|inst2 1 REG LCFF_X42_Y42_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y42_N3; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst8\|dffe8bit:diff32Part4\|inst2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.285 ns) 0.556 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w2_n0_mux_dataout~5 2 COMB LCCOMB_X42_Y42_N12 1 " "Info: 2: + IC(0.271 ns) + CELL(0.285 ns) = 0.556 ns; Loc. = LCCOMB_X42_Y42_N12; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w2_n0_mux_dataout~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~5 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 1011 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.285 ns) 1.530 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w2_n0_mux_dataout~6 3 COMB LCCOMB_X43_Y45_N20 1 " "Info: 3: + IC(0.689 ns) + CELL(0.285 ns) = 1.530 ns; Loc. = LCCOMB_X43_Y45_N20; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w2_n0_mux_dataout~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~5 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~6 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 1011 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.161 ns) 2.186 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w2_n0_mux_dataout~11 4 COMB LCCOMB_X40_Y45_N14 1 " "Info: 4: + IC(0.495 ns) + CELL(0.161 ns) = 2.186 ns; Loc. = LCCOMB_X40_Y45_N14; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w2_n0_mux_dataout~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~6 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~11 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 1011 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.055 ns) 3.246 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[2\] 5 COMB LCCOMB_X47_Y41_N22 2 " "Info: 5: + IC(1.005 ns) + CELL(0.055 ns) = 3.246 ns; Loc. = LCCOMB_X47_Y41_N22; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[2] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.397 ns) 4.216 ns PipelineUniProcessor:IntelInside\|IsZero~13 6 COMB LCCOMB_X51_Y41_N8 1 " "Info: 6: + IC(0.573 ns) + CELL(0.397 ns) = 4.216 ns; Loc. = LCCOMB_X51_Y41_N8; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[2] PipelineUniProcessor:IntelInside|IsZero~13 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.285 ns) 4.755 ns PipelineUniProcessor:IntelInside\|IsZero~14 7 COMB LCCOMB_X51_Y41_N18 1 " "Info: 7: + IC(0.254 ns) + CELL(0.285 ns) = 4.755 ns; Loc. = LCCOMB_X51_Y41_N18; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { PipelineUniProcessor:IntelInside|IsZero~13 PipelineUniProcessor:IntelInside|IsZero~14 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.285 ns) 5.286 ns PipelineUniProcessor:IntelInside\|IsZero 8 COMB LCCOMB_X51_Y41_N20 1 " "Info: 8: + IC(0.246 ns) + CELL(0.285 ns) = 5.286 ns; Loc. = LCCOMB_X51_Y41_N20; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PipelineUniProcessor:IntelInside|IsZero~14 PipelineUniProcessor:IntelInside|IsZero } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.055 ns) 5.548 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 9 COMB LCCOMB_X51_Y41_N26 32 " "Info: 9: + IC(0.207 ns) + CELL(0.055 ns) = 5.548 ns; Loc. = LCCOMB_X51_Y41_N26; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.364 ns) 6.574 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst\|inst3 10 COMB LCCOMB_X55_Y41_N24 3 " "Info: 10: + IC(0.662 ns) + CELL(0.364 ns) = 6.574 ns; Loc. = LCCOMB_X55_Y41_N24; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.324 ns) 7.125 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst 11 REG LCFF_X55_Y41_N1 4 " "Info: 11: + IC(0.227 ns) + CELL(0.324 ns) = 7.125 ns; Loc. = LCFF_X55_Y41_N1; Fanout = 4; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.496 ns ( 35.03 % ) " "Info: Total cell delay = 2.496 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.629 ns ( 64.97 % ) " "Info: Total interconnect delay = 4.629 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~5 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~6 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[2] PipelineUniProcessor:IntelInside|IsZero~13 PipelineUniProcessor:IntelInside|IsZero~14 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~5 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~6 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~11 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[2] {} PipelineUniProcessor:IntelInside|IsZero~13 {} PipelineUniProcessor:IntelInside|IsZero~14 {} PipelineUniProcessor:IntelInside|IsZero {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst {} } { 0.000ns 0.271ns 0.689ns 0.495ns 1.005ns 0.573ns 0.254ns 0.246ns 0.207ns 0.662ns 0.227ns } { 0.000ns 0.285ns 0.285ns 0.161ns 0.055ns 0.397ns 0.285ns 0.285ns 0.055ns 0.364ns 0.324ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns - Smallest " "Info: - Smallest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.428 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15327 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 15327; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.649 ns) 3.428 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst 3 REG LCFF_X55_Y41_N1 4 " "Info: 3: + IC(1.525 ns) + CELL(0.649 ns) = 3.428 ns; Loc. = LCFF_X55_Y41_N1; Fanout = 4; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 45.01 % ) " "Info: Total cell delay = 1.543 ns ( 45.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.885 ns ( 54.99 % ) " "Info: Total interconnect delay = 1.885 ns ( 54.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst {} } { 0.000ns 0.000ns 0.360ns 1.525ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.454 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15327 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 15327; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.649 ns) 3.454 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst8\|dffe8bit:diff32Part4\|inst2 3 REG LCFF_X42_Y42_N3 2 " "Info: 3: + IC(1.551 ns) + CELL(0.649 ns) = 3.454 ns; Loc. = LCFF_X42_Y42_N3; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst8\|dffe8bit:diff32Part4\|inst2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.67 % ) " "Info: Total cell delay = 1.543 ns ( 44.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.911 ns ( 55.33 % ) " "Info: Total interconnect delay = 1.911 ns ( 55.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 {} } { 0.000ns 0.000ns 0.360ns 1.551ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst {} } { 0.000ns 0.000ns 0.360ns 1.525ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 {} } { 0.000ns 0.000ns 0.360ns 1.551ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~5 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~6 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[2] PipelineUniProcessor:IntelInside|IsZero~13 PipelineUniProcessor:IntelInside|IsZero~14 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~5 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~6 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w2_n0_mux_dataout~11 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[2] {} PipelineUniProcessor:IntelInside|IsZero~13 {} PipelineUniProcessor:IntelInside|IsZero~14 {} PipelineUniProcessor:IntelInside|IsZero {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst {} } { 0.000ns 0.271ns 0.689ns 0.495ns 1.005ns 0.573ns 0.254ns 0.246ns 0.207ns 0.662ns 0.227ns } { 0.000ns 0.285ns 0.285ns 0.161ns 0.055ns 0.397ns 0.285ns 0.285ns 0.055ns 0.364ns 0.324ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst {} } { 0.000ns 0.000ns 0.360ns 1.525ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4|inst2 {} } { 0.000ns 0.000ns 0.360ns 1.551ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5 INT CLK 4.766 ns register " "Info: tsu for register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5\" (data pin = \"INT\", clock pin = \"CLK\") is 4.766 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.100 ns + Longest pin register " "Info: + Longest pin to register delay is 8.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns INT 1 PIN PIN_U4 33 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U4; Fanout = 33; PIN Node = 'INT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.398 ns) + CELL(0.384 ns) 6.676 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|combiner 2 COMB LCCOMB_X52_Y41_N26 32 " "Info: 2: + IC(5.398 ns) + CELL(0.384 ns) = 6.676 ns; Loc. = LCCOMB_X52_Y41_N26; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|combiner'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.782 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner } "NODE_NAME" } } { "PC-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PC-BUFFER.bdf" { { 232 232 296 280 "combiner" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.783 ns) 8.100 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5 3 REG LCFF_X52_Y43_N11 20 " "Info: 3: + IC(0.641 ns) + CELL(0.783 ns) = 8.100 ns; Loc. = LCFF_X52_Y43_N11; Fanout = 20; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.061 ns ( 25.44 % ) " "Info: Total cell delay = 2.061 ns ( 25.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.039 ns ( 74.56 % ) " "Info: Total interconnect delay = 6.039 ns ( 74.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 {} } { 0.000ns 0.000ns 5.398ns 0.641ns } { 0.000ns 0.894ns 0.384ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.429 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15327 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 15327; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.649 ns) 3.429 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5 3 REG LCFF_X52_Y43_N11 20 " "Info: 3: + IC(1.526 ns) + CELL(0.649 ns) = 3.429 ns; Loc. = LCFF_X52_Y43_N11; Fanout = 20; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 45.00 % ) " "Info: Total cell delay = 1.543 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.886 ns ( 55.00 % ) " "Info: Total interconnect delay = 1.886 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.429 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.429 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 {} } { 0.000ns 0.000ns 0.360ns 1.526ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 {} } { 0.000ns 0.000ns 5.398ns 0.641ns } { 0.000ns 0.894ns 0.384ns 0.783ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.429 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.429 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 {} } { 0.000ns 0.000ns 0.360ns 1.526ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK TESTNEXTIADDR\[18\] PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 19.921 ns register " "Info: tco from clock \"CLK\" to destination pin \"TESTNEXTIADDR\[18\]\" through register \"PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10\" is 19.921 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.455 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15327 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 15327; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.649 ns) 3.455 ns PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 3 REG LCFF_X50_Y40_N19 49 " "Info: 3: + IC(1.552 ns) + CELL(0.649 ns) = 3.455 ns; Loc. = LCFF_X50_Y40_N19; Fanout = 49; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.66 % ) " "Info: Total cell delay = 1.543 ns ( 44.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.912 ns ( 55.34 % ) " "Info: Total interconnect delay = 1.912 ns ( 55.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 {} } { 0.000ns 0.000ns 0.360ns 1.552ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.367 ns + Longest register pin " "Info: + Longest register to pin delay is 16.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 1 REG LCFF_X50_Y40_N19 49 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y40_N19; Fanout = 49; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.055 ns) 1.000 ns PipelineUniProcessor:IntelInside\|mux2x32bit:AluBSrcSelector\|mux2x8bit:inst2\|mux2x1bit:inst9\|inst3~0 2 COMB LCCOMB_X50_Y43_N12 6 " "Info: 2: + IC(0.945 ns) + CELL(0.055 ns) = 1.000 ns; Loc. = LCCOMB_X50_Y43_N12; Fanout = 6; COMB Node = 'PipelineUniProcessor:IntelInside\|mux2x32bit:AluBSrcSelector\|mux2x8bit:inst2\|mux2x1bit:inst9\|inst3~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst9|inst3~0 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.236 ns) 1.868 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[45\]~336 3 COMB LCCOMB_X51_Y42_N26 3 " "Info: 3: + IC(0.632 ns) + CELL(0.236 ns) = 1.868 ns; Loc. = LCCOMB_X51_Y42_N26; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[45\]~336'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst9|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[45]~336 } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.239 ns) 2.763 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[79\]~379 4 COMB LCCOMB_X53_Y42_N2 3 " "Info: 4: + IC(0.656 ns) + CELL(0.239 ns) = 2.763 ns; Loc. = LCCOMB_X53_Y42_N2; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[79\]~379'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[45]~336 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~379 } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.285 ns) 4.044 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[115\]~437 5 COMB LCCOMB_X53_Y36_N20 5 " "Info: 5: + IC(0.996 ns) + CELL(0.285 ns) = 4.044 ns; Loc. = LCCOMB_X53_Y36_N20; Fanout = 5; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[115\]~437'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~379 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[115]~437 } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.055 ns) 4.967 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|sbit_w\[147\]~347 6 COMB LCCOMB_X55_Y39_N18 2 " "Info: 6: + IC(0.868 ns) + CELL(0.055 ns) = 4.967 ns; Loc. = LCCOMB_X55_Y39_N18; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|sbit_w\[147\]~347'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[115]~437 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~347 } "NODE_NAME" } } { "db/lpm_clshift_euc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_euc.tdf" 37 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.239 ns) 5.500 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[3\]~375 7 COMB LCCOMB_X55_Y39_N10 4 " "Info: 7: + IC(0.294 ns) + CELL(0.239 ns) = 5.500 ns; Loc. = LCCOMB_X55_Y39_N10; Fanout = 4; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[3\]~375'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~347 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[3]~375 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.285 ns) 6.958 ns PipelineUniProcessor:IntelInside\|IsZero~5 8 COMB LCCOMB_X52_Y44_N12 1 " "Info: 8: + IC(1.173 ns) + CELL(0.285 ns) = 6.958 ns; Loc. = LCCOMB_X52_Y44_N12; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[3]~375 PipelineUniProcessor:IntelInside|IsZero~5 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.161 ns) 8.284 ns PipelineUniProcessor:IntelInside\|IsZero~6 9 COMB LCCOMB_X50_Y39_N22 1 " "Info: 9: + IC(1.165 ns) + CELL(0.161 ns) = 8.284 ns; Loc. = LCCOMB_X50_Y39_N22; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { PipelineUniProcessor:IntelInside|IsZero~5 PipelineUniProcessor:IntelInside|IsZero~6 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.285 ns) 8.822 ns PipelineUniProcessor:IntelInside\|IsZero~7 10 COMB LCCOMB_X50_Y39_N8 1 " "Info: 10: + IC(0.253 ns) + CELL(0.285 ns) = 8.822 ns; Loc. = LCCOMB_X50_Y39_N8; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { PipelineUniProcessor:IntelInside|IsZero~6 PipelineUniProcessor:IntelInside|IsZero~7 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.161 ns) 9.584 ns PipelineUniProcessor:IntelInside\|IsZero 11 COMB LCCOMB_X51_Y41_N20 1 " "Info: 11: + IC(0.601 ns) + CELL(0.161 ns) = 9.584 ns; Loc. = LCCOMB_X51_Y41_N20; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { PipelineUniProcessor:IntelInside|IsZero~7 PipelineUniProcessor:IntelInside|IsZero } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.055 ns) 9.846 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 12 COMB LCCOMB_X51_Y41_N26 32 " "Info: 12: + IC(0.207 ns) + CELL(0.055 ns) = 9.846 ns; Loc. = LCCOMB_X51_Y41_N26; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.055 ns) 10.545 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst1\|mux2x1bit:inst8\|inst3 13 COMB LCCOMB_X53_Y41_N8 3 " "Info: 13: + IC(0.644 ns) + CELL(0.055 ns) = 10.545 ns; Loc. = LCCOMB_X53_Y41_N8; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst1\|mux2x1bit:inst8\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst8|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.575 ns) + CELL(2.247 ns) 16.367 ns TESTNEXTIADDR\[18\] 14 PIN PIN_Y31 0 " "Info: 14: + IC(3.575 ns) + CELL(2.247 ns) = 16.367 ns; Loc. = PIN_Y31; Fanout = 0; PIN Node = 'TESTNEXTIADDR\[18\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst8|inst3 TESTNEXTIADDR[18] } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.358 ns ( 26.63 % ) " "Info: Total cell delay = 4.358 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.009 ns ( 73.37 % ) " "Info: Total interconnect delay = 12.009 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.367 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst9|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[45]~336 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~379 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[115]~437 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~347 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[3]~375 PipelineUniProcessor:IntelInside|IsZero~5 PipelineUniProcessor:IntelInside|IsZero~6 PipelineUniProcessor:IntelInside|IsZero~7 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst8|inst3 TESTNEXTIADDR[18] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.367 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 {} PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst9|inst3~0 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[45]~336 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~379 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[115]~437 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~347 {} PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[3]~375 {} PipelineUniProcessor:IntelInside|IsZero~5 {} PipelineUniProcessor:IntelInside|IsZero~6 {} PipelineUniProcessor:IntelInside|IsZero~7 {} PipelineUniProcessor:IntelInside|IsZero {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst8|inst3 {} TESTNEXTIADDR[18] {} } { 0.000ns 0.945ns 0.632ns 0.656ns 0.996ns 0.868ns 0.294ns 1.173ns 1.165ns 0.253ns 0.601ns 0.207ns 0.644ns 3.575ns } { 0.000ns 0.055ns 0.236ns 0.239ns 0.285ns 0.055ns 0.239ns 0.285ns 0.161ns 0.285ns 0.161ns 0.055ns 0.055ns 2.247ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 {} } { 0.000ns 0.000ns 0.360ns 1.552ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.367 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst9|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[45]~336 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~379 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[115]~437 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~347 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[3]~375 PipelineUniProcessor:IntelInside|IsZero~5 PipelineUniProcessor:IntelInside|IsZero~6 PipelineUniProcessor:IntelInside|IsZero~7 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst8|inst3 TESTNEXTIADDR[18] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.367 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 {} PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst9|inst3~0 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[45]~336 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[79]~379 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[115]~437 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~347 {} PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[3]~375 {} PipelineUniProcessor:IntelInside|IsZero~5 {} PipelineUniProcessor:IntelInside|IsZero~6 {} PipelineUniProcessor:IntelInside|IsZero~7 {} PipelineUniProcessor:IntelInside|IsZero {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst8|inst3 {} TESTNEXTIADDR[18] {} } { 0.000ns 0.945ns 0.632ns 0.656ns 0.996ns 0.868ns 0.294ns 1.173ns 1.165ns 0.253ns 0.601ns 0.207ns 0.644ns 3.575ns } { 0.000ns 0.055ns 0.236ns 0.239ns 0.285ns 0.055ns 0.239ns 0.285ns 0.161ns 0.285ns 0.161ns 0.055ns 0.055ns 2.247ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INT TESTNEXTIADDR\[30\] 12.473 ns Longest " "Info: Longest tpd from source pin \"INT\" to destination pin \"TESTNEXTIADDR\[30\]\" is 12.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns INT 1 PIN PIN_U4 33 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U4; Fanout = 33; PIN Node = 'INT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.398 ns) + CELL(0.384 ns) 6.676 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst9\|inst3 2 COMB LCCOMB_X52_Y41_N24 3 " "Info: 2: + IC(5.398 ns) + CELL(0.384 ns) = 6.676 ns; Loc. = LCCOMB_X52_Y41_N24; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst9\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.782 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.570 ns) + CELL(2.227 ns) 12.473 ns TESTNEXTIADDR\[30\] 3 PIN PIN_V24 0 " "Info: 3: + IC(3.570 ns) + CELL(2.227 ns) = 12.473 ns; Loc. = PIN_V24; Fanout = 0; PIN Node = 'TESTNEXTIADDR\[30\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.797 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 TESTNEXTIADDR[30] } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.505 ns ( 28.10 % ) " "Info: Total cell delay = 3.505 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.968 ns ( 71.90 % ) " "Info: Total interconnect delay = 8.968 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.473 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 TESTNEXTIADDR[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.473 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 {} TESTNEXTIADDR[30] {} } { 0.000ns 0.000ns 5.398ns 3.570ns } { 0.000ns 0.894ns 0.384ns 2.227ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst1 INT CLK -2.483 ns register " "Info: th for register \"PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst1\" (data pin = \"INT\", clock pin = \"CLK\") is -2.483 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.432 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15327 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 15327; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.649 ns) 3.432 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst1 3 REG LCFF_X57_Y41_N19 2 " "Info: 3: + IC(1.529 ns) + CELL(0.649 ns) = 3.432 ns; Loc. = LCFF_X57_Y41_N19; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst1 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 360 424 112 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.96 % ) " "Info: Total cell delay = 1.543 ns ( 44.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 55.04 % ) " "Info: Total interconnect delay = 1.889 ns ( 55.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.432 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.432 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst1 {} } { 0.000ns 0.000ns 0.360ns 1.529ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 360 424 112 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.072 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns INT 1 PIN PIN_U4 33 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U4; Fanout = 33; PIN Node = 'INT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.855 ns) + CELL(0.161 ns) 5.910 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst2\|mux2x1bit:inst1\|inst3 2 COMB LCCOMB_X57_Y41_N18 3 " "Info: 2: + IC(4.855 ns) + CELL(0.161 ns) = 5.910 ns; Loc. = LCCOMB_X57_Y41_N18; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst2\|mux2x1bit:inst1\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.016 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst1|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 6.072 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst1 3 REG LCFF_X57_Y41_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.162 ns) = 6.072 ns; Loc. = LCFF_X57_Y41_N19; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst1|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst1 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 360 424 112 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.217 ns ( 20.04 % ) " "Info: Total cell delay = 1.217 ns ( 20.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.855 ns ( 79.96 % ) " "Info: Total interconnect delay = 4.855 ns ( 79.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.072 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst1|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.072 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst1|inst3 {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst1 {} } { 0.000ns 0.000ns 4.855ns 0.000ns } { 0.000ns 0.894ns 0.161ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.432 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.432 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst1 {} } { 0.000ns 0.000ns 0.360ns 1.529ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.072 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst1|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.072 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst1|inst3 {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst1 {} } { 0.000ns 0.000ns 4.855ns 0.000ns } { 0.000ns 0.894ns 0.161ns 0.162ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 23:51:09 2009 " "Info: Processing ended: Wed Nov 25 23:51:09 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
