

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_l_write_mem'
================================================================
* Date:           Tue Aug 13 10:22:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.095 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_write_mem  |        8|        8|         2|          1|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       23|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       45|     -|
|Register             |        -|      -|      263|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      263|       68|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln254_fu_89_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln254_fu_83_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|           9|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_46                  |   9|          2|    4|          8|
    |shiftreg_fu_42           |   9|          2|  256|        512|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  266|        532|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_46                  |    4|   0|    4|          0|
    |shiftreg_fu_42           |  256|   0|  256|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  263|   0|  263|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_write_mem|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_write_mem|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_write_mem|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_write_mem|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_write_mem|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_write_mem|  return value|
|shiftreg_out         |  out|  256|      ap_vld|                  shiftreg_out|       pointer|
|shiftreg_out_ap_vld  |  out|    1|      ap_vld|                  shiftreg_out|       pointer|
|x_bram_address0      |  out|    3|   ap_memory|                        x_bram|         array|
|x_bram_ce0           |  out|    1|   ap_memory|                        x_bram|         array|
|x_bram_q0            |   in|   32|   ap_memory|                        x_bram|         array|
+---------------------+-----+-----+------------+------------------------------+--------------+

